Analysis & Synthesis report for Project
Mon Jul 29 09:36:44 2013
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|state
 12. State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate
 13. State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|state
 14. State Machine - |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 15. State Machine - |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Physical Synthesis Netlist Optimizations
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 23. Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 24. Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 25. Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 26. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated
 27. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated
 28. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated
 29. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated
 30. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated
 31. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated
 32. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated
 33. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated
 34. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated
 35. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated
 36. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component|altsyncram_24g2:auto_generated
 37. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated
 38. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated
 39. Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated
 40. Source assignments for Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated
 41. Parameter Settings for User Entity Instance: Sound:SOUN|clock_generator:my_clock_gen
 42. Parameter Settings for User Entity Instance: Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 43. Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg
 44. Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 45. Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 46. Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 47. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec
 48. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 49. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 50. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 51. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 53. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 54. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 55. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 56. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 57. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 58. Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 59. Parameter Settings for User Entity Instance: Display:DISP|PLLpantalla:PLLS|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component
 61. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU
 62. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR
 63. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD
 64. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB
 65. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS
 66. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1
 67. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2
 68. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3
 69. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4
 70. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1
 71. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2
 72. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3
 73. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4
 74. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO
 75. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM
 76. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2
 77. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA
 88. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS
 89. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1
 90. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2
 91. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3
 92. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4
 93. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1
 94. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2
 95. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3
 96. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4
 97. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO
 98. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT1
 99. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT2
100. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT3
101. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT4
102. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT1
103. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT2
104. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT3
105. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT4
106. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintMode:PMO
107. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU
109. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU
113. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1
114. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2
115. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3
116. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4
117. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1
118. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2
119. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3
120. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4
121. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO
122. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM
123. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2
124. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU
125. Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component
126. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0
127. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0
128. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0
129. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1
130. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0
131. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0
132. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult1
133. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|lpm_mult:Mult0
134. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|lpm_mult:Mult0
135. Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult0
136. altpll Parameter Settings by Entity Instance
137. scfifo Parameter Settings by Entity Instance
138. altsyncram Parameter Settings by Entity Instance
139. lpm_mult Parameter Settings by Entity Instance
140. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2"
141. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM"
142. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM"
143. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintMode:PMO"
144. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT4"
145. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT3"
146. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT2"
147. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT1"
148. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT4"
149. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT3"
150. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT2"
151. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT1"
152. Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS"
153. Port Connectivity Checks: "Sound:SOUN|audio_codec:codec"
154. Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
155. Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
156. Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
157. Elapsed Time Per Partition
158. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 29 09:36:43 2013    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; Project                                  ;
; Top-level Entity Name              ; Project                                  ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 27,632                                   ;
;     Total combinational functions  ; 18,467                                   ;
;     Dedicated logic registers      ; 10,034                                   ;
; Total registers                    ; 10034                                    ;
; Total pins                         ; 78                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 1,122,904                                ;
; Embedded Multiplier 9-bit elements ; 13                                       ;
; Total PLLs                         ; 3                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Project            ; Project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                         ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; Project.vhd                          ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd                          ;         ;
; clock_generator.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v                    ;         ;
; david.vhd                            ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/david.vhd                            ;         ;
; Display.vhd                          ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd                          ;         ;
; Picture.vhd                          ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd                          ;         ;
; PrintFrec.vhd                        ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintFrec.vhd                        ;         ;
; Frequency.vhd                        ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd                        ;         ;
; CheckSignalDown.vhd                  ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd                  ;         ;
; Button.vhd                           ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd                           ;         ;
; PrintLetter.vhd                      ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd                      ;         ;
; Main.vhd                             ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Main.vhd                             ;         ;
; MainImage.vhd                        ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd                        ;         ;
; ModeDataBase.vhd                     ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd                     ;         ;
; ModeCapture.vhd                      ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd                      ;         ;
; Sync.vhd                             ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd                             ;         ;
; ModeAutomatic.vhd                    ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomatic.vhd                    ;         ;
; PrintMode.vhd                        ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintMode.vhd                        ;         ;
; DataBaseSignal.vhd                   ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd                   ;         ;
; PrintName.vhd                        ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName.vhd                        ;         ;
; PrintName2.vhd                       ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName2.vhd                       ;         ;
; PLLCLK1.vhd                          ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLCLK1.vhd                          ;         ;
; CheckSignalUp.vhd                    ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalUp.vhd                    ;         ;
; Sound.vhd                            ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd                            ;         ;
; Altera_UP_Audio_Bit_Counter.v        ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_Bit_Counter.v        ;         ;
; Altera_UP_Audio_In_Deserializer.v    ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v    ;         ;
; Altera_UP_Audio_Out_Serializer.v     ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_Out_Serializer.v     ;         ;
; Altera_UP_Clock_Edge.v               ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Clock_Edge.v               ;         ;
; Altera_UP_I2C.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C.v                      ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v   ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C_AV_Auto_Initialize.v   ;         ;
; Altera_UP_Slow_Clock_Generator.v     ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Slow_Clock_Generator.v     ;         ;
; Altera_UP_SYNC_FIFO.v                ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v                ;         ;
; audio_and_video_config.v             ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_and_video_config.v             ;         ;
; audio_codec.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v                        ;         ;
; CaptureSignal.vhd                    ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd                    ;         ;
; FreqCalc.vhd                         ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/FreqCalc.vhd                         ;         ;
; Fir8.vhd                             ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Fir8.vhd                             ;         ;
; ModeAutomaticSelect.vhd              ; yes             ; User VHDL File                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd              ;         ;
; PLLpantalla.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd                      ;         ;
; RomSignal2PA1.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd                    ;         ;
; ROM1PMainImageBN.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd                 ;         ;
; RomSignal2PDias.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd                  ;         ;
; RomSignal2PSys.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd                   ;         ;
; RomSignal2PSysDias.vhd               ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd               ;         ;
; PLLSound.vhd                         ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd                         ;         ;
; RAMCapture.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd                       ;         ;
; RomSignal2PApexHolo.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd              ;         ;
; RomSignal2PApexEarly.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd             ;         ;
; RomSignal2PApexLate.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd              ;         ;
; RomSignal2PApexMid.vhd               ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd               ;         ;
; RomSignal2PApexNormal.vhd            ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd            ;         ;
; RomSignal2PDuctoArterioso.vhd        ; yes             ; User Wizard-Generated File             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; aglobal120.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal120.inc                                        ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; scfifo.tdf                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;         ;
; a_regfifo.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;         ;
; a_dpfifo.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;         ;
; a_i2fifo.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;         ;
; a_fffifo.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;         ;
; a_f2fifo.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;         ;
; db/scfifo_o441.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf                   ;         ;
; db/a_dpfifo_bs31.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf                 ;         ;
; db/altsyncram_fh81.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf               ;         ;
; db/cmpr_ks8.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cmpr_ks8.tdf                      ;         ;
; db/cntr_v9b.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_v9b.tdf                      ;         ;
; db/cntr_ca7.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_ca7.tdf                      ;         ;
; db/cntr_0ab.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_0ab.tdf                      ;         ;
; db/pllpantalla_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v              ;         ;
; onetorow.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/onetorow.vhd                         ;         ;
; db/pllsound_altpll1.v                ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_9a32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_9a32.tdf               ;         ;
; RomInicAorticNormal.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicAorticNormal.mif              ;         ;
; db/altsyncram_9o32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_9o32.tdf               ;         ;
; RomInicAorticDiasMurmur.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicAorticDiasMurmur.mif          ;         ;
; db/altsyncram_7m32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_7m32.tdf               ;         ;
; RomInicAorticSysMurmur.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicAorticSysMurmur.mif           ;         ;
; db/altsyncram_8342.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_8342.tdf               ;         ;
; RomInicAorticSysDiasMurmur.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicAorticSysDiasMurmur.mif       ;         ;
; db/altsyncram_3l32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_3l32.tdf               ;         ;
; ./RomInicApexHoloMurmur.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicApexHoloMurmur.mif            ;         ;
; db/altsyncram_l332.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_l332.tdf               ;         ;
; RomInicApexNormal.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicApexNormal.mif                ;         ;
; db/altsyncram_ee32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_ee32.tdf               ;         ;
; RomInicApexMidMurmur.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicApexMidMurmur.mif             ;         ;
; db/altsyncram_qh32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_qh32.tdf               ;         ;
; RomInicApexLateMurmur.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicApexLateMurmur.mif            ;         ;
; db/altsyncram_hl32.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_hl32.tdf               ;         ;
; RomInicApexEarlyMurmur.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicApexEarlyMurmur.mif           ;         ;
; db/altsyncram_bn42.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_bn42.tdf               ;         ;
; RomInicDuctoArteriosoPersistente.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicDuctoArteriosoPersistente.mif ;         ;
; db/altsyncram_24g2.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_24g2.tdf               ;         ;
; db/altsyncram_2o91.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_2o91.tdf               ;         ;
; RomInicBN.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomInicBN.mif                        ;         ;
; db/decode_lba.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/decode_lba.tdf                    ;         ;
; db/mux_5qb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mux_5qb.tdf                       ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; multcore.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_e9t.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_e9t.tdf                      ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;         ;
; db/lpm_divide_92p.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_92p.tdf                ;         ;
; db/abs_divider_4dg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_4dg.tdf               ;         ;
; db/alt_u_div_6af.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_6af.tdf                 ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_abs_i0a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_i0a.tdf                   ;         ;
; db/lpm_divide_s0p.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_s0p.tdf                ;         ;
; db/abs_divider_nbg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_nbg.tdf               ;         ;
; db/alt_u_div_c7f.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_c7f.tdf                 ;         ;
; db/lpm_abs_5v9.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_5v9.tdf                   ;         ;
; db/lpm_divide_p0p.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_p0p.tdf                ;         ;
; db/abs_divider_kbg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_kbg.tdf               ;         ;
; db/alt_u_div_67f.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_67f.tdf                 ;         ;
; db/lpm_abs_2v9.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_2v9.tdf                   ;         ;
; db/mult_58t.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_58t.tdf                      ;         ;
; db/mult_33t.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_33t.tdf                      ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimated Total logic elements              ; 27,632                                                  ;
;                                             ;                                                         ;
; Total combinational functions               ; 18467                                                   ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 13454                                                   ;
;     -- 3 input functions                    ; 3577                                                    ;
;     -- <=2 input functions                  ; 1436                                                    ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 16643                                                   ;
;     -- arithmetic mode                      ; 1824                                                    ;
;                                             ;                                                         ;
; Total registers                             ; 10034                                                   ;
;     -- Dedicated logic registers            ; 10034                                                   ;
;     -- I/O registers                        ; 0                                                       ;
;                                             ;                                                         ;
; I/O pins                                    ; 78                                                      ;
; Total memory bits                           ; 1122904                                                 ;
; Embedded Multiplier 9-bit elements          ; 13                                                      ;
; Total PLLs                                  ; 3                                                       ;
;     -- PLLs                                 ; 3                                                       ;
;                                             ;                                                         ;
; Maximum fan-out node                        ; Display:DISP|Main:PICT|Picture:PICT|PLLCLK1:PLL1|CLKOUT ;
; Maximum fan-out                             ; 9135                                                    ;
; Total fan-out                               ; 94194                                                   ;
; Average fan-out                             ; 3.25                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Project                                                         ; 18467 (1)         ; 10034 (0)    ; 1122904     ; 13           ; 5       ; 4         ; 78   ; 0            ; |Project                                                                                                                                                                                                                            ;              ;
;    |Display:DISP|                                                ; 17980 (128)       ; 9688 (66)    ; 1113688     ; 13           ; 5       ; 4         ; 0    ; 0            ; |Project|Display:DISP                                                                                                                                                                                                               ;              ;
;       |Main:PICT|                                                ; 17852 (2)         ; 9622 (25)    ; 1113688     ; 13           ; 5       ; 4         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT                                                                                                                                                                                                     ;              ;
;          |MainImage:MAIN|                                        ; 330 (94)          ; 38 (24)      ; 999000      ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN                                                                                                                                                                                      ;              ;
;             |ROM1PMainImageBN:ROMI|                              ; 234 (0)           ; 14 (0)       ; 999000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI                                                                                                                                                                ;              ;
;                |altsyncram:altsyncram_component|                 ; 234 (0)           ; 14 (0)       ; 999000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component                                                                                                                                ;              ;
;                   |altsyncram_2o91:auto_generated|               ; 234 (0)           ; 14 (14)      ; 999000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated                                                                                                 ;              ;
;                      |decode_lba:rden_decode|                    ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|decode_lba:rden_decode                                                                          ;              ;
;                      |mux_5qb:mux2|                              ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|mux_5qb:mux2                                                                                    ;              ;
;             |lpm_mult:Mult0|                                     ; 2 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0                                                                                                                                                                       ;              ;
;                |mult_e9t:auto_generated|                         ; 2 (2)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0|mult_e9t:auto_generated                                                                                                                                               ;              ;
;          |Picture:PICT|                                          ; 17520 (84)        ; 9559 (3)     ; 114688      ; 9            ; 5       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT                                                                                                                                                                                        ;              ;
;             |CheckSignalDown:CSD|                                ; 7680 (4)          ; 362 (4)      ; 114688      ; 5            ; 5       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD                                                                                                                                                                    ;              ;
;                |ModeAutomaticSelect:MAU|                         ; 708 (190)         ; 165 (88)     ; 24576       ; 5            ; 5       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU                                                                                                                                            ;              ;
;                   |ModeAutomatic:MAU|                            ; 518 (81)          ; 77 (9)       ; 0           ; 5            ; 5       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU                                                                                                                          ;              ;
;                      |Button:BT1|                                ; 27 (27)           ; 14 (14)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1                                                                                                               ;              ;
;                         |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0                                                                                                ;              ;
;                            |mult_33t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0|mult_33t:auto_generated                                                                        ;              ;
;                      |Button:BT2|                                ; 30 (30)           ; 13 (13)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2                                                                                                               ;              ;
;                         |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|lpm_mult:Mult0                                                                                                ;              ;
;                            |mult_33t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|lpm_mult:Mult0|mult_33t:auto_generated                                                                        ;              ;
;                      |Button:BT3|                                ; 27 (27)           ; 11 (11)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3                                                                                                               ;              ;
;                         |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|lpm_mult:Mult0                                                                                                ;              ;
;                            |mult_33t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|lpm_mult:Mult0|mult_33t:auto_generated                                                                        ;              ;
;                      |Button:BT4|                                ; 41 (41)           ; 20 (20)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4                                                                                                               ;              ;
;                         |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult0                                                                                                ;              ;
;                            |mult_33t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult0|mult_33t:auto_generated                                                                        ;              ;
;                         |lpm_mult:Mult1|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult1                                                                                                ;              ;
;                            |mult_33t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult1|mult_33t:auto_generated                                                                        ;              ;
;                      |PrintLetter:LT1|                           ; 37 (37)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1                                                                                                          ;              ;
;                      |PrintLetter:LT2|                           ; 33 (33)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2                                                                                                          ;              ;
;                      |PrintLetter:LT3|                           ; 34 (34)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3                                                                                                          ;              ;
;                      |PrintLetter:LT4|                           ; 36 (36)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4                                                                                                          ;              ;
;                      |PrintMode:PMO|                             ; 77 (77)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO                                                                                                            ;              ;
;                      |PrintName2:PNM2|                           ; 18 (18)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2                                                                                                          ;              ;
;                      |PrintName:PNM|                             ; 77 (77)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM                                                                                                            ;              ;
;                   |RomSignal2PA1:ROM1|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1                                                                                                                         ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component                                                                                         ;              ;
;                         |altsyncram_9a32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated                                                          ;              ;
;                   |RomSignal2PDuctoArterioso:ROM2|               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2                                                                                                             ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component                                                                             ;              ;
;                         |altsyncram_bn42:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated                                              ;              ;
;                   |RomSignal2PSys:ROM3|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3                                                                                                                        ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component                                                                                        ;              ;
;                         |altsyncram_7m32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated                                                         ;              ;
;                |ModeCapture:MCA|                                 ; 6091 (5463)       ; 110 (93)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA                                                                                                                                                    ;              ;
;                   |CaptureSignal:DBS|                            ; 628 (128)         ; 17 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS                                                                                                                                  ;              ;
;                      |PrintLetter:LT1|                           ; 84 (84)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1                                                                                                                  ;              ;
;                      |PrintLetter:LT2|                           ; 101 (101)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2                                                                                                                  ;              ;
;                      |PrintLetter:LT3|                           ; 83 (83)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3                                                                                                                  ;              ;
;                      |PrintLetter:LT4|                           ; 107 (107)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4                                                                                                                  ;              ;
;                      |PrintMode:PMO|                             ; 125 (125)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO                                                                                                                    ;              ;
;                   |RAMCapture:RAM|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM                                                                                                                                     ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component                                                                                                     ;              ;
;                         |altsyncram_24g2:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component|altsyncram_24g2:auto_generated                                                                      ;              ;
;                |ModeDataBase:MDB|                                ; 873 (137)         ; 71 (30)      ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB                                                                                                                                                   ;              ;
;                   |DataBaseSignal:DBS|                           ; 736 (77)          ; 41 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS                                                                                                                                ;              ;
;                      |PrintLetter:LT1|                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1                                                                                                                ;              ;
;                      |PrintLetter:LT2|                           ; 16 (16)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2                                                                                                                ;              ;
;                      |PrintLetter:LT3|                           ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3                                                                                                                ;              ;
;                      |PrintLetter:LT4|                           ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4                                                                                                                ;              ;
;                      |PrintMode:PMO|                             ; 72 (72)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO                                                                                                                  ;              ;
;                      |PrintName2:PNM2|                           ; 325 (325)         ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2                                                                                                                ;              ;
;                      |PrintName:PNM|                             ; 225 (225)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM                                                                                                                  ;              ;
;                   |RomSignal2PA1:ROMA1|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1                                                                                                                               ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_9a32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated                                                                ;              ;
;                   |RomSignal2PApexEarly:ROMA9|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9                                                                                                                        ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component                                                                                        ;              ;
;                         |altsyncram_hl32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated                                                         ;              ;
;                   |RomSignal2PApexHolo:ROMA5|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5                                                                                                                         ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component                                                                                         ;              ;
;                         |altsyncram_3l32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated                                                          ;              ;
;                   |RomSignal2PApexLate:ROMA8|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8                                                                                                                         ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component                                                                                         ;              ;
;                         |altsyncram_qh32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated                                                          ;              ;
;                   |RomSignal2PApexMid:ROMA7|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7                                                                                                                          ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component                                                                                          ;              ;
;                         |altsyncram_ee32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated                                                           ;              ;
;                   |RomSignal2PApexNormal:ROMA6|                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6                                                                                                                       ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component                                                                                       ;              ;
;                         |altsyncram_l332:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated                                                        ;              ;
;                   |RomSignal2PDias:ROMA2|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2                                                                                                                             ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component                                                                                             ;              ;
;                         |altsyncram_9o32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated                                                              ;              ;
;                   |RomSignal2PDuctoArterioso:ROMA10|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10                                                                                                                  ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component                                                                                  ;              ;
;                         |altsyncram_bn42:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated                                                   ;              ;
;                   |RomSignal2PSys:ROMA3|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3                                                                                                                              ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component                                                                                              ;              ;
;                         |altsyncram_7m32:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated                                                               ;              ;
;                   |RomSignal2PSysDias:ROMA4|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4                                                                                                                          ;              ;
;                      |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component                                                                                          ;              ;
;                         |altsyncram_8342:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated                                                           ;              ;
;                |Sync:SY1|                                        ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY1                                                                                                                                                           ;              ;
;                |Sync:SY2|                                        ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY2                                                                                                                                                           ;              ;
;                |Sync:SY3|                                        ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY3                                                                                                                                                           ;              ;
;                |Sync:SY4|                                        ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY4                                                                                                                                                           ;              ;
;             |CheckSignalUp:CSU|                                  ; 6904 (6904)       ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU                                                                                                                                                                      ;              ;
;             |Fir8:FI8|                                           ; 73 (73)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8                                                                                                                                                                               ;              ;
;             |FreqCalc:FRC|                                       ; 87 (87)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|FreqCalc:FRC                                                                                                                                                                           ;              ;
;             |Frequency:PFU|                                      ; 1517 (215)        ; 44 (41)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU                                                                                                                                                                          ;              ;
;                |PrintFrec:PFR|                                   ; 98 (98)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR                                                                                                                                                            ;              ;
;                |lpm_divide:Div0|                                 ; 640 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0                                                                                                                                                          ;              ;
;                   |lpm_divide_s0p:auto_generated|                ; 640 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated                                                                                                                            ;              ;
;                      |abs_divider_nbg:divider|                   ; 640 (56)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                                                                                                    ;              ;
;                         |alt_u_div_c7f:divider|                  ; 553 (553)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider                                                                              ;              ;
;                         |lpm_abs_i0a:my_abs_num|                 ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num                                                                             ;              ;
;                |lpm_divide:Div1|                                 ; 543 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1                                                                                                                                                          ;              ;
;                   |lpm_divide_p0p:auto_generated|                ; 543 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated                                                                                                                            ;              ;
;                      |abs_divider_kbg:divider|                   ; 543 (61)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                    ;              ;
;                         |alt_u_div_67f:divider|                  ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                              ;              ;
;                         |lpm_abs_i0a:my_abs_num|                 ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                             ;              ;
;                |lpm_mult:Mult0|                                  ; 21 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                   |mult_58t:auto_generated|                      ; 21 (21)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0|mult_58t:auto_generated                                                                                                                                   ;              ;
;             |OneToRow:OTR|                                       ; 0 (0)             ; 9000 (9000)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR                                                                                                                                                                           ;              ;
;             |PLLCLK1:PLL1|                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|PLLCLK1:PLL1                                                                                                                                                                           ;              ;
;             |PLLSound:PLL|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL                                                                                                                                                                           ;              ;
;                |altpll:altpll_component|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component                                                                                                                                                   ;              ;
;                   |PLLSound_altpll1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated                                                                                                                   ;              ;
;             |lpm_divide:Div0|                                    ; 1170 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0                                                                                                                                                                        ;              ;
;                |lpm_divide_92p:auto_generated|                   ; 1170 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                          ;              ;
;                   |abs_divider_4dg:divider|                      ; 1170 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                  ;              ;
;                      |alt_u_div_6af:divider|                     ; 1074 (1073)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                            ;              ;
;                         |add_sub_8pc:add_sub_1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                      ;              ;
;                      |lpm_abs_i0a:my_abs_den|                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                           ;              ;
;       |PLLpantalla:PLLS|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|PLLpantalla:PLLS                                                                                                                                                                                              ;              ;
;          |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|PLLpantalla:PLLS|altpll:altpll_component                                                                                                                                                                      ;              ;
;             |PLLpantalla_altpll:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated                                                                                                                                    ;              ;
;    |Sound:SOUN|                                                  ; 486 (7)           ; 346 (74)     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN                                                                                                                                                                                                                 ;              ;
;       |audio_and_video_config:cfg|                               ; 185 (10)          ; 65 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_and_video_config:cfg                                                                                                                                                                                      ;              ;
;          |Altera_UP_I2C:I2C_Controller|                          ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ;              ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 121 (121)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ;              ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ;              ;
;       |audio_codec:codec|                                        ; 294 (10)          ; 207 (2)      ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec                                                                                                                                                                                               ;              ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 128 (45)          ; 91 (40)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ;              ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ;              ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ;              ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ;              ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ;              ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ;              ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;              ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ;              ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ;              ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ;              ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ;              ;
;                |scfifo:Sync_FIFO|                                ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ;              ;
;                   |scfifo_o441:auto_generated|                   ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                             ;              ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 21 (13)           ; 12 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                        ;              ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter ;              ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 155 (51)          ; 108 (42)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ;              ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ;              ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ;              ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ;              ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ;              ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram  ;              ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ;              ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ;              ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ;              ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ;              ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ;              ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ;              ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ;              ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;              ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ;              ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ;              ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ;              ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ;              ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ;              ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ;              ;
;       |clock_generator:my_clock_gen|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|clock_generator:my_clock_gen                                                                                                                                                                                    ;              ;
;          |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ;              ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; ROM              ; 999000       ; 1            ; --           ; --           ; 999000 ; RomInicBN.mif                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticNormal.mif              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ALTSYNCRAM                                              ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicDuctoArteriosoPersistente.mif ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticSysMurmur.mif           ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component|altsyncram_24g2:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticNormal.mif              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicApexEarlyMurmur.mif           ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ./RomInicApexHoloMurmur.mif          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicApexLateMurmur.mif            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ALTSYNCRAM                                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicApexMidMurmur.mif             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ALTSYNCRAM                                                        ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicApexNormal.mif                ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticDiasMurmur.mif          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ALTSYNCRAM                                                   ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicDuctoArteriosoPersistente.mif ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticSysMurmur.mif           ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ALTSYNCRAM                                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; RomInicAorticSysDiasMurmur.mif       ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                                 ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                                 ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 5           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 13          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                         ; IP Include File                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI                                                    ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd          ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd             ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2 ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd            ;
; Altera ; RAM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM                         ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd                ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1                   ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd             ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9            ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd      ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd       ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8             ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd       ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7              ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd        ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6           ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd     ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2                 ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd           ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10      ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd            ;
; Altera ; ROM: 2-PORT  ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4              ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd        ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL                                                               ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd                  ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |Project|Display:DISP|PLLpantalla:PLLS                                                                                  ; C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|state ;
+--------------+--------------+--------------+-------------------------------------------+
; Name         ; state.ModeAU ; state.ModeDB ; state.ModeCA                              ;
+--------------+--------------+--------------+-------------------------------------------+
; state.ModeCA ; 0            ; 0            ; 0                                         ;
; state.ModeDB ; 0            ; 1            ; 1                                         ;
; state.ModeAU ; 1            ; 0            ; 1                                         ;
+--------------+--------------+--------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------+
; Name            ; nxtstate.state2 ; nxtstate.state1 ; nxtstate.state0                                             ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------+
; nxtstate.state0 ; 0               ; 0               ; 0                                                           ;
; nxtstate.state1 ; 0               ; 1               ; 1                                                           ;
; nxtstate.state2 ; 1               ; 0               ; 1                                                           ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|state                                                            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state9 ; state.state8 ; state.state7 ; state.state6 ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state6 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state7 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state8 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state9 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                     ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Latch Name                                                                                        ; Latch Enable Signal                                                ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|state.state1_1599 ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY4|Q ; yes                    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|state.state2_1595 ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY4|Q ; yes                    ;
; Number of user-specified and inferred latches = 2                                                 ;                                                                    ;                        ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|MODE[2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[0]                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[2..30]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|mode[1]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|mode[0]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|mode[2..30]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|mode[2..30]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[5..30]                                                                                                                                                                                   ; Lost fanout                                                                                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|V2[6..30]                                                                                                                                                                                   ; Lost fanout                                                                                                                            ;
; Display:DISP|Main:PICT|MainImage:MAIN|ROJO[0..7]                                                                                                                                                                                              ; Merged with Display:DISP|Main:PICT|MainImage:MAIN|AZUL[0]                                                                              ;
; Display:DISP|Main:PICT|MainImage:MAIN|VERDE[0..7]                                                                                                                                                                                             ; Merged with Display:DISP|Main:PICT|MainImage:MAIN|AZUL[0]                                                                              ;
; Display:DISP|Main:PICT|MainImage:MAIN|AZUL[1..7]                                                                                                                                                                                              ; Merged with Display:DISP|Main:PICT|MainImage:MAIN|AZUL[0]                                                                              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|ROJO[0..6]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|ROJO[7]  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|VERDE[0..7]                                                                                                                 ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|ROJO[7]  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|AZUL[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|ROJO[7]  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[2]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[0]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|VERDE[6]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[0]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[2]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|VERDE[0]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[5,6]                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[3,6]                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[4]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|VERDE[1,5]                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[1]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[4]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|VERDE[3,7]                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[3]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[5]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|AZUL[1]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|VERDE[2,4]                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[0,1]                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|VERDE[2]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[3]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|VERDE[0]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[1]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|VERDE[3]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[5]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[4,5]                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|VERDE[5,7]                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[2]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[0,2,3]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|VERDE[1,4,6]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|AZUL[4,7]                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[1,3,5]                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|AZUL[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|ROJO[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[0,2,4]                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[6] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[0..6]                                                                                                                 ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|AZUL[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|ROJO[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[0..6]                                                                                                                 ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|AZUL[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|ROJO[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[0..6]                                                                                                                 ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|AZUL[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|ROJO[0..7]                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[0..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|VERDE[0..7]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|AZUL[0..7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[0..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|VERDE[0..7]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|AZUL[0..7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[0..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|VERDE[0..7]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|AZUL[0..7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[0..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|VERDE[0..7]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|AZUL[0..7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[1,2,4]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[0]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[3]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[1]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[5]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[0,4,5]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[0,7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[3]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[2]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[2]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[6]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[3,4]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[1]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|AZUL[5]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|VERDE[7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO[7]            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[0..3,5]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|AZUL[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|ROJO[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[4]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[6]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|VERDE[0..6]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|AZUL[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|ROJO[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|VERDE[0..6]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|AZUL[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|VERDE[0..6]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|AZUL[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|ROJO[0..7]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|ROJO[0..6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|VERDE[0..7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|AZUL[0..7]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|ROJO[0..6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|VERDE[0..7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|AZUL[0..7]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|ROJO[0..6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|VERDE[0..7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|AZUL[0..7]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|ROJO[0..6]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|VERDE[0..7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|AZUL[0..7]                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|ROJO[7]               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[0..6]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|VERDE[0..7]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|AZUL[0..7]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[4]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[2]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|VERDE[2,4,5]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[4]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|VERDE[3,6,7]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[2]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[0,3]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[1]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[1]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|VERDE[1]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[5]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|VERDE[0]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[5]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|AZUL[7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[0,3]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[7]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|AZUL[7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[0]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[5]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[3]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[3]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[4]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[0..2,4]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[2,6]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|AZUL[0,2..4,6]                                                                                                                      ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[5]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|AZUL[1,5]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|VERDE[1]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO[7]          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|ROJO[7]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[0..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|AZUL[0..7]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|ROJO[0..6]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[1..3,5,6]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|AZUL[1..7]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|ROJO[0..2,4..6]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[0]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|AZUL[0]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|ROJO[3,7]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[1..6]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|AZUL[1..3,5..7]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|ROJO[0..2,4..6]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|AZUL[0,4]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[0]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|ROJO[3,7]                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[0]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[1..3,5,6]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|AZUL[1..7]                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|ROJO[0,2,4,6,7]                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[0]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|AZUL[0]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|ROJO[1,3,5]                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[4]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|ROJO[0..6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|VERDE[0..7]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|AZUL[0..7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|ROJO[0..6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|VERDE[0..7]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|AZUL[0..7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|ROJO[0..6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|VERDE[0..7]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|AZUL[0..7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|ROJO[0..6]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|VERDE[0..7]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|AZUL[0..7]                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|ROJO[7]             ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|V2[3]                                                                                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[3]                                                                    ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[4]                                                                                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[3]                                                                    ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|V2[5]                                                                                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[3]                                                                    ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|V2[0..2,4]                                                                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[0]                                                                    ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[0..3]                                                                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[4]                                                   ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|AZUL[0..7]                                                                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[4]                                                   ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[5..7]                                                                                                                                                                   ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[4]                                                   ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|ROJO[0..7]                                                                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|VERDE[4]                                                   ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[1..7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|VERDE[1,3,5,7]                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|ROJO[0..7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|VERDE[2,4,6]                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|VERDE[0]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[6]                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7] ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[6]                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4|VERDE[7]         ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|VERDE[0]                                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|ROJO[3]                                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[2,3,5..7]                                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[1]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|VERDE[1..3,5..7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[1]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|ROJO[0,2,4,6]                                                                                                                                     ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[1]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|ROJO[5]                                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|ROJO[1]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[4]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[0]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[4]                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1|VERDE[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|VERDE[0]                                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[1,4]                                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|VERDE[4]                                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                        ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|ROJO[1,7]                                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                        ;
; Display:DISP|Main:PICT|Picture:PICT|AZUL[1..7]                                                                                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|AZUL[0]                                                                                ;
; Display:DISP|Main:PICT|Picture:PICT|ROJO[0..7]                                                                                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|AZUL[0]                                                                                ;
; Display:DISP|Main:PICT|Picture:PICT|VERDE[0..7]                                                                                                                                                                                               ; Merged with Display:DISP|Main:PICT|Picture:PICT|AZUL[0]                                                                                ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[1..7]                                                                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]                                                              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|ROJO[0..7]                                                                                                                                                                              ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]                                                              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|VERDE[0..7]                                                                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]                                                              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|AZUL[1..7]                                                                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|AZUL[0]                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ROJO[0..7]                                                                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|AZUL[0]                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|VERDE[0..7]                                                                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|AZUL[0]                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|MODE[3]                                                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|MODE[0]                                    ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|mode[1]                                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[1]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|mode[31]                                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[31]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|mode[0,31]                                                                                                                                        ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[31]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|word[1]                                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[1]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|word[2]                                                                                                                                             ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[2]                  ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[4..9,11..30]                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[10]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|word[3..30]                                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[10]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|word[3..30]                                                                                                                                       ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[10]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4|ROJO[7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4|ROJO[7]                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3|ROJO[7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3|ROJO[7]                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2|ROJO[7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2|ROJO[7]                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1|ROJO[7]                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1|ROJO[7]                                                                                                                                ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|AZUL[1..7]                                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|AZUL[0]                          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|ROJO[0..7]                                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|AZUL[0]                          ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|VERDE[0..7]                                                                                                                                         ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|AZUL[0]                          ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL[1..7]                                                                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL[0]                                                                  ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|ROJO[0..7]                                                                                                                                                                                  ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL[0]                                                                  ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|VERDE[0..7]                                                                                                                                                                                 ; Merged with Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL[0]                                                                  ;
; Sound:SOUN|writedata_right[23]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[23]                                                                                              ;
; Sound:SOUN|writedata_right[4]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[4]                                                                                               ;
; Sound:SOUN|writedata_right[3]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[3]                                                                                               ;
; Sound:SOUN|writedata_right[2]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[2]                                                                                               ;
; Sound:SOUN|writedata_right[1]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[1]                                                                                               ;
; Sound:SOUN|writedata_right[0]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[0]                                                                                               ;
; Sound:SOUN|audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                               ; Merged with Sound:SOUN|audio_and_video_config:cfg|num_bits_to_transfer[0]                                                              ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|word[31]                                                                                                                                            ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[31]                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|word[31]                                                                                                                                          ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[31]                 ;
; Sound:SOUN|writedata_right[22]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[22]                                                                                              ;
; Sound:SOUN|writedata_right[21]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[21]                                                                                              ;
; Sound:SOUN|writedata_right[20]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[20]                                                                                              ;
; Sound:SOUN|writedata_right[19]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[19]                                                                                              ;
; Sound:SOUN|writedata_right[18]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[18]                                                                                              ;
; Sound:SOUN|writedata_right[17]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[17]                                                                                              ;
; Sound:SOUN|writedata_right[16]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[16]                                                                                              ;
; Sound:SOUN|writedata_right[15]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[15]                                                                                              ;
; Sound:SOUN|writedata_right[14]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[14]                                                                                              ;
; Sound:SOUN|writedata_right[13]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[13]                                                                                              ;
; Sound:SOUN|writedata_right[12]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[12]                                                                                              ;
; Sound:SOUN|writedata_right[11]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[11]                                                                                              ;
; Sound:SOUN|writedata_right[10]                                                                                                                                                                                                                ; Merged with Sound:SOUN|writedata_left[10]                                                                                              ;
; Sound:SOUN|writedata_right[9]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[9]                                                                                               ;
; Sound:SOUN|writedata_right[8]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[8]                                                                                               ;
; Sound:SOUN|writedata_right[7]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[7]                                                                                               ;
; Sound:SOUN|writedata_right[6]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[6]                                                                                               ;
; Sound:SOUN|writedata_right[5]                                                                                                                                                                                                                 ; Merged with Sound:SOUN|writedata_left[5]                                                                                               ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[10]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[31]                                                                                                                                    ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|mode[1]                  ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                        ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                        ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                        ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                      ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                      ; Lost fanout                                                                                                                            ;
; Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                      ; Lost fanout                                                                                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate.state0                                                                                                                                               ; Lost fanout                                                                                                                            ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|word[2]                                                                                                                                           ; Merged with Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[0]                  ;
; Total Number of Removed Registers = 1226                                                                                                                                                                                                      ;                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10034 ;
; Number of registers using Synchronous Clear  ; 187   ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 277   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 467   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont1[0] ; 6       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont[0]  ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|DATAOUT[8]                                  ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|DATAOUT[7]                                  ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|DATAOUT[0]                                  ; 3       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[3][8]                                   ; 3       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[3][7]                                   ; 1       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[3][0]                                   ; 1       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[2][8]                                   ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[2][7]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[2][0]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[1][8]                                   ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[1][7]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[1][0]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[0][8]                                   ; 4       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[0][7]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|tap[0][0]                                   ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Value256[8]                        ; 5       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[249][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[761][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[489][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[233][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[745][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[505][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[241][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[753][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[737][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[481][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[225][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[993][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[497][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[251][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[763][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[491][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[235][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[747][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[507][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[243][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[755][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[739][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[483][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[227][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[995][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[499][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[463][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[471][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[455][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[479][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[727][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[719][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[711][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[735][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[215][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[207][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[199][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[223][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[975][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[983][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[967][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[991][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[723][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[715][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[707][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[731][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[459][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[467][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[451][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[475][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[211][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[203][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[195][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[219][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[971][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[979][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[963][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[987][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[461][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[469][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[453][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[477][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[725][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[717][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[709][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[733][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[213][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[205][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[197][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[221][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[973][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[981][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[965][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[989][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[721][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[713][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[705][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[729][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[457][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[465][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[449][8]                            ; 2       ;
; Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR|Data[473][8]                            ; 2       ;
; Total number of inverted registers = 3026*                                               ;         ;
+------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                     ; Action           ; Reason              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Display:DISP|Add0~1                                                                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Add1~1                                                                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~0_OTERM171                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~0_RTM0172                                                                                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~0_RTM0172                                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~1                                                                                                                             ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~2_OTERM169                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~4_OTERM167                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~6_OTERM165                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~8_OTERM163                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~10_OTERM160                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~10_RTM0161                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~10_RTM0161                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~12_OTERM158                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~14_OTERM155                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~14_RTM0156                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~14_RTM0156                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~16_OTERM152                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~16_RTM0153                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~16_RTM0153                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~18_OTERM149                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~18_RTM0150                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~18_RTM0150                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~20_OTERM146                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~20_RTM0147                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~20_RTM0147                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~22_OTERM143                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~22_RTM0144                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~22_RTM0144                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~24_OTERM140                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~24_RTM0141                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~24_RTM0141                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~26_OTERM137                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~26_RTM0138                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~26_RTM0138                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~28_OTERM134                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~28_RTM0135                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~28_RTM0135                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~30_OTERM131                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~30_RTM0132                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~30_RTM0132                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~32_OTERM128                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~32_RTM0129                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~32_RTM0129                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~34_OTERM125                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~34_RTM0126                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~34_RTM0126                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~36_OTERM122                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~36_RTM0123                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~36_RTM0123                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~38_OTERM119                                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~38_RTM0120                                                                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|Add1~38_RTM0120                                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~0                                                                                                                        ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~0_OTERM303                                                                                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~0_RTM0305                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~0_RTM0305                                                                                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~1                                                                                                                        ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~1_OTERM299                                                                                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~1_RTM0301                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~1_RTM0301                                                                                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~2                                                                                                                        ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~2_OTERM295                                                                                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~2_RTM0297                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~2_RTM0297                                                                                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~3                                                                                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~3_RTM0296                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~3_RTM0300                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|MainImage:MAIN|LessThan8~3_RTM0304                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Add4~1                                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Add5~1                                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~0                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~0_OTERM236                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~0_RTM0238                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~0_RTM0238                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~1                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~1_OTERM232                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~1_RTM0234                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~1_RTM0234                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~2                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~2_OTERM228                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~2_RTM0230                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~2_RTM0230                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~3                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~3_OTERM224                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~3_RTM0226                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~3_RTM0226                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~4                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~4_RTM0225                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~4_RTM0229                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~4_RTM0233                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal0~4_RTM0237                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~2                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~6                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~9                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~9_RESYN440_BDD441                                                                 ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~9_RESYN442_BDD443                                                                 ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~10                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|Equal2~10_RESYN478_BDD479                                                                ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]                                                                ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]_OTERM250                                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]_OTERM348                                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]_OTERM350                                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|AZUL[0]_OTERM352                                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Add2~1                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add0~0_OTERM98                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add0~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add0~1_OTERM254                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~0_OTERM354                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~1_OTERM100                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~2_OTERM102                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~3                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~3_OTERM356                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~3_RTM0357                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Add2~3_RTM0357                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]                                                     ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM1                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM3                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM5_OTERM307                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM5_OTERM309                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM5_OTERM311_OTERM395                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM5_OTERM311_OTERM397                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM5_OTERM311_OTERM399                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|ROJO[7]_OTERM7                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add0~1                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add0~1_OTERM79                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add0~1_RTM081                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add0~1_RTM081                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~0_OTERM88                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~1                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~1_OTERM106                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~1_RTM0107                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~1_RTM0107                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~2                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~2_OTERM111                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~2_RTM0112                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~2_RTM0112                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~3                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~3_OTERM114                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~3_RTM0115                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Add2~3_RTM0115                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]                                                     ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM204                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM206                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM342                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM344                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM346_OTERM401                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM346_OTERM403                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM346_OTERM405                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO[7]_OTERM208_OTERM346_OTERM407                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|ROJO~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|Add2~0_OTERM104                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|Add2~1_OTERM117                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|Add2~2_OTERM109                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]                                                     ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM216                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM218                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM220_OTERM361                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM220_OTERM363_OTERM417                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM220_OTERM363_OTERM419                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM220_OTERM363_OTERM421                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM220_OTERM365                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|ROJO[7]_OTERM222                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add0~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add0~1_OTERM287                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add0~2_OTERM75                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add1~0_OTERM196                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~0                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~0_OTERM85                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~0_RTM086                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~0_RTM086                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~1                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~1_OTERM284                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~1_RTM0285                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~1_RTM0285                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~2_OTERM291                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add2~3_OTERM293                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~4_OTERM198                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~5                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~5_OTERM325                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~5_RTM0193                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~5_RTM0326                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~5_RTM0326                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~6                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~6_OTERM200                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~6_RTM0202                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~6_RTM0202                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~7                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~7_OTERM359                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~7_RTM0201                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~8                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~8_OTERM190                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~9                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~9_OTERM192                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~9_RTM0194                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Add3~9_RTM0194                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]                                                     ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM210                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM319                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM321                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM323_OTERM409                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM323_OTERM411                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM323_OTERM413                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM212_OTERM323_OTERM415                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO[7]_OTERM214                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|ROJO~0                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|process_0~0_OTERM77                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Equal0~4                                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|LessThan5~0                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|LessThan6~2                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|LessThan7~0                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|LessThan8~1                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|Equal26~8                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|Equal39~8                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|Equal43~8                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|ROJO~8                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[7]_OTERM240                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|VERDE[7]~0                                             ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|process_0~14                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1|process_0~16                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|ROJO~11                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|ROJO~12                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|ROJO~19                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[7]_OTERM242                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|VERDE[7]~0                                             ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|process_0~0                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2|process_0~3                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|Equal24~1                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|Equal34~0_OTERM73                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|ROJO~14                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[7]_OTERM244                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3|VERDE[7]~0                                             ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7]_OTERM246                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4|VERDE[7]~0                                             ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal43~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal43~2                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal48~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal48~0_RTM0376                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal48~0_RTM0380                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal48~0_RTM0392                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal48~1                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal61~1                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal61~2                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal61~3                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal65~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|Equal65~1                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]                                                  ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]_OTERM435                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]_OTERM437                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO[7]_OTERM439                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~22                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~25                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~38                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~39                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~56                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~72                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~73                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|ROJO~75                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|process_0~0                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO|process_0~1                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal52~0                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal52~1                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal54~0                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal89~0                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal89~1                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal98~0                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2|Equal104~0                                             ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal0~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal0~0_RTM060                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal0~1                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal0~2                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal1~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal1~1                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal9~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal9~1                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal9~2                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal9~3                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal9~4                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal10~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal10~2                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal18~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal32~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal33~1                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|Equal53~0                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~24                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~33                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~39                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~48                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~62                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~63                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM|ROJO~67                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|ROJO~4                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|process_0~0                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont1[0]~7                                                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont1~4                                                                                  ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont~23                                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate.state2~1                                                                        ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate.state2~2                                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate.state2~2_RESYN474_BDD475                                                        ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Add0~0                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|AZUL~10                                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Add1~0                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Add1~1                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Add4~1                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan5~0                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan6~2                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan7~0                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan8~1                                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan17~0                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan21~0                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan21~0_RTM091                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan26~0                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan27~0                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|LessThan27~0_OTERM289                                                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|Equal34~2                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|Equal34~3                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|ROJO~43                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|ROJO~55                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|ROJO~69                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1|process_0~13                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|Equal24~4                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|Equal26~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|Equal26~1_RTM080                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~9                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~23                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~26                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~28                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~34                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~44                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|ROJO~48                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|process_0~7                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|process_0~10                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2|process_0~13                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|Equal39~0                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|Equal39~0_OTERM67                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|Equal39~0_RTM069                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|Equal39~0_RTM069                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|Equal39~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|ROJO~42                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|ROJO~45                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|ROJO~57                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|ROJO~67                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|process_0~18                                                   ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|process_0~18_OTERM90                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|process_0~18_RTM092                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|process_0~18_RTM092                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|process_0~23                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~0                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~1                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~2_OTERM391                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~2_RTM0393                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~2_RTM0393                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~4_OTERM389                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~6_OTERM387                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~8_OTERM385                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~10_OTERM383                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~12_OTERM379                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~12_RTM0381                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~12_RTM0381                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~14_OTERM375                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~14_RTM0377                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Add0~14_RTM0377                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Equal60~0                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Equal60~1                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|Equal60~2                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~25                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~48                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~49                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~57                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~59                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~61                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|ROJO~70                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~1                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~2                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~3                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~5                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~7                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~8                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~9                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~12                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~14                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~15                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO|process_0~17                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|process_0~29                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|addr_a[0]~0                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]                                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]_OTERM252                                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]_OTERM336                                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]_OTERM338                                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL[0]_OTERM340                                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|AZUL~3                                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Add4~1                                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Equal0~4                                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|LessThan5~0                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|LessThan6~2                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|LessThan7~0                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|LessThan8~1                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|Equal4~1_OTERM83                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4|VERDE[7]_OTERM248                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal4~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal5~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal6~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal7~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal8~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|Equal8~1                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~6                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~8                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~10                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~38                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~41                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~45                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~47                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|ROJO~48                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|process_0~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|process_0~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO|process_0~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~0                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~1                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~2_OTERM280                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~4_OTERM276                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~4_RTM0278                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~4_RTM0278                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~6_OTERM272                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~6_RTM0274                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~6_RTM0274                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~8_OTERM268                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~8_RTM0270                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~8_RTM0270                                               ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~10_OTERM266                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~12_OTERM264                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~14_OTERM260                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~14_RTM0262                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~14_RTM0262                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~16_OTERM256                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~16_RTM0258                                              ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Add0~16_RTM0258                                              ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal21~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal21~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal21~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal30~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal33~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal33~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal33~4                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal35~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal35~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal35~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal48~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal48~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal48~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal48~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal48~4                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal56~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal56~0_RTM0277                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal58~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal58~0_OTERM282                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal58~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal59~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal59~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal66~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal68~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal68~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal70~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal71~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal71~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal90~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal90~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal93~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal97~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal99~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal99~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal100~0                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal106~4                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|Equal108~0                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan0~0                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan28~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan33~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan36~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan37~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|LessThan38~0                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]                                                      ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]_OTERM313                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]_OTERM315                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO[7]_OTERM317                                             ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~8                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~9                                                       ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~10                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~13                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~14                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~16                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~17                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~25                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~27                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~28                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~29                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~43                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~47                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~50                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~68                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~69                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~70                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~75                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~96                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~110                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~112                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~117                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~119                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~121                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~122                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~153                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~155                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~156                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~165                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~166                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~173                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~174                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~179                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~201                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~202                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|ROJO~203                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~8                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~8_RTM0257                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~8_RTM0261                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~9                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~9_RTM0269                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~9_RTM0273                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~10                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~11                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~13                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~15                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~17                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~18                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~19                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~20                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~21                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~24                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~25                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~26                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~27                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~28                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~29                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~30                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~31                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~34                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~35                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~36                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~37                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~38                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~40                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~42                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~43                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~49                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~50                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~51                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~53                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~54                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~55                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~56                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~57                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~58                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~60                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~61                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~62                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~63                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~64                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2|process_0~65                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~0_OTERM63                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~0_RTM065                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~0_RTM065                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~1                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~2_OTERM59                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~2_RTM061                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~2_RTM061                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~4_OTERM57                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~6_OTERM55                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~8_OTERM53                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~10_OTERM51                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~12_OTERM47                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~12_RTM049                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~12_RTM049                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Add0~14_OTERM45                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Equal14~0                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Equal14~0_RTM048                                               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Equal19~0                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|Equal34~0                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|LessThan4~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|LessThan4~0_OTERM367                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|LessThan43~0                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|LessThan43~1                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]                                                        ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM9                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM11                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM13                                                ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM15_OTERM330                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM15_OTERM332                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO[7]_OTERM15_OTERM334                                       ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO~12                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO~13                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO~13_RTM064                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|ROJO~20                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~0                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~1                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~2                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~3                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~6                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~7                                                    ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~10                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~12                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~15                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~16                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~18                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~21                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~23                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~24                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~25                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~27                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~28                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~29_OTERM328                                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~32                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~33                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~34                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~38                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~39                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~40                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~41                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~42                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~48                                                   ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~48_OTERM369                                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~48_RTM0371                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~48_RTM0371                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~49                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~49_RTM0370                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~50                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~50_OTERM373                                          ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~52                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~53                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~54                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~55                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~59                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM|process_0~61                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|process_0~0                                                                  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~8                                                                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~8_RESYN3344_BDD3345                                                                                        ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~8_RESYN3348_BDD3349                                                                                        ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~8_RESYN3350_BDD3351                                                                                        ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~8_RESYN3352_BDD3353                                                                                        ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~9                                                                                                          ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|AZUL[0]~10                                                                                                         ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~0_OTERM43                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~2_OTERM41                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~4_NEW_REG36_RTM038                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~4_NEW_REG36_RTM038                                                                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~4_OTERM37                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~4_RTM039                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~4_RTM039                                                                                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~6_NEW_REG32_RTM034                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~6_NEW_REG32_RTM034                                                                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~6_OTERM33                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~6_RTM035                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~6_RTM035                                                                                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~8_NEW_REG28_RTM030                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~8_NEW_REG28_RTM030                                                                                            ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~8_OTERM29                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~8_RTM031                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~8_RTM031                                                                                                      ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~10_NEW_REG24_RTM026                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~10_NEW_REG24_RTM026                                                                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~10_OTERM25                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~10_RTM027                                                                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~10_RTM027                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~12_OTERM23                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~14_OTERM21                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~16_NEW_REG16_RTM018                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~16_NEW_REG16_RTM018                                                                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~16_OTERM17                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~16_RTM019                                                                                                     ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Add0~16_RTM019                                                                                                     ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~233                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~234                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~234_RESYN480_BDD481                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~234_RESYN482_BDD483                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~397                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~398                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~398_RESYN2200_BDD2201                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~398_RESYN2202_BDD2203                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~399                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~400                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~400_RESYN2204_BDD2205                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~400_RESYN2206_BDD2207                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~407                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~408                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~408_RESYN2208_BDD2209                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~408_RESYN2210_BDD2211                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~409                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~410                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~410_RESYN2212_BDD2213                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~410_RESYN2214_BDD2215                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~471_RESYN500_BDD501                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~471_RESYN502_BDD503                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~501_RESYN2216_BDD2217                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~501_RESYN2218_BDD2219                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~503_RESYN2220_BDD2221                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~503_RESYN2222_BDD2223                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~511_RESYN2224_BDD2225                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~511_RESYN2226_BDD2227                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~513_RESYN2228_BDD2229                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~513_RESYN2230_BDD2231                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~535_RESYN520_BDD521                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~535_RESYN522_BDD523                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~543_RESYN2232_BDD2233                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~543_RESYN2234_BDD2235                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~545_RESYN2236_BDD2237                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~545_RESYN2238_BDD2239                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~551_RESYN532_BDD533                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~551_RESYN534_BDD535                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~553_RESYN2240_BDD2241                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~553_RESYN2242_BDD2243                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~555_RESYN2244_BDD2245                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1~555_RESYN2246_BDD2247                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~43                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~44                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~44_RESYN544_BDD545                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~44_RESYN546_BDD547                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~85                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~86                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~86_RESYN548_BDD549                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~86_RESYN550_BDD551                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~93                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~94                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~94_RESYN552_BDD553                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~94_RESYN554_BDD555                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~95                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~96                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~96_RESYN556_BDD557                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~96_RESYN558_BDD559                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~197                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~198                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~198_RESYN560_BDD561                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~198_RESYN562_BDD563                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~218                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~219                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~219_RESYN564_BDD565                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~219_RESYN566_BDD567                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~338                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~339                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~339_RESYN568_BDD569                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~339_RESYN570_BDD571                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~346                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~347                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~347_RESYN572_BDD573                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~347_RESYN574_BDD575                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~348                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~349                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~349_RESYN576_BDD577                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~349_RESYN578_BDD579                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~378                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~379                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~379_RESYN580_BDD581                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~379_RESYN582_BDD583                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~380                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~381                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~381_RESYN584_BDD585                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~381_RESYN586_BDD587                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~388                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~389                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~389_RESYN588_BDD589                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~389_RESYN590_BDD591                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~390                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~391                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~391_RESYN592_BDD593                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~391_RESYN594_BDD595                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~458                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~459                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~459_RESYN596_BDD597                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~459_RESYN598_BDD599                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~460                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~461                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~461_RESYN600_BDD601                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~461_RESYN602_BDD603                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~468                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~469                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~469_RESYN604_BDD605                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~469_RESYN606_BDD607                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~471_RESYN608_BDD609                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~471_RESYN610_BDD611                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~490                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~491                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~491_RESYN612_BDD613                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~491_RESYN614_BDD615                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~492                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~493                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~493_RESYN616_BDD617                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~493_RESYN618_BDD619                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~498                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~499                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~499_RESYN620_BDD621                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~499_RESYN622_BDD623                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~501_RESYN2248_BDD2249                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~501_RESYN2250_BDD2251                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~503_RESYN2252_BDD2253                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~503_RESYN2254_BDD2255                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~508                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~509                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~509_RESYN632_BDD633                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~509_RESYN634_BDD635                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~511_RESYN2256_BDD2257                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~511_RESYN2258_BDD2259                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~513_RESYN2260_BDD2261                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~513_RESYN2262_BDD2263                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~532                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~533                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~533_RESYN644_BDD645                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~533_RESYN646_BDD647                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~535_RESYN648_BDD649                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~535_RESYN650_BDD651                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~540                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~541                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~541_RESYN652_BDD653                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~541_RESYN654_BDD655                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~543_RESYN2264_BDD2265                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~543_RESYN2266_BDD2267                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~545_RESYN2268_BDD2269                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~545_RESYN2270_BDD2271                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~551_RESYN664_BDD665                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~551_RESYN666_BDD667                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~553_RESYN2272_BDD2273                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~553_RESYN2274_BDD2275                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~555_RESYN2276_BDD2277                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux2~555_RESYN2278_BDD2279                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~158                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~159                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~159_RESYN676_BDD677                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~159_RESYN678_BDD679                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~160                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~161                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~161_RESYN680_BDD681                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~161_RESYN682_BDD683                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~179                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~180                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~180_RESYN684_BDD685                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~180_RESYN686_BDD687                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~181                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~182                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~182_RESYN688_BDD689                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~182_RESYN690_BDD691                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~221                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~222                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~222_RESYN692_BDD693                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~222_RESYN694_BDD695                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~223                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~224                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~224_RESYN696_BDD697                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~224_RESYN698_BDD699                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~231                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~232                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~232_RESYN700_BDD701                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~232_RESYN702_BDD703                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~233                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~234                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~234_RESYN2280_BDD2281                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~234_RESYN2282_BDD2283                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~336                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~337                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~337_RESYN708_BDD709                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~337_RESYN710_BDD711                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~338                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~339                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~339_RESYN712_BDD713                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~339_RESYN714_BDD715                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~346                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~347                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~347_RESYN716_BDD717                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~347_RESYN718_BDD719                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~348                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~349                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~349_RESYN2284_BDD2285                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~349_RESYN2286_BDD2287                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~387                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~388                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~388_RESYN724_BDD725                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~388_RESYN726_BDD727                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~389                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~390                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~390_RESYN2288_BDD2289                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~390_RESYN2290_BDD2291                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~395                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~396                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~396_RESYN732_BDD733                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~396_RESYN734_BDD735                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~397                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~398                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~398_RESYN2292_BDD2293                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~398_RESYN2294_BDD2295                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~399                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~400                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~400_RESYN2296_BDD2297                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~400_RESYN2298_BDD2299                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~405                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~406                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~406_RESYN2300_BDD2301                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~406_RESYN2302_BDD2303                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~407                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~408                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~408_RESYN2304_BDD2305                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~408_RESYN2306_BDD2307                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~409                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~410                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~410_RESYN2308_BDD2309                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~410_RESYN2310_BDD2311                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~458                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~459                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~459_RESYN756_BDD757                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~459_RESYN758_BDD759                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~460                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~461                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~461_RESYN2312_BDD2313                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~461_RESYN2314_BDD2315                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~468                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~469                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~469_RESYN2316_BDD2317                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~469_RESYN2318_BDD2319                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~471_RESYN2320_BDD2321                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~471_RESYN2322_BDD2323                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~490                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~491                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~491_RESYN772_BDD773                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~491_RESYN774_BDD775                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~492                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~493                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~493_RESYN2324_BDD2325                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~493_RESYN2326_BDD2327                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~498                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~499                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~499_RESYN780_BDD781                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~499_RESYN782_BDD783                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~501_RESYN2328_BDD2329                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~501_RESYN2330_BDD2331                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~503_RESYN2332_BDD2333                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~503_RESYN2334_BDD2335                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~508                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~509                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~509_RESYN2336_BDD2337                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~509_RESYN2338_BDD2339                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~511_RESYN2340_BDD2341                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~511_RESYN2342_BDD2343                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~513_RESYN2344_BDD2345                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~513_RESYN2346_BDD2347                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~532                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~533                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~533_RESYN2348_BDD2349                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~533_RESYN2350_BDD2351                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~535_RESYN2352_BDD2353                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~535_RESYN2354_BDD2355                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~540                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~541                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~541_RESYN2356_BDD2357                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~541_RESYN2358_BDD2359                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~543_RESYN2360_BDD2361                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~543_RESYN2362_BDD2363                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~545_RESYN2364_BDD2365                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~545_RESYN2366_BDD2367                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~551_RESYN2368_BDD2369                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~551_RESYN2370_BDD2371                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~553_RESYN2372_BDD2373                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~553_RESYN2374_BDD2375                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~555_RESYN2376_BDD2377                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3~555_RESYN2378_BDD2379                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~20                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~21                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~21_RESYN836_BDD837                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~21_RESYN838_BDD839                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~22                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~23                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~23_RESYN2380_BDD2381                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~23_RESYN2382_BDD2383                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~41                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~42                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~42_RESYN2384_BDD2385                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~42_RESYN2386_BDD2387                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~43                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~44                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~44_RESYN2388_BDD2389                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~44_RESYN2390_BDD2391                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~83                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~84                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~84_RESYN2392_BDD2393                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~84_RESYN2394_BDD2395                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~85                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~86                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~86_RESYN2396_BDD2397                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~86_RESYN2398_BDD2399                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~93                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~94                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~94_RESYN2400_BDD2401                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~94_RESYN2402_BDD2403                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~95                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~96                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~96_RESYN2404_BDD2405                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~96_RESYN2406_BDD2407                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~186                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~187                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~187_RESYN868_BDD869                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~187_RESYN870_BDD871                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~195                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~196                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~196_RESYN2408_BDD2409                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~196_RESYN2410_BDD2411                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~197                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~198                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~198_RESYN2412_BDD2413                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~198_RESYN2414_BDD2415                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~216                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~217                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~217_RESYN880_BDD881                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~217_RESYN882_BDD883                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~218                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~219                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~219_RESYN2416_BDD2417                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~219_RESYN2418_BDD2419                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~336                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~337                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~337_RESYN888_BDD889                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~337_RESYN890_BDD891                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~338                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~339                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~339_RESYN2420_BDD2421                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~339_RESYN2422_BDD2423                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~346                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~347                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~347_RESYN2424_BDD2425                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~347_RESYN2426_BDD2427                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~348                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~349                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~349_RESYN2428_BDD2429                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~349_RESYN2430_BDD2431                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~378                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~379                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~379_RESYN2432_BDD2433                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~379_RESYN2434_BDD2435                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~380                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~381                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~381_RESYN2436_BDD2437                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~381_RESYN2438_BDD2439                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~388                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~389                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~389_RESYN2440_BDD2441                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~389_RESYN2442_BDD2443                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~390                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~391                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~391_RESYN2444_BDD2445                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~391_RESYN2446_BDD2447                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~458                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~459                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~459_RESYN2448_BDD2449                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~459_RESYN2450_BDD2451                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~460                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~461                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~461_RESYN2452_BDD2453                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~461_RESYN2454_BDD2455                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~468                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~469                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~469_RESYN2456_BDD2457                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~469_RESYN2458_BDD2459                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~471_RESYN2460_BDD2461                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~471_RESYN2462_BDD2463                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~490                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~491                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~491_RESYN2464_BDD2465                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~491_RESYN2466_BDD2467                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~492                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~493                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~493_RESYN2468_BDD2469                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~493_RESYN2470_BDD2471                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~498                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~499                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~499_RESYN2472_BDD2473                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~499_RESYN2474_BDD2475                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~501_RESYN2476_BDD2477                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~501_RESYN2478_BDD2479                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~503_RESYN2480_BDD2481                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~503_RESYN2482_BDD2483                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~508                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~509                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~509_RESYN2484_BDD2485                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~509_RESYN2486_BDD2487                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~511_RESYN2488_BDD2489                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~511_RESYN2490_BDD2491                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~513_RESYN2492_BDD2493                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~513_RESYN2494_BDD2495                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~515                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~516                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~516_RESYN968_BDD969                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~516_RESYN970_BDD971                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~523                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~524                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~524_RESYN972_BDD973                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~524_RESYN974_BDD975                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~532                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~533                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~533_RESYN2496_BDD2497                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~533_RESYN2498_BDD2499                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~535_RESYN2500_BDD2501                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~535_RESYN2502_BDD2503                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~540                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~541                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~541_RESYN2504_BDD2505                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~541_RESYN2506_BDD2507                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~543_RESYN2508_BDD2509                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~543_RESYN2510_BDD2511                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~545_RESYN2512_BDD2513                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~545_RESYN2514_BDD2515                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~547                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~548                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~548_RESYN996_BDD997                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~548_RESYN998_BDD999                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~551_RESYN2516_BDD2517                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~551_RESYN2518_BDD2519                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~553_RESYN2520_BDD2521                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~553_RESYN2522_BDD2523                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~555_RESYN2524_BDD2525                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~555_RESYN2526_BDD2527                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~557                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~558                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~558_RESYN1012_BDD1013                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~558_RESYN1014_BDD1015                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~563                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~564                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~564_RESYN1016_BDD1017                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~564_RESYN1018_BDD1019                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~565                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~566                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~566_RESYN1020_BDD1021                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~566_RESYN1022_BDD1023                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~587                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~588                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~588_RESYN1024_BDD1025                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~588_RESYN1026_BDD1027                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~595                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~596                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~596_RESYN1028_BDD1029                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~596_RESYN1030_BDD1031                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~597                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~598                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~598_RESYN1032_BDD1033                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4~598_RESYN1034_BDD1035                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~0                                                                                                             ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~0_OTERM423                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~1                                                                                                             ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~1_OTERM425                                                                                                    ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~165                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~166                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~166_RESYN2528_BDD2529                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~166_RESYN2530_BDD2531                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~167                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~168                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~168_RESYN2532_BDD2533                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~168_RESYN2534_BDD2535                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~186                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~187                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~187_RESYN2536_BDD2537                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~187_RESYN2538_BDD2539                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~188                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~189                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~189_RESYN2540_BDD2541                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~189_RESYN2542_BDD2543                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~198                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~199                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~199_RESYN1052_BDD1053                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~199_RESYN1054_BDD1055                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~228                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~229                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~229_RESYN2544_BDD2545                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~229_RESYN2546_BDD2547                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~230                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~231                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~231_RESYN2548_BDD2549                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~231_RESYN2550_BDD2551                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~238                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~239                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~239_RESYN2552_BDD2553                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~239_RESYN2554_BDD2555                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~240                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~241                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~241_RESYN2556_BDD2557                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~241_RESYN2558_BDD2559                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~272                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~273                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~273_RESYN1072_BDD1073                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~273_RESYN1074_BDD1075                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~280                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~281                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~281_RESYN1076_BDD1077                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~281_RESYN1078_BDD1079                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~282                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~283                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~283_RESYN1080_BDD1081                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~283_RESYN1082_BDD1083                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~343                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~344                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~344_RESYN2560_BDD2561                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~344_RESYN2562_BDD2563                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~345                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~346                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~346_RESYN2564_BDD2565                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~346_RESYN2566_BDD2567                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~353                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~354                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~354_RESYN2568_BDD2569                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~354_RESYN2570_BDD2571                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~355                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~356                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~356_RESYN2572_BDD2573                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~356_RESYN2574_BDD2575                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~382                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~383                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~383_RESYN1100_BDD1101                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~383_RESYN1102_BDD1103                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~394                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~395                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~395_RESYN2576_BDD2577                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~395_RESYN2578_BDD2579                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~396                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~397                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~397_RESYN2580_BDD2581                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~397_RESYN2582_BDD2583                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~402                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~403                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~403_RESYN2584_BDD2585                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~403_RESYN2586_BDD2587                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~404                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~405                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~405_RESYN2588_BDD2589                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~405_RESYN2590_BDD2591                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~406                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~407                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~407_RESYN2592_BDD2593                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~407_RESYN2594_BDD2595                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~409                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~410                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~410_RESYN1124_BDD1125                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~410_RESYN1126_BDD1127                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~412                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~413                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~413_RESYN2596_BDD2597                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~413_RESYN2598_BDD2599                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~414                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~415                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~415_RESYN2600_BDD2601                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~415_RESYN2602_BDD2603                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~416                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~417                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~417_RESYN2604_BDD2605                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~417_RESYN2606_BDD2607                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~419                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~420                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~420_RESYN1140_BDD1141                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~420_RESYN1142_BDD1143                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~425                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~426                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~426_RESYN1144_BDD1145                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~426_RESYN1146_BDD1147                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~427                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~428                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~428_RESYN1148_BDD1149                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~428_RESYN1150_BDD1151                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~443                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~444                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~444_RESYN1152_BDD1153                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~444_RESYN1154_BDD1155                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~445                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~446                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~446_RESYN1156_BDD1157                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~446_RESYN1158_BDD1159                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~465                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~466                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~466_RESYN2608_BDD2609                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~466_RESYN2610_BDD2611                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~467                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~468                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~468_RESYN2612_BDD2613                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~468_RESYN2614_BDD2615                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~475                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~476                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~476_RESYN2616_BDD2617                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~476_RESYN2618_BDD2619                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~477                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~478                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~478_RESYN2620_BDD2621                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~478_RESYN2622_BDD2623                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~497                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~498                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~498_RESYN2624_BDD2625                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~498_RESYN2626_BDD2627                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~499                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~500                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~500_RESYN2628_BDD2629                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~500_RESYN2630_BDD2631                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~505                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~506                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~506_RESYN2632_BDD2633                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~506_RESYN2634_BDD2635                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~507                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~508                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~508_RESYN2636_BDD2637                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~508_RESYN2638_BDD2639                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~509                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~510                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~510_RESYN2640_BDD2641                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~510_RESYN2642_BDD2643                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~513_RESYN1196_BDD1197                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~513_RESYN1198_BDD1199                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~515                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~516                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~516_RESYN2644_BDD2645                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~516_RESYN2646_BDD2647                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~519                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~520                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~520_RESYN2648_BDD2649                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~520_RESYN2650_BDD2651                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~522                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~523                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~523_RESYN1208_BDD1209                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~523_RESYN1210_BDD1211                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~528                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~529                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~529_RESYN1212_BDD1213                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~529_RESYN1214_BDD1215                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~530                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~531                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~531_RESYN1216_BDD1217                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~531_RESYN1218_BDD1219                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~539                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~540                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~540_RESYN2652_BDD2653                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~540_RESYN2654_BDD2655                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~541                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~542                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~542_RESYN2656_BDD2657                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~542_RESYN2658_BDD2659                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~547                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~548                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~548_RESYN2660_BDD2661                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~548_RESYN2662_BDD2663                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~549                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~550                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~550_RESYN2664_BDD2665                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~550_RESYN2666_BDD2667                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~551                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~552                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~552_RESYN2668_BDD2669                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~552_RESYN2670_BDD2671                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~555_RESYN1240_BDD1241                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~555_RESYN1242_BDD1243                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~557                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~558                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~558_RESYN2672_BDD2673                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~558_RESYN2674_BDD2675                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~559                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~560                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~560_RESYN2676_BDD2677                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~560_RESYN2678_BDD2679                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~561                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~562                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~562_RESYN2680_BDD2681                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~562_RESYN2682_BDD2683                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~564                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~565                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~565_RESYN1256_BDD1257                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~565_RESYN1258_BDD1259                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~570                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~571                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~571_RESYN1260_BDD1261                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~571_RESYN1262_BDD1263                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~572                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~573                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~573_RESYN1264_BDD1265                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~573_RESYN1266_BDD1267                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~592                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~593                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~593_RESYN1268_BDD1269                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~593_RESYN1270_BDD1271                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~594                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~595                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~595_RESYN1272_BDD1273                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~595_RESYN1274_BDD1275                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~602                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~603                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~603_RESYN1276_BDD1277                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~603_RESYN1278_BDD1279                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~604                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~605                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~605_RESYN1280_BDD1281                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~605_RESYN1282_BDD1283                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~659                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~659_OTERM429                                                                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~660                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~660_OTERM433                                                                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~664                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5~664_OTERM431                                                                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~20                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~21                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~21_RESYN2696_BDD2697                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~21_RESYN2698_BDD2699                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~22                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~23                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~23_RESYN2700_BDD2701                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~23_RESYN2702_BDD2703                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~32                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~33                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~33_RESYN1292_BDD1293                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~33_RESYN1294_BDD1295                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~41                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~42                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~42_RESYN2704_BDD2705                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~42_RESYN2706_BDD2707                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~43                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~44                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~44_RESYN2708_BDD2709                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~44_RESYN2710_BDD2711                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~51                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~52                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~52_RESYN1304_BDD1305                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~52_RESYN1306_BDD1307                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~53                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~54                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~54_RESYN1308_BDD1309                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~54_RESYN1310_BDD1311                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~75                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~76                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~76_RESYN1312_BDD1313                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~76_RESYN1314_BDD1315                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~83                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~84                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~84_RESYN2712_BDD2713                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~84_RESYN2714_BDD2715                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~85                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~86                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~86_RESYN2716_BDD2717                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~86_RESYN2718_BDD2719                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~91                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~92                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~92_RESYN1324_BDD1325                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~92_RESYN1326_BDD1327                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~93                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~94                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~94_RESYN2720_BDD2721                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~94_RESYN2722_BDD2723                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~95                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~96                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~96_RESYN2724_BDD2725                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~96_RESYN2726_BDD2727                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~125                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~126                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~126_RESYN1336_BDD1337                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~126_RESYN1338_BDD1339                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~127                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~128                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~128_RESYN1340_BDD1341                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~128_RESYN1342_BDD1343                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~135                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~136                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~136_RESYN1344_BDD1345                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~136_RESYN1346_BDD1347                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~137                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~138                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~138_RESYN1348_BDD1349                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~138_RESYN1350_BDD1351                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~186                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~187                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~187_RESYN2728_BDD2729                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~187_RESYN2730_BDD2731                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~195                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~196                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~196_RESYN2732_BDD2733                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~196_RESYN2734_BDD2735                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~197                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~198                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~198_RESYN2736_BDD2737                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~198_RESYN2738_BDD2739                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~206                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~207                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~207_RESYN458_BDD459                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~216                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~217                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~217_RESYN2740_BDD2741                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~217_RESYN2742_BDD2743                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~218                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~219                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~219_RESYN2744_BDD2745                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~219_RESYN2746_BDD2747                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~226                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~227                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~227_RESYN1372_BDD1373                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~227_RESYN1374_BDD1375                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~228                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~229                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~229_RESYN1376_BDD1377                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~229_RESYN1378_BDD1379                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~256                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~257                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~257_RESYN1380_BDD1381                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~257_RESYN1382_BDD1383                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~258                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~259                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~259_RESYN1384_BDD1385                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~259_RESYN1386_BDD1387                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~266                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~267                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~267_RESYN1388_BDD1389                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~267_RESYN1390_BDD1391                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~268                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~269                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~269_RESYN1392_BDD1393                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~269_RESYN1394_BDD1395                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~328                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~329                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~329_RESYN1396_BDD1397                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~329_RESYN1398_BDD1399                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~336                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~337                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~337_RESYN2748_BDD2749                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~337_RESYN2750_BDD2751                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~338                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~339                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~339_RESYN2752_BDD2753                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~339_RESYN2754_BDD2755                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~344                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~345                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~345_RESYN1408_BDD1409                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~345_RESYN1410_BDD1411                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~346                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~347                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~347_RESYN2756_BDD2757                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~347_RESYN2758_BDD2759                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~348                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~349                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~349_RESYN2760_BDD2761                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~349_RESYN2762_BDD2763                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~368                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~369                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~369_RESYN1420_BDD1421                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~369_RESYN1422_BDD1423                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~370                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~371                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~371_RESYN1424_BDD1425                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~371_RESYN1426_BDD1427                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~376                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~377                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~377_RESYN1428_BDD1429                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~377_RESYN1430_BDD1431                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~378                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~379                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~379_RESYN2764_BDD2765                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~379_RESYN2766_BDD2767                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~380                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~381                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~381_RESYN2768_BDD2769                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~381_RESYN2770_BDD2771                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~386                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~387                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~387_RESYN1440_BDD1441                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~387_RESYN1442_BDD1443                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~388                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~389                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~389_RESYN2772_BDD2773                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~389_RESYN2774_BDD2775                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~390                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~391                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~391_RESYN2776_BDD2777                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~391_RESYN2778_BDD2779                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~448                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~449                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~449_RESYN1452_BDD1453                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~449_RESYN1454_BDD1455                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~450                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~451                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~451_RESYN1456_BDD1457                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~451_RESYN1458_BDD1459                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~456                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~457                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~457_RESYN1460_BDD1461                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~457_RESYN1462_BDD1463                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~458                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~459                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~459_RESYN2780_BDD2781                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~459_RESYN2782_BDD2783                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~460                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~461                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~461_RESYN2784_BDD2785                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~461_RESYN2786_BDD2787                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~466                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~467                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~467_RESYN1472_BDD1473                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~467_RESYN1474_BDD1475                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~468                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~469                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~469_RESYN2788_BDD2789                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~469_RESYN2790_BDD2791                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~471_RESYN2792_BDD2793                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~471_RESYN2794_BDD2795                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~488                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~489                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~489_RESYN1484_BDD1485                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~489_RESYN1486_BDD1487                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~490                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~491                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~491_RESYN2796_BDD2797                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~491_RESYN2798_BDD2799                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~492                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~493                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~493_RESYN2800_BDD2801                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~493_RESYN2802_BDD2803                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~498                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~499                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~499_RESYN2804_BDD2805                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~499_RESYN2806_BDD2807                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~501_RESYN2808_BDD2809                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~501_RESYN2810_BDD2811                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~503_RESYN2812_BDD2813                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~503_RESYN2814_BDD2815                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~505                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~506                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~506_RESYN1508_BDD1509                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~506_RESYN1510_BDD1511                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~508                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~509                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~509_RESYN2816_BDD2817                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~509_RESYN2818_BDD2819                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~511_RESYN2820_BDD2821                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~511_RESYN2822_BDD2823                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~513_RESYN2824_BDD2825                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~513_RESYN2826_BDD2827                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~515                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~516                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~516_RESYN2828_BDD2829                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~516_RESYN2830_BDD2831                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~521                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~522                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~522_RESYN1528_BDD1529                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~522_RESYN1530_BDD1531                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~523                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~524                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~524_RESYN2832_BDD2833                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~524_RESYN2834_BDD2835                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~530                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~531                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~531_RESYN1536_BDD1537                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~531_RESYN1538_BDD1539                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~532                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~533                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~533_RESYN2836_BDD2837                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~533_RESYN2838_BDD2839                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~535_RESYN2840_BDD2841                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~535_RESYN2842_BDD2843                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~540                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~541                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~541_RESYN2844_BDD2845                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~541_RESYN2846_BDD2847                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~543_RESYN2848_BDD2849                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~543_RESYN2850_BDD2851                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~545_RESYN2852_BDD2853                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~545_RESYN2854_BDD2855                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~547                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~548                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~548_RESYN2856_BDD2857                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~548_RESYN2858_BDD2859                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~551_RESYN2860_BDD2861                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~551_RESYN2862_BDD2863                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~553_RESYN2864_BDD2865                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~553_RESYN2866_BDD2867                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~555_RESYN1572_BDD1573                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~555_RESYN1574_BDD1575                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~557                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~558                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~558_RESYN2868_BDD2869                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~558_RESYN2870_BDD2871                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~563                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~564                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~564_RESYN2872_BDD2873                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~564_RESYN2874_BDD2875                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~565                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~566                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~566_RESYN2876_BDD2877                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~566_RESYN2878_BDD2879                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~585                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~586                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~586_RESYN1588_BDD1589                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~586_RESYN1590_BDD1591                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~587                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~588                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~588_RESYN2880_BDD2881                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~588_RESYN2882_BDD2883                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~595                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~596                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~596_RESYN2884_BDD2885                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~596_RESYN2886_BDD2887                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~597                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~598                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~598_RESYN2888_BDD2889                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux6~598_RESYN2890_BDD2891                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~18                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~19                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~19_RESYN1604_BDD1605                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~19_RESYN1606_BDD1607                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~20                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~21                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~21_RESYN1608_BDD1609                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~21_RESYN1610_BDD1611                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~156                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~157                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~157_RESYN1612_BDD1613                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~157_RESYN1614_BDD1615                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~158                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~159                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~159_RESYN2902_BDD2903                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~159_RESYN2904_BDD2905                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~160                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~161                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~161_RESYN2906_BDD2907                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~161_RESYN2908_BDD2909                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~168                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~169                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~169_RESYN1624_BDD1625                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~169_RESYN1626_BDD1627                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~170                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~171                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~171_RESYN1628_BDD1629                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~171_RESYN1630_BDD1631                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~177                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~178                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~178_RESYN1632_BDD1633                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~178_RESYN1634_BDD1635                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~179                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~180                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~180_RESYN2910_BDD2911                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~180_RESYN2912_BDD2913                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~181                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~182                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~182_RESYN2914_BDD2915                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~182_RESYN2916_BDD2917                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~189                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~190                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~190_RESYN1644_BDD1645                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~190_RESYN1646_BDD1647                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~191                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~192                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~192_RESYN2918_BDD2919                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~192_RESYN2920_BDD2921                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~211                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~212                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~212_RESYN1652_BDD1653                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~212_RESYN1654_BDD1655                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~213                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~214                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~214_RESYN1656_BDD1657                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~214_RESYN1658_BDD1659                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~219                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~220                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~220_RESYN1660_BDD1661                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~220_RESYN1662_BDD1663                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~221                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~222                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~222_RESYN2922_BDD2923                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~222_RESYN2924_BDD2925                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~223                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~224                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~224_RESYN2926_BDD2927                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~224_RESYN2928_BDD2929                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~229                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~230                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~230_RESYN1672_BDD1673                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~230_RESYN1674_BDD1675                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~231                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~232                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~232_RESYN2930_BDD2931                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~232_RESYN2932_BDD2933                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~233                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~234                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~234_RESYN2934_BDD2935                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~234_RESYN2936_BDD2937                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~263                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~264                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~264_RESYN1684_BDD1685                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~264_RESYN1686_BDD1687                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~265                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~266                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~266_RESYN2938_BDD2939                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~266_RESYN2940_BDD2941                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~273                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~274                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~274_RESYN2942_BDD2943                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~274_RESYN2944_BDD2945                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~275                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~276                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~276_RESYN2946_BDD2947                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~276_RESYN2948_BDD2949                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~326                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~327                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~327_RESYN1700_BDD1701                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~327_RESYN1702_BDD1703                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~328                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~329                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~329_RESYN1704_BDD1705                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~329_RESYN1706_BDD1707                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~334                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~335                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~335_RESYN1708_BDD1709                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~335_RESYN1710_BDD1711                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~336                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~337                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~337_RESYN2950_BDD2951                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~337_RESYN2952_BDD2953                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~338                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~339                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~339_RESYN2954_BDD2955                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~339_RESYN2956_BDD2957                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~344                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~345                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~345_RESYN1720_BDD1721                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~345_RESYN1722_BDD1723                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~346                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~347                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~347_RESYN2958_BDD2959                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~347_RESYN2960_BDD2961                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~348                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~349                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~349_RESYN2962_BDD2963                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~349_RESYN2964_BDD2965                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~366                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~367                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~367_RESYN1732_BDD1733                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~367_RESYN1734_BDD1735                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~373                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~374                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~374_RESYN2966_BDD2967                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~374_RESYN2968_BDD2969                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~375                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~376                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~376_RESYN2970_BDD2971                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~376_RESYN2972_BDD2973                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~385                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~386                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~386_RESYN1744_BDD1745                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~386_RESYN1746_BDD1747                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~387                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~388                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~388_RESYN2974_BDD2975                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~388_RESYN2976_BDD2977                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~389                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~390                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~390_RESYN2978_BDD2979                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~390_RESYN2980_BDD2981                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~395                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~396                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~396_RESYN2982_BDD2983                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~396_RESYN2984_BDD2985                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~397                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~398                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~398_RESYN2986_BDD2987                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~398_RESYN2988_BDD2989                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~399                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~400                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~400_RESYN1764_BDD1765                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~400_RESYN1766_BDD1767                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~402                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~403                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~403_RESYN2990_BDD2991                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~403_RESYN2992_BDD2993                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~405                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~406                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~406_RESYN2994_BDD2995                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~406_RESYN2996_BDD2997                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~407                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~408                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~408_RESYN1776_BDD1777                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~408_RESYN1778_BDD1779                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~409                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~410                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~410_RESYN1780_BDD1781                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~410_RESYN1782_BDD1783                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~412                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~413                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~413_RESYN2998_BDD2999                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~413_RESYN3000_BDD3001                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~418                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~419                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~419_RESYN3002_BDD3003                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~419_RESYN3004_BDD3005                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~420                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~421                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~421_RESYN3006_BDD3007                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~421_RESYN3008_BDD3009                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~436                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~437                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~437_RESYN3010_BDD3011                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~437_RESYN3012_BDD3013                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~438                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~439                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~439_RESYN3014_BDD3015                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~439_RESYN3016_BDD3017                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~448                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~449                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~449_RESYN1804_BDD1805                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~449_RESYN1806_BDD1807                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~450                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~451                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~451_RESYN1808_BDD1809                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~451_RESYN1810_BDD1811                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~456                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~457                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~457_RESYN1812_BDD1813                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~457_RESYN1814_BDD1815                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~458                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~459                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~459_RESYN3018_BDD3019                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~459_RESYN3020_BDD3021                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~460                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~461                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~461_RESYN3022_BDD3023                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~461_RESYN3024_BDD3025                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~466                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~467                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~467_RESYN1824_BDD1825                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~467_RESYN1826_BDD1827                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~468                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~469                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~469_RESYN3026_BDD3027                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~469_RESYN3028_BDD3029                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~470                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~471                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~471_RESYN3030_BDD3031                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~471_RESYN3032_BDD3033                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~488                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~489                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~489_RESYN1836_BDD1837                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~489_RESYN1838_BDD1839                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~490                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~491                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~491_RESYN3034_BDD3035                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~491_RESYN3036_BDD3037                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~492                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~493                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~493_RESYN3038_BDD3039                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~493_RESYN3040_BDD3041                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~498                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~499                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~499_RESYN3042_BDD3043                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~499_RESYN3044_BDD3045                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~500                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~501                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~501_RESYN3046_BDD3047                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~501_RESYN3048_BDD3049                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~502                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~503                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~503_RESYN1856_BDD1857                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~503_RESYN1858_BDD1859                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~505                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~506                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~506_RESYN3050_BDD3051                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~506_RESYN3052_BDD3053                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~508                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~509                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~509_RESYN3054_BDD3055                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~509_RESYN3056_BDD3057                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~510                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~511                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~511_RESYN1868_BDD1869                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~511_RESYN1870_BDD1871                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~512                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~513                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~513_RESYN1872_BDD1873                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~513_RESYN1874_BDD1875                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~515                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~516                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~516_RESYN3058_BDD3059                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~516_RESYN3060_BDD3061                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~521                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~522                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~522_RESYN3062_BDD3063                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~522_RESYN3064_BDD3065                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~523                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~524                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~524_RESYN3066_BDD3067                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~524_RESYN3068_BDD3069                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~530                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~531                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~531_RESYN1888_BDD1889                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~531_RESYN1890_BDD1891                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~532                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~533                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~533_RESYN3070_BDD3071                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~533_RESYN3072_BDD3073                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~534                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~535                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~535_RESYN3074_BDD3075                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~535_RESYN3076_BDD3077                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~540                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~541                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~541_RESYN3078_BDD3079                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~541_RESYN3080_BDD3081                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~542                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~543                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~543_RESYN1904_BDD1905                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~543_RESYN1906_BDD1907                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~544                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~545                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~545_RESYN1908_BDD1909                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~545_RESYN1910_BDD1911                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~547                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~548                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~548_RESYN3082_BDD3083                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~548_RESYN3084_BDD3085                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~550                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~551                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~551_RESYN3086_BDD3087                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~551_RESYN3088_BDD3089                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~552                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~553                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~553_RESYN1920_BDD1921                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~553_RESYN1922_BDD1923                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~554                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~555                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~555_RESYN1924_BDD1925                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~555_RESYN1926_BDD1927                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~557                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~558                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~558_RESYN3090_BDD3091                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~558_RESYN3092_BDD3093                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~563                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~564                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~564_RESYN3094_BDD3095                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~564_RESYN3096_BDD3097                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~565                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~566                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~566_RESYN3098_BDD3099                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~566_RESYN3100_BDD3101                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~585                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~586                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~586_RESYN3102_BDD3103                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~586_RESYN3104_BDD3105                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~587                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~588                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~588_RESYN3106_BDD3107                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~588_RESYN3108_BDD3109                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~595                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~596                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~596_RESYN3110_BDD3111                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~596_RESYN3112_BDD3113                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~597                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~598                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~598_RESYN3114_BDD3115                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux7~598_RESYN3116_BDD3117                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~18                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~19                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~19_RESYN1956_BDD1957                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~19_RESYN1958_BDD1959                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~20                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~21                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~21_RESYN3132_BDD3133                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~21_RESYN3134_BDD3135                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~22                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~23                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~23_RESYN3136_BDD3137                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~23_RESYN3138_BDD3139                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~30                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~31                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~31_RESYN3140_BDD3141                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~31_RESYN3142_BDD3143                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~32                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~33                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~33_RESYN3144_BDD3145                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~33_RESYN3146_BDD3147                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~39                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~40                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~40_RESYN1976_BDD1977                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~40_RESYN1978_BDD1979                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~41                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~42                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~42_RESYN3148_BDD3149                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~42_RESYN3150_BDD3151                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~43                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~44                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~44_RESYN3152_BDD3153                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~44_RESYN3154_BDD3155                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~51                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~52                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~52_RESYN3156_BDD3157                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~52_RESYN3158_BDD3159                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~53                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~54                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~54_RESYN3160_BDD3161                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~54_RESYN3162_BDD3163                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~73                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~74                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~74_RESYN1996_BDD1997                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~74_RESYN1998_BDD1999                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~75                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~76                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~76_RESYN3164_BDD3165                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~76_RESYN3166_BDD3167                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~81                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~82                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~82_RESYN2004_BDD2005                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~82_RESYN2006_BDD2007                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~83                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~84                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~84_RESYN3168_BDD3169                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~84_RESYN3170_BDD3171                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~85                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~86                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~86_RESYN3172_BDD3173                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~86_RESYN3174_BDD3175                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~91                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~92                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~92_RESYN3176_BDD3177                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~92_RESYN3178_BDD3179                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~93                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~94                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~94_RESYN3180_BDD3181                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~94_RESYN3182_BDD3183                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~95                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~96                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~96_RESYN3184_BDD3185                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~96_RESYN3186_BDD3187                                                                                          ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~125                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~126                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~126_RESYN3188_BDD3189                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~126_RESYN3190_BDD3191                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~127                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~128                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~128_RESYN3192_BDD3193                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~128_RESYN3194_BDD3195                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~135                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~136                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~136_RESYN3196_BDD3197                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~136_RESYN3198_BDD3199                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~137                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~138                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~138_RESYN3200_BDD3201                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~138_RESYN3202_BDD3203                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~186                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~187                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~187_RESYN3204_BDD3205                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~187_RESYN3206_BDD3207                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~188                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~189                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~189_RESYN2048_BDD2049                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~189_RESYN2050_BDD2051                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~191                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~192                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~192_RESYN2052_BDD2053                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~192_RESYN2054_BDD2055                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~193                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~194                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~194_RESYN3208_BDD3209                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~194_RESYN3210_BDD3211                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~195                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~196                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~196_RESYN3212_BDD3213                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~196_RESYN3214_BDD3215                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~205                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~206                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~207                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~208                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~208_RESYN464_BDD465                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~208_RESYN466_BDD467                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~208_RESYN468_BDD469                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~214                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~215                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~215_RESYN2064_BDD2065                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~215_RESYN2066_BDD2067                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~216                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~217                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~217_RESYN3216_BDD3217                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~217_RESYN3218_BDD3219                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~218                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~219                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~219_RESYN3220_BDD3221                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~219_RESYN3222_BDD3223                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~226                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~227                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~227_RESYN3224_BDD3225                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~227_RESYN3226_BDD3227                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~228                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~229                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~229_RESYN3228_BDD3229                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~229_RESYN3230_BDD3231                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~256                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~257                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~257_RESYN3232_BDD3233                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~257_RESYN3234_BDD3235                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~258                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~259                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~259_RESYN3236_BDD3237                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~259_RESYN3238_BDD3239                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~266                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~267                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~267_RESYN3240_BDD3241                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~267_RESYN3242_BDD3243                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~268                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~269                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~269_RESYN3244_BDD3245                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~269_RESYN3246_BDD3247                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~359                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~360                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~360_RESYN3248_BDD3249                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~360_RESYN3250_BDD3251                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~361                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~362                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~362_RESYN3252_BDD3253                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~362_RESYN3254_BDD3255                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~369                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~370                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~370_RESYN3256_BDD3257                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~370_RESYN3258_BDD3259                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~371                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~372                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~372_RESYN3260_BDD3261                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~372_RESYN3262_BDD3263                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~401                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~402                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~402_RESYN3264_BDD3265                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~402_RESYN3266_BDD3267                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~403                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~404                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~404_RESYN3268_BDD3269                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~404_RESYN3270_BDD3271                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~411                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~412                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~412_RESYN3272_BDD3273                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~412_RESYN3274_BDD3275                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~413                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~414                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~414_RESYN3276_BDD3277                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~414_RESYN3278_BDD3279                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~477                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~478                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~478_RESYN3280_BDD3281                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~478_RESYN3282_BDD3283                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~479                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~480                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~480_RESYN3284_BDD3285                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~480_RESYN3286_BDD3287                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~485                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~486                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~486_RESYN3288_BDD3289                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~486_RESYN3290_BDD3291                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~487                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~488                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~488_RESYN3292_BDD3293                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~488_RESYN3294_BDD3295                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~489                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~490                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~490_RESYN3296_BDD3297                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~490_RESYN3298_BDD3299                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~495                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~496                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~496_RESYN3300_BDD3301                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~496_RESYN3302_BDD3303                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~497                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~498                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~498_RESYN3304_BDD3305                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~498_RESYN3306_BDD3307                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~499                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~500                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~500_RESYN3308_BDD3309                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~500_RESYN3310_BDD3311                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~529                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~530                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~530_RESYN3312_BDD3313                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~530_RESYN3314_BDD3315                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~531                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~532                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~532_RESYN3316_BDD3317                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~532_RESYN3318_BDD3319                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~539                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~540                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~540_RESYN3320_BDD3321                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~540_RESYN3322_BDD3323                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~541                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~542                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~542_RESYN3324_BDD3325                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~542_RESYN3326_BDD3327                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~561                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~562                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~562_RESYN3328_BDD3329                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~562_RESYN3330_BDD3331                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~566                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~567                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~567_RESYN3332_BDD3333                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~567_RESYN3334_BDD3335                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~568                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~569                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~569_RESYN3336_BDD3337                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~569_RESYN3338_BDD3339                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~570                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~571                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~571_RESYN3340_BDD3341                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8~571_RESYN3342_BDD3343                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux10~12                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux10~13                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux10~13_RESYN444_BDD445                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux11~2                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux11~3                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux11~3_RESYN446_BDD447                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux12~12                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux12~13                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux12~13_RESYN448_BDD449                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~2                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~2_OTERM427                                                                                                   ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~16                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~17                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~17_RESYN450_BDD451                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~24                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~25                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13~25_RESYN452_BDD453                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~0                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~1                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~1_RESYN454_BDD455                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~17                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~18                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~21                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2684_BDD2685                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2686_BDD2687                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2688_BDD2689                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2690_BDD2691                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2692_BDD2693                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux14~22_RESYN2694_BDD2695                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~2                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~3                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~3_RESYN456_BDD457                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~10                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~11                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~11_RESYN460_BDD461                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~18                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~21                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~22                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27_RESYN2892_BDD2893                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27_RESYN2894_BDD2895                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27_RESYN2896_BDD2897                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27_RESYN2898_BDD2899                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux15~27_RESYN2900_BDD2901                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~0                                                                                                            ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~1                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~1_RESYN462_BDD463                                                                                            ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~17                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~18                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~21                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3118_BDD3119                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3120_BDD3121                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3124_BDD3125                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3126_BDD3127                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3128_BDD3129                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux16~22_RESYN3130_BDD3131                                                                                         ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux17~15                                                                                                           ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux17~16                                                                                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux17~16_RESYN470_BDD471                                                                                           ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|Add2~0                                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|Add4~0                                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|Add6~1                                                                                                                      ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8|DATAOUT[0]~2                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL~2                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL~9                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL~9_RTM0181                                                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL~10                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|AZUL~10_RTM0175                                                                                                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add0~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add0~1                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~0_OTERM186                                                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~2_OTERM184                                                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~4_OTERM180                                                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~4_RTM0182                                                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~4_RTM0182                                                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~6_OTERM178                                                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~8_OTERM174                                                                                                        ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~8_RTM0176                                                                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add1~8_RTM0176                                                                                                         ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add2~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add4~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add5~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~4                                                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~5                                                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~6                                                                                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~7                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~7_RESYN3354_BDD3355                                                                                               ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~8                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Add6~8_RESYN3356_BDD3357                                                                                               ; Created          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|N2[1]~0                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|N3[0]~1                                                                                                                ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|N[1]~0                                                                                                                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|Add0~1_OTERM94                                                                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR|Add0~2_OTERM96                                                                                           ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[56]~465           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[65]~479           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[66]~476           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[74]~488           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[83]~496           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[92]~504           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[101]~512          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[110]~520          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[119]~528          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[128]~536          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[137]~544          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[146]~552          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[155]~560          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[164]~568          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[173]~576          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[182]~584          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[191]~592          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[200]~600          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[209]~608          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[218]~616          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[227]~624          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[236]~632          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[245]~640          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[254]~648          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[263]~656          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[272]~664          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_6_result_int[2]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_6_result_int[2]~1  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_7_result_int[2]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_8_result_int[2]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_9_result_int[2]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_10_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_11_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_12_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_13_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_14_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_15_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_16_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_17_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_18_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_19_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_20_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_21_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_22_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_23_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_24_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_25_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_26_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_27_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_28_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_29_result_int[2]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_30_result_int[2]~1 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|op_1~1                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|quotient[0]~25                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[19]~109           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[25]~119           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[26]~116           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[31]~127           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[37]~135           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[43]~143           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[49]~151           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[55]~159           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[61]~167           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[67]~175           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[73]~183           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[79]~191           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[85]~199           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[91]~207           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[97]~215           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[103]~223          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[109]~231          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[115]~239          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[121]~247          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[127]~255          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[133]~263          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[139]~271          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[145]~279          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[151]~287          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[157]~295          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[163]~303          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[169]~311          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[175]~319          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[180]~328          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[180]~329          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[181]~327          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_3_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_3_result_int[1]~1  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_4_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_5_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_6_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_7_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_8_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_9_result_int[1]~0  ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_10_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_11_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_12_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_13_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_14_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_15_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_16_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_17_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_18_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_19_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_20_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_21_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_22_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_23_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_24_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_25_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_26_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_27_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_28_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_29_result_int[1]~0 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_30_result_int[1]~1 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs1a[0]~0                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs1a[1]~1                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs1a[1]~2                 ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|op_1~0                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|op_1~1                                           ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|quotient[0]~28                                   ; Deleted          ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|process_0~0                                                                                                            ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|LessThan0~3                                                                                                                          ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|LessThan0~3_RTM068                                                                                                                   ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|LessThan3~2_OTERM188                                                                                                                 ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|LessThan8~0_OTERM71                                                                                                                  ; Retimed Register ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[513]~148                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[609]~204                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[641]~224                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[673]~245                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[801]~342                        ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_16_result_int[1]~1               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_19_result_int[1]~1               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_20_result_int[1]~1               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_21_result_int[1]~1               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_25_result_int[1]~1               ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|op_1~1                                                         ; Modified         ; Timing optimization ;
; Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|quotient[0]~33                                                 ; Deleted          ; Timing optimization ;
; Display:DISP|h_cnt~5                                                                                                                                                     ; Modified         ; Timing optimization ;
; Display:DISP|v_cnt[0]~4                                                                                                                                                  ; Modified         ; Timing optimization ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                   ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                       ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |Project|Display:DISP|v_cnt[3]                                                                                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|cont[22]                                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|data_a[4]                                                                   ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|addr_a[7]                                                                   ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|data_to_transfer[7]                                                                                           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Project|Sound:SOUN|write_s                                                                                                                                  ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|q_b[6]                                                              ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Project|Display:DISP|Main:PICT|Picture:PICT|FreqCalc:FRC|cont1[16]                                                                                          ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Project|Display:DISP|Main:PICT|Picture:PICT|FreqCalc:FRC|cont[12]                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|H2[1]                                                                                             ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|N[11]                                                                                             ;                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont[31]                                                            ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                   ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|word[1]                                                 ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                  ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Project|Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                  ;                            ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; |Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                              ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2|VERDE[7]                                ;                            ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|cont1[17]                                                           ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3|VERDE[7]                                  ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|q_a[4]                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Project|Display:DISP|v_cnt[31]                                                                                                                              ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|N[31]                                                                                             ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|word[0]                                           ;                            ;
; 4:1                ; 189 bits  ; 378 LEs       ; 378 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux8                                                                                          ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|nxtstate.state2                                                     ;                            ;
; 8:1                ; 63 bits   ; 315 LEs       ; 315 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux1                                                                                          ;                            ;
; 1000:1             ; 8 bits    ; 5328 LEs      ; 5328 LEs             ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Mux3                                                                        ;                            ;
; 16:1               ; 63 bits   ; 630 LEs       ; 630 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5                                                                                          ;                            ;
; 32:1               ; 27 bits   ; 567 LEs       ; 567 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4                                                                                          ;                            ;
; 64:1               ; 27 bits   ; 1134 LEs      ; 1134 LEs             ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux3                                                                                          ;                            ;
; 94:1               ; 9 bits    ; 558 LEs       ; 558 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5                                                                                          ;                            ;
; 94:1               ; 9 bits    ; 558 LEs       ; 558 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux13                                                                                         ;                            ;
; 128:1              ; 9 bits    ; 765 LEs       ; 765 LEs              ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux4                                                                                          ;                            ;
; 256:1              ; 9 bits    ; 1530 LEs      ; 1530 LEs             ; 0 LEs                  ; |Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU|Mux5                                                                                          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component|altsyncram_24g2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|clock_generator:my_clock_gen ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                              ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                             ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                          ;
; PLL_TYPE                      ; FAST              ; Untyped                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                          ;
; M                             ; 0                 ; Untyped                                                          ;
; N                             ; 1                 ; Untyped                                                          ;
; M2                            ; 1                 ; Untyped                                                          ;
; N2                            ; 1                 ; Untyped                                                          ;
; SS                            ; 1                 ; Untyped                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                          ;
; M_PH                          ; 0                 ; Untyped                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                          ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                   ;
+-------------------------------+-------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg ;
+-----------------+-----------+------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                 ;
+-----------------+-----------+------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                      ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                      ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                      ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                      ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                      ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                      ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                      ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                      ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                      ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                      ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                      ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                      ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                      ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                      ;
+-----------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                       ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                             ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                            ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                  ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                       ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                       ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                       ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                       ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                       ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                       ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                       ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                       ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                       ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                       ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                       ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                       ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                 ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                       ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                      ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                        ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|PLLpantalla:PLLS|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------+
; Parameter Name                ; Value                         ; Type                               ;
+-------------------------------+-------------------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                            ;
; PLL_TYPE                      ; AUTO                          ; Untyped                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLLpantalla ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                            ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                            ;
; LOCK_HIGH                     ; 1                             ; Untyped                            ;
; LOCK_LOW                      ; 1                             ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                            ;
; SKIP_VCO                      ; OFF                           ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                            ;
; BANDWIDTH                     ; 0                             ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                            ;
; DOWN_SPREAD                   ; 0                             ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 54                            ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 25                            ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                            ;
; DPA_DIVIDER                   ; 0                             ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                            ;
; VCO_MIN                       ; 0                             ; Untyped                            ;
; VCO_MAX                       ; 0                             ; Untyped                            ;
; VCO_CENTER                    ; 0                             ; Untyped                            ;
; PFD_MIN                       ; 0                             ; Untyped                            ;
; PFD_MAX                       ; 0                             ; Untyped                            ;
; M_INITIAL                     ; 0                             ; Untyped                            ;
; M                             ; 0                             ; Untyped                            ;
; N                             ; 1                             ; Untyped                            ;
; M2                            ; 1                             ; Untyped                            ;
; N2                            ; 1                             ; Untyped                            ;
; SS                            ; 1                             ; Untyped                            ;
; C0_HIGH                       ; 0                             ; Untyped                            ;
; C1_HIGH                       ; 0                             ; Untyped                            ;
; C2_HIGH                       ; 0                             ; Untyped                            ;
; C3_HIGH                       ; 0                             ; Untyped                            ;
; C4_HIGH                       ; 0                             ; Untyped                            ;
; C5_HIGH                       ; 0                             ; Untyped                            ;
; C6_HIGH                       ; 0                             ; Untyped                            ;
; C7_HIGH                       ; 0                             ; Untyped                            ;
; C8_HIGH                       ; 0                             ; Untyped                            ;
; C9_HIGH                       ; 0                             ; Untyped                            ;
; C0_LOW                        ; 0                             ; Untyped                            ;
; C1_LOW                        ; 0                             ; Untyped                            ;
; C2_LOW                        ; 0                             ; Untyped                            ;
; C3_LOW                        ; 0                             ; Untyped                            ;
; C4_LOW                        ; 0                             ; Untyped                            ;
; C5_LOW                        ; 0                             ; Untyped                            ;
; C6_LOW                        ; 0                             ; Untyped                            ;
; C7_LOW                        ; 0                             ; Untyped                            ;
; C8_LOW                        ; 0                             ; Untyped                            ;
; C9_LOW                        ; 0                             ; Untyped                            ;
; C0_INITIAL                    ; 0                             ; Untyped                            ;
; C1_INITIAL                    ; 0                             ; Untyped                            ;
; C2_INITIAL                    ; 0                             ; Untyped                            ;
; C3_INITIAL                    ; 0                             ; Untyped                            ;
; C4_INITIAL                    ; 0                             ; Untyped                            ;
; C5_INITIAL                    ; 0                             ; Untyped                            ;
; C6_INITIAL                    ; 0                             ; Untyped                            ;
; C7_INITIAL                    ; 0                             ; Untyped                            ;
; C8_INITIAL                    ; 0                             ; Untyped                            ;
; C9_INITIAL                    ; 0                             ; Untyped                            ;
; C0_MODE                       ; BYPASS                        ; Untyped                            ;
; C1_MODE                       ; BYPASS                        ; Untyped                            ;
; C2_MODE                       ; BYPASS                        ; Untyped                            ;
; C3_MODE                       ; BYPASS                        ; Untyped                            ;
; C4_MODE                       ; BYPASS                        ; Untyped                            ;
; C5_MODE                       ; BYPASS                        ; Untyped                            ;
; C6_MODE                       ; BYPASS                        ; Untyped                            ;
; C7_MODE                       ; BYPASS                        ; Untyped                            ;
; C8_MODE                       ; BYPASS                        ; Untyped                            ;
; C9_MODE                       ; BYPASS                        ; Untyped                            ;
; C0_PH                         ; 0                             ; Untyped                            ;
; C1_PH                         ; 0                             ; Untyped                            ;
; C2_PH                         ; 0                             ; Untyped                            ;
; C3_PH                         ; 0                             ; Untyped                            ;
; C4_PH                         ; 0                             ; Untyped                            ;
; C5_PH                         ; 0                             ; Untyped                            ;
; C6_PH                         ; 0                             ; Untyped                            ;
; C7_PH                         ; 0                             ; Untyped                            ;
; C8_PH                         ; 0                             ; Untyped                            ;
; C9_PH                         ; 0                             ; Untyped                            ;
; L0_HIGH                       ; 1                             ; Untyped                            ;
; L1_HIGH                       ; 1                             ; Untyped                            ;
; G0_HIGH                       ; 1                             ; Untyped                            ;
; G1_HIGH                       ; 1                             ; Untyped                            ;
; G2_HIGH                       ; 1                             ; Untyped                            ;
; G3_HIGH                       ; 1                             ; Untyped                            ;
; E0_HIGH                       ; 1                             ; Untyped                            ;
; E1_HIGH                       ; 1                             ; Untyped                            ;
; E2_HIGH                       ; 1                             ; Untyped                            ;
; E3_HIGH                       ; 1                             ; Untyped                            ;
; L0_LOW                        ; 1                             ; Untyped                            ;
; L1_LOW                        ; 1                             ; Untyped                            ;
; G0_LOW                        ; 1                             ; Untyped                            ;
; G1_LOW                        ; 1                             ; Untyped                            ;
; G2_LOW                        ; 1                             ; Untyped                            ;
; G3_LOW                        ; 1                             ; Untyped                            ;
; E0_LOW                        ; 1                             ; Untyped                            ;
; E1_LOW                        ; 1                             ; Untyped                            ;
; E2_LOW                        ; 1                             ; Untyped                            ;
; E3_LOW                        ; 1                             ; Untyped                            ;
; L0_INITIAL                    ; 1                             ; Untyped                            ;
; L1_INITIAL                    ; 1                             ; Untyped                            ;
; G0_INITIAL                    ; 1                             ; Untyped                            ;
; G1_INITIAL                    ; 1                             ; Untyped                            ;
; G2_INITIAL                    ; 1                             ; Untyped                            ;
; G3_INITIAL                    ; 1                             ; Untyped                            ;
; E0_INITIAL                    ; 1                             ; Untyped                            ;
; E1_INITIAL                    ; 1                             ; Untyped                            ;
; E2_INITIAL                    ; 1                             ; Untyped                            ;
; E3_INITIAL                    ; 1                             ; Untyped                            ;
; L0_MODE                       ; BYPASS                        ; Untyped                            ;
; L1_MODE                       ; BYPASS                        ; Untyped                            ;
; G0_MODE                       ; BYPASS                        ; Untyped                            ;
; G1_MODE                       ; BYPASS                        ; Untyped                            ;
; G2_MODE                       ; BYPASS                        ; Untyped                            ;
; G3_MODE                       ; BYPASS                        ; Untyped                            ;
; E0_MODE                       ; BYPASS                        ; Untyped                            ;
; E1_MODE                       ; BYPASS                        ; Untyped                            ;
; E2_MODE                       ; BYPASS                        ; Untyped                            ;
; E3_MODE                       ; BYPASS                        ; Untyped                            ;
; L0_PH                         ; 0                             ; Untyped                            ;
; L1_PH                         ; 0                             ; Untyped                            ;
; G0_PH                         ; 0                             ; Untyped                            ;
; G1_PH                         ; 0                             ; Untyped                            ;
; G2_PH                         ; 0                             ; Untyped                            ;
; G3_PH                         ; 0                             ; Untyped                            ;
; E0_PH                         ; 0                             ; Untyped                            ;
; E1_PH                         ; 0                             ; Untyped                            ;
; E2_PH                         ; 0                             ; Untyped                            ;
; E3_PH                         ; 0                             ; Untyped                            ;
; M_PH                          ; 0                             ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                            ;
; CLK0_COUNTER                  ; G0                            ; Untyped                            ;
; CLK1_COUNTER                  ; G0                            ; Untyped                            ;
; CLK2_COUNTER                  ; G0                            ; Untyped                            ;
; CLK3_COUNTER                  ; G0                            ; Untyped                            ;
; CLK4_COUNTER                  ; G0                            ; Untyped                            ;
; CLK5_COUNTER                  ; G0                            ; Untyped                            ;
; CLK6_COUNTER                  ; E0                            ; Untyped                            ;
; CLK7_COUNTER                  ; E1                            ; Untyped                            ;
; CLK8_COUNTER                  ; E2                            ; Untyped                            ;
; CLK9_COUNTER                  ; E3                            ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                            ;
; M_TIME_DELAY                  ; 0                             ; Untyped                            ;
; N_TIME_DELAY                  ; 0                             ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                            ;
; VCO_POST_SCALE                ; 0                             ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                            ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                            ;
; CBXI_PARAMETER                ; PLLpantalla_altpll            ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                      ; Type                                                     ;
+-------------------------------+----------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLLSound ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                                                  ;
; LOCK_LOW                      ; 1                          ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                                                  ;
; BANDWIDTH                     ; 0                          ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 5000                       ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                                                  ;
; VCO_MIN                       ; 0                          ; Untyped                                                  ;
; VCO_MAX                       ; 0                          ; Untyped                                                  ;
; VCO_CENTER                    ; 0                          ; Untyped                                                  ;
; PFD_MIN                       ; 0                          ; Untyped                                                  ;
; PFD_MAX                       ; 0                          ; Untyped                                                  ;
; M_INITIAL                     ; 0                          ; Untyped                                                  ;
; M                             ; 0                          ; Untyped                                                  ;
; N                             ; 1                          ; Untyped                                                  ;
; M2                            ; 1                          ; Untyped                                                  ;
; N2                            ; 1                          ; Untyped                                                  ;
; SS                            ; 1                          ; Untyped                                                  ;
; C0_HIGH                       ; 0                          ; Untyped                                                  ;
; C1_HIGH                       ; 0                          ; Untyped                                                  ;
; C2_HIGH                       ; 0                          ; Untyped                                                  ;
; C3_HIGH                       ; 0                          ; Untyped                                                  ;
; C4_HIGH                       ; 0                          ; Untyped                                                  ;
; C5_HIGH                       ; 0                          ; Untyped                                                  ;
; C6_HIGH                       ; 0                          ; Untyped                                                  ;
; C7_HIGH                       ; 0                          ; Untyped                                                  ;
; C8_HIGH                       ; 0                          ; Untyped                                                  ;
; C9_HIGH                       ; 0                          ; Untyped                                                  ;
; C0_LOW                        ; 0                          ; Untyped                                                  ;
; C1_LOW                        ; 0                          ; Untyped                                                  ;
; C2_LOW                        ; 0                          ; Untyped                                                  ;
; C3_LOW                        ; 0                          ; Untyped                                                  ;
; C4_LOW                        ; 0                          ; Untyped                                                  ;
; C5_LOW                        ; 0                          ; Untyped                                                  ;
; C6_LOW                        ; 0                          ; Untyped                                                  ;
; C7_LOW                        ; 0                          ; Untyped                                                  ;
; C8_LOW                        ; 0                          ; Untyped                                                  ;
; C9_LOW                        ; 0                          ; Untyped                                                  ;
; C0_INITIAL                    ; 0                          ; Untyped                                                  ;
; C1_INITIAL                    ; 0                          ; Untyped                                                  ;
; C2_INITIAL                    ; 0                          ; Untyped                                                  ;
; C3_INITIAL                    ; 0                          ; Untyped                                                  ;
; C4_INITIAL                    ; 0                          ; Untyped                                                  ;
; C5_INITIAL                    ; 0                          ; Untyped                                                  ;
; C6_INITIAL                    ; 0                          ; Untyped                                                  ;
; C7_INITIAL                    ; 0                          ; Untyped                                                  ;
; C8_INITIAL                    ; 0                          ; Untyped                                                  ;
; C9_INITIAL                    ; 0                          ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                                                  ;
; C0_PH                         ; 0                          ; Untyped                                                  ;
; C1_PH                         ; 0                          ; Untyped                                                  ;
; C2_PH                         ; 0                          ; Untyped                                                  ;
; C3_PH                         ; 0                          ; Untyped                                                  ;
; C4_PH                         ; 0                          ; Untyped                                                  ;
; C5_PH                         ; 0                          ; Untyped                                                  ;
; C6_PH                         ; 0                          ; Untyped                                                  ;
; C7_PH                         ; 0                          ; Untyped                                                  ;
; C8_PH                         ; 0                          ; Untyped                                                  ;
; C9_PH                         ; 0                          ; Untyped                                                  ;
; L0_HIGH                       ; 1                          ; Untyped                                                  ;
; L1_HIGH                       ; 1                          ; Untyped                                                  ;
; G0_HIGH                       ; 1                          ; Untyped                                                  ;
; G1_HIGH                       ; 1                          ; Untyped                                                  ;
; G2_HIGH                       ; 1                          ; Untyped                                                  ;
; G3_HIGH                       ; 1                          ; Untyped                                                  ;
; E0_HIGH                       ; 1                          ; Untyped                                                  ;
; E1_HIGH                       ; 1                          ; Untyped                                                  ;
; E2_HIGH                       ; 1                          ; Untyped                                                  ;
; E3_HIGH                       ; 1                          ; Untyped                                                  ;
; L0_LOW                        ; 1                          ; Untyped                                                  ;
; L1_LOW                        ; 1                          ; Untyped                                                  ;
; G0_LOW                        ; 1                          ; Untyped                                                  ;
; G1_LOW                        ; 1                          ; Untyped                                                  ;
; G2_LOW                        ; 1                          ; Untyped                                                  ;
; G3_LOW                        ; 1                          ; Untyped                                                  ;
; E0_LOW                        ; 1                          ; Untyped                                                  ;
; E1_LOW                        ; 1                          ; Untyped                                                  ;
; E2_LOW                        ; 1                          ; Untyped                                                  ;
; E3_LOW                        ; 1                          ; Untyped                                                  ;
; L0_INITIAL                    ; 1                          ; Untyped                                                  ;
; L1_INITIAL                    ; 1                          ; Untyped                                                  ;
; G0_INITIAL                    ; 1                          ; Untyped                                                  ;
; G1_INITIAL                    ; 1                          ; Untyped                                                  ;
; G2_INITIAL                    ; 1                          ; Untyped                                                  ;
; G3_INITIAL                    ; 1                          ; Untyped                                                  ;
; E0_INITIAL                    ; 1                          ; Untyped                                                  ;
; E1_INITIAL                    ; 1                          ; Untyped                                                  ;
; E2_INITIAL                    ; 1                          ; Untyped                                                  ;
; E3_INITIAL                    ; 1                          ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                                                  ;
; L0_PH                         ; 0                          ; Untyped                                                  ;
; L1_PH                         ; 0                          ; Untyped                                                  ;
; G0_PH                         ; 0                          ; Untyped                                                  ;
; G1_PH                         ; 0                          ; Untyped                                                  ;
; G2_PH                         ; 0                          ; Untyped                                                  ;
; G3_PH                         ; 0                          ; Untyped                                                  ;
; E0_PH                         ; 0                          ; Untyped                                                  ;
; E1_PH                         ; 0                          ; Untyped                                                  ;
; E2_PH                         ; 0                          ; Untyped                                                  ;
; E3_PH                         ; 0                          ; Untyped                                                  ;
; M_PH                          ; 0                          ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                                                  ;
; CBXI_PARAMETER                ; PLLSound_altpll1           ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                                           ;
+-------------------------------+----------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; vertical       ; 46    ; Signed Integer                                                        ;
; horizontal     ; 786   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; vertical       ; 46    ; Signed Integer                                                                      ;
; horizontal     ; 786   ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; vertical       ; 549   ; Signed Integer                                                              ;
; horizontal     ; 255   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                               ;
; horizontal     ; 391   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                                                  ;
; horizontal     ; 391   ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                             ;
; horizontal     ; 1290  ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                             ;
; horizontal     ; 1335  ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                             ;
; horizontal     ; 1380  ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                             ;
; horizontal     ; 1425  ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                  ;
; horizontal     ; 1290  ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                  ;
; horizontal     ; 1335  ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                  ;
; horizontal     ; 1380  ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                  ;
; horizontal     ; 1425  ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 985   ; Signed Integer                                                                                                                ;
; horizontal     ; 317   ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 621   ; Signed Integer                                                                                                                ;
; horizontal     ; 701   ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 641   ; Signed Integer                                                                                                                  ;
; horizontal     ; 611   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                       ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT         ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                       ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                    ;
; WIDTH_B                            ; 8                       ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 10                      ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 1024                    ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                  ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                  ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                    ;
; INIT_FILE                          ; RomInicAorticNormal.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_9a32         ; Untyped                                                                                                    ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                     ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT             ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                           ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1024                        ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                  ;
; WIDTH_B                            ; 8                           ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 10                          ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1024                        ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                      ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                      ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                      ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                  ;
; INIT_FILE                          ; RomInicAorticDiasMurmur.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_9o32             ; Untyped                                                                                                  ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                                     ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                          ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                                  ;
; WIDTH_B                            ; 8                          ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 10                         ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1024                       ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                     ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                  ;
; INIT_FILE                          ; RomInicAorticSysMurmur.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_7m32            ; Untyped                                                                                                  ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                     ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                              ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 10                             ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1024                           ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                                  ;
; WIDTH_B                            ; 8                              ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 10                             ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1024                           ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                         ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                         ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                              ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                  ;
; INIT_FILE                          ; RomInicAorticSysDiasMurmur.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                         ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                         ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_8342                ; Untyped                                                                                                  ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                         ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT             ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                           ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 1024                        ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                           ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 10                          ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 1024                        ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK0                      ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                      ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0                      ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                      ;
; INIT_FILE                          ; ./RomInicApexHoloMurmur.mif ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_3l32             ; Untyped                                                                                                      ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                                 ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT       ; Untyped                                                                                                              ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                                                                       ;
; WIDTHAD_A                          ; 10                    ; Signed Integer                                                                                                       ;
; NUMWORDS_A                         ; 1024                  ; Signed Integer                                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                                              ;
; WIDTH_B                            ; 8                     ; Signed Integer                                                                                                       ;
; WIDTHAD_B                          ; 10                    ; Signed Integer                                                                                                       ;
; NUMWORDS_B                         ; 1024                  ; Signed Integer                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0                ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK0                ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                                              ;
; INIT_FILE                          ; RomInicApexNormal.mif ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_l332       ; Untyped                                                                                                              ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                        ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                        ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 10                       ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 1024                     ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0                   ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                   ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                        ;
; INIT_FILE                          ; RomInicApexMidMurmur.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ee32          ; Untyped                                                                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                           ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                         ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 10                        ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 1024                      ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0                    ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                    ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0                    ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; INIT_FILE                          ; RomInicApexLateMurmur.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qh32           ; Untyped                                                                                                        ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                                           ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                          ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                          ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 10                         ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 1024                       ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0                     ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                        ;
; INIT_FILE                          ; RomInicApexEarlyMurmur.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hl32            ; Untyped                                                                                                        ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                       ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                      ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 8                                    ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 10                                   ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 1024                                 ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                               ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Signed Integer                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                    ;
; INIT_FILE                          ; RomInicDuctoArteriosoPersistente.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bn42                      ; Untyped                                                                                                    ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                              ;
; horizontal     ; 391   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                                                ;
; horizontal     ; 391   ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                           ;
; horizontal     ; 1290  ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                           ;
; horizontal     ; 1335  ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                           ;
; horizontal     ; 1380  ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|Button:BT4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                           ;
; horizontal     ; 1425  ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                ;
; horizontal     ; 1290  ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                ;
; horizontal     ; 1335  ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                ;
; horizontal     ; 1380  ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintLetter:LT4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                ;
; horizontal     ; 1425  ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS|PrintMode:PMO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 985   ; Signed Integer                                                                                                              ;
; horizontal     ; 317   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                         ;
; horizontal     ; 1290  ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                         ;
; horizontal     ; 1335  ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                         ;
; horizontal     ; 1380  ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                         ;
; horizontal     ; 1425  ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                              ;
; horizontal     ; 1290  ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                              ;
; horizontal     ; 1335  ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                              ;
; horizontal     ; 1380  ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                              ;
; horizontal     ; 1425  ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintMode:PMO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; vertical       ; 985   ; Signed Integer                                                                                            ;
; horizontal     ; 317   ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_24g2      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                                      ;
; horizontal     ; 391   ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                             ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT         ; Untyped                                                                                                          ;
; WIDTH_A                            ; 8                       ; Signed Integer                                                                                                   ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                   ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                          ;
; WIDTH_B                            ; 8                       ; Signed Integer                                                                                                   ;
; WIDTHAD_B                          ; 10                      ; Signed Integer                                                                                                   ;
; NUMWORDS_B                         ; 1024                    ; Signed Integer                                                                                                   ;
; INDATA_REG_B                       ; CLOCK0                  ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                  ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                          ;
; INIT_FILE                          ; RomInicAorticNormal.mif ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9a32         ; Untyped                                                                                                          ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                            ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                      ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                                    ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 10                                   ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 1024                                 ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                                    ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 10                                   ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 1024                                 ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0                               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0                               ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                         ;
; INIT_FILE                          ; RomInicDuctoArteriosoPersistente.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bn42                      ; Untyped                                                                                                         ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                                           ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                          ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                          ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 10                         ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 1024                       ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0                     ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                        ;
; INIT_FILE                          ; RomInicAorticSysMurmur.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_7m32            ; Untyped                                                                                                        ;
+------------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; vertical       ; 670   ; Signed Integer                                                                                                        ;
; horizontal     ; 391   ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                                   ;
; horizontal     ; 1290  ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                                   ;
; horizontal     ; 1335  ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                                   ;
; horizontal     ; 1380  ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 970   ; Signed Integer                                                                                                                   ;
; horizontal     ; 1425  ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                        ;
; horizontal     ; 1290  ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                        ;
; horizontal     ; 1335  ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                        ;
; horizontal     ; 1380  ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintLetter:LT4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 962   ; Signed Integer                                                                                                                        ;
; horizontal     ; 1425  ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintMode:PMO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 985   ; Signed Integer                                                                                                                      ;
; horizontal     ; 317   ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 621   ; Signed Integer                                                                                                                      ;
; horizontal     ; 701   ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; vertical       ; 641   ; Signed Integer                                                                                                                        ;
; horizontal     ; 611   ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; vertical       ; 169   ; Signed Integer                                                            ;
; horizontal     ; 391   ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 20                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 999000               ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; RomInicBN.mif        ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2o91      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 20           ; Untyped                               ;
; LPM_WIDTHB                                     ; 12           ; Untyped                               ;
; LPM_WIDTHP                                     ; 32           ; Untyped                               ;
; LPM_WIDTHR                                     ; 32           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_e9t     ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                           ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_58t     ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                             ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; Value                                                                    ;
+-------------------------------+--------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                        ;
; Entity Instance               ; Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio  ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
; Entity Instance               ; Display:DISP|PLLpantalla:PLLS|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
; Entity Instance               ; Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
+-------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                   ;
; Entity Instance            ; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 24                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 24                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 24                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 24                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                             ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 999000                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 7                                                                                                                           ;
; Entity Instance                       ; Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0                                                                        ;
;     -- LPM_WIDTHA                     ; 20                                                                                                                          ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0                                                            ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
; Entity Instance                       ; Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName2:PNM2" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                    ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; number[31..4] ; Input ; Info     ; Stuck at GND                                                                                               ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|PrintName:PNM" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                  ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; number[31..4] ; Input ; Info     ; Stuck at GND                                                                                             ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; wren_b ; Input ; Info     ; Stuck at GND                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintMode:PMO"       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; number[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; number[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; number[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rojo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT4"     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; number[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; number[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; number[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rojo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT3"     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; number[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; number[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; number[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rojo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT2"     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; number[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; number[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; number[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rojo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|PrintLetter:LT1"     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; number[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; number[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; number[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rojo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT4"  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rojo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT3"  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rojo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT2"  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rojo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|Button:BT1"  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rojo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; verde ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azul  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------+
; sickness[31..4] ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:SOUN|audio_codec:codec"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                               ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                               ;
+--------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Mon Jul 29 09:32:02 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file project.vhd
    Info (12022): Found design unit 1: Project-behavior
    Info (12023): Found entity 1: Project
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator
Info (12021): Found 1 design units, including 0 entities, in source file david.vhd
    Info (12022): Found design unit 1: david
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: Display-Behavior
    Info (12023): Found entity 1: Display
Info (12021): Found 2 design units, including 1 entities, in source file picture.vhd
    Info (12022): Found design unit 1: Picture-generador
    Info (12023): Found entity 1: Picture
Info (12021): Found 2 design units, including 1 entities, in source file printfrec.vhd
    Info (12022): Found design unit 1: PrintFrec-behavior
    Info (12023): Found entity 1: PrintFrec
Info (12021): Found 2 design units, including 1 entities, in source file frequency.vhd
    Info (12022): Found design unit 1: Frequency-behavior
    Info (12023): Found entity 1: Frequency
Info (12021): Found 2 design units, including 1 entities, in source file checksignaldown.vhd
    Info (12022): Found design unit 1: CheckSignalDown-behavior
    Info (12023): Found entity 1: CheckSignalDown
Info (12021): Found 2 design units, including 1 entities, in source file button.vhd
    Info (12022): Found design unit 1: Button-behavior
    Info (12023): Found entity 1: Button
Info (12021): Found 2 design units, including 1 entities, in source file printletter.vhd
    Info (12022): Found design unit 1: PrintLetter-behavior
    Info (12023): Found entity 1: PrintLetter
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: Main-generador
    Info (12023): Found entity 1: Main
Info (12021): Found 2 design units, including 1 entities, in source file mainimage.vhd
    Info (12022): Found design unit 1: MainImage-generador
    Info (12023): Found entity 1: MainImage
Info (12021): Found 2 design units, including 1 entities, in source file modedatabase.vhd
    Info (12022): Found design unit 1: ModeDataBase-generador
    Info (12023): Found entity 1: ModeDataBase
Info (12021): Found 2 design units, including 1 entities, in source file modecapture.vhd
    Info (12022): Found design unit 1: ModeCapture-behavior
    Info (12023): Found entity 1: ModeCapture
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: Sync-sinc
    Info (12023): Found entity 1: Sync
Info (12021): Found 2 design units, including 1 entities, in source file modeautomatic.vhd
    Info (12022): Found design unit 1: ModeAutomatic-behavior
    Info (12023): Found entity 1: ModeAutomatic
Info (12021): Found 2 design units, including 1 entities, in source file printmode.vhd
    Info (12022): Found design unit 1: PrintMode-behavior
    Info (12023): Found entity 1: PrintMode
Info (12021): Found 2 design units, including 1 entities, in source file databasesignal.vhd
    Info (12022): Found design unit 1: DataBaseSignal-behavior
    Info (12023): Found entity 1: DataBaseSignal
Info (12021): Found 2 design units, including 1 entities, in source file printname.vhd
    Info (12022): Found design unit 1: PrintName-behavior
    Info (12023): Found entity 1: PrintName
Info (12021): Found 2 design units, including 1 entities, in source file printname2.vhd
    Info (12022): Found design unit 1: PrintName2-behavior
    Info (12023): Found entity 1: PrintName2
Info (12021): Found 2 design units, including 1 entities, in source file pllclk1.vhd
    Info (12022): Found design unit 1: PLLCLK1-generador
    Info (12023): Found entity 1: PLLCLK1
Info (12021): Found 2 design units, including 1 entities, in source file checksignalup.vhd
    Info (12022): Found design unit 1: CheckSignalUp-behavior
    Info (12023): Found entity 1: CheckSignalUp
Info (12021): Found 2 design units, including 1 entities, in source file sound.vhd
    Info (12022): Found design unit 1: Sound-Behavior
    Info (12023): Found entity 1: Sound
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec
Info (12021): Found 2 design units, including 1 entities, in source file shownumber.vhd
    Info (12022): Found design unit 1: ShowNumber-behavior
    Info (12023): Found entity 1: ShowNumber
Info (12021): Found 2 design units, including 1 entities, in source file capturesignal.vhd
    Info (12022): Found design unit 1: CaptureSignal-behavior
    Info (12023): Found entity 1: CaptureSignal
Info (12021): Found 2 design units, including 1 entities, in source file freqcalc.vhd
    Info (12022): Found design unit 1: FreqCalc-generador
    Info (12023): Found entity 1: FreqCalc
Info (12021): Found 2 design units, including 1 entities, in source file fir8.vhd
    Info (12022): Found design unit 1: Fir8-behavior
    Info (12023): Found entity 1: Fir8
Info (12021): Found 2 design units, including 1 entities, in source file modeautomaticselect.vhd
    Info (12022): Found design unit 1: ModeAutomaticSelect-generador
    Info (12023): Found entity 1: ModeAutomaticSelect
Info (12021): Found 2 design units, including 1 entities, in source file pllpantalla.vhd
    Info (12022): Found design unit 1: pllpantalla-SYN
    Info (12023): Found entity 1: PLLpantalla
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2pa1.vhd
    Info (12022): Found design unit 1: romsignal2pa1-SYN
    Info (12023): Found entity 1: RomSignal2PA1
Info (12021): Found 2 design units, including 1 entities, in source file rom1pmainimagebn.vhd
    Info (12022): Found design unit 1: rom1pmainimagebn-SYN
    Info (12023): Found entity 1: ROM1PMainImageBN
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2pdias.vhd
    Info (12022): Found design unit 1: romsignal2pdias-SYN
    Info (12023): Found entity 1: RomSignal2PDias
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2psys.vhd
    Info (12022): Found design unit 1: romsignal2psys-SYN
    Info (12023): Found entity 1: RomSignal2PSys
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2psysdias.vhd
    Info (12022): Found design unit 1: romsignal2psysdias-SYN
    Info (12023): Found entity 1: RomSignal2PSysDias
Info (12021): Found 2 design units, including 1 entities, in source file pllsound.vhd
    Info (12022): Found design unit 1: pllsound-SYN
    Info (12023): Found entity 1: PLLSound
Info (12021): Found 2 design units, including 1 entities, in source file ramcapture.vhd
    Info (12022): Found design unit 1: ramcapture-SYN
    Info (12023): Found entity 1: RAMCapture
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2papexholo.vhd
    Info (12022): Found design unit 1: romsignal2papexholo-SYN
    Info (12023): Found entity 1: RomSignal2PApexHolo
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2papexearly.vhd
    Info (12022): Found design unit 1: romsignal2papexearly-SYN
    Info (12023): Found entity 1: RomSignal2PApexEarly
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2papexlate.vhd
    Info (12022): Found design unit 1: romsignal2papexlate-SYN
    Info (12023): Found entity 1: RomSignal2PApexLate
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2papexmid.vhd
    Info (12022): Found design unit 1: romsignal2papexmid-SYN
    Info (12023): Found entity 1: RomSignal2PApexMid
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2papexnormal.vhd
    Info (12022): Found design unit 1: romsignal2papexnormal-SYN
    Info (12023): Found entity 1: RomSignal2PApexNormal
Info (12021): Found 2 design units, including 1 entities, in source file romsignal2pductoarterioso.vhd
    Info (12022): Found design unit 1: romsignal2pductoarterioso-SYN
    Info (12023): Found entity 1: RomSignal2PDuctoArterioso
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[17]" at Project.vhd(10)
Info (12128): Elaborating entity "Sound" for hierarchy "Sound:SOUN"
Warning (10036): Verilog HDL or VHDL warning at Sound.vhd(55): object "readdata_right" assigned a value but never read
Info (12128): Elaborating entity "clock_generator" for hierarchy "Sound:SOUN|clock_generator:my_clock_gen"
Info (12128): Elaborating entity "altpll" for hierarchy "Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"
Info (12130): Elaborated megafunction instantiation "Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"
Info (12133): Instantiated megafunction "Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "Sound:SOUN|audio_and_video_config:cfg"
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "Sound:SOUN|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
Info (12128): Elaborating entity "audio_codec" for hierarchy "Sound:SOUN|audio_codec:codec"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf
    Info (12023): Found entity 1: altsyncram_fh81
Info (12128): Elaborating entity "altsyncram_fh81" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Display" for hierarchy "Display:DISP"
Info (12128): Elaborating entity "PLLpantalla" for hierarchy "Display:DISP|PLLpantalla:PLLS"
Info (12128): Elaborating entity "altpll" for hierarchy "Display:DISP|PLLpantalla:PLLS|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|PLLpantalla:PLLS|altpll:altpll_component"
Info (12133): Instantiated megafunction "Display:DISP|PLLpantalla:PLLS|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "54"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLLpantalla"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllpantalla_altpll.v
    Info (12023): Found entity 1: PLLpantalla_altpll
Info (12128): Elaborating entity "PLLpantalla_altpll" for hierarchy "Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated"
Info (12128): Elaborating entity "Main" for hierarchy "Display:DISP|Main:PICT"
Info (12128): Elaborating entity "Picture" for hierarchy "Display:DISP|Main:PICT|Picture:PICT"
Info (12128): Elaborating entity "Fir8" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|Fir8:FI8"
Warning (12125): Using design file onetorow.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: OneToRow-behavior
    Info (12023): Found entity 1: OneToRow
Info (12128): Elaborating entity "OneToRow" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|OneToRow:OTR"
Info (12128): Elaborating entity "FreqCalc" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|FreqCalc:FRC"
Warning (10541): VHDL Signal Declaration warning at FreqCalc.vhd(19): used implicit default value for signal "MaxIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "PLLSound" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLLSound"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllsound_altpll1.v
    Info (12023): Found entity 1: PLLSound_altpll1
Info (12128): Elaborating entity "PLLSound_altpll1" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated"
Info (12128): Elaborating entity "PLLCLK1" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|PLLCLK1:PLL1"
Info (12128): Elaborating entity "Frequency" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU"
Info (12128): Elaborating entity "PrintFrec" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|PrintFrec:PFR"
Info (12128): Elaborating entity "CheckSignalDown" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD"
Info (12128): Elaborating entity "ModeDataBase" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB"
Info (12128): Elaborating entity "DataBaseSignal" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS"
Info (12128): Elaborating entity "Button" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT1"
Info (12128): Elaborating entity "Button" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT2"
Info (12128): Elaborating entity "Button" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT3"
Info (12128): Elaborating entity "Button" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|Button:BT4"
Info (12128): Elaborating entity "PrintLetter" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT1"
Info (12128): Elaborating entity "PrintLetter" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT2"
Info (12128): Elaborating entity "PrintLetter" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT3"
Info (12128): Elaborating entity "PrintLetter" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintLetter:LT4"
Info (12128): Elaborating entity "PrintMode" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintMode:PMO"
Info (12128): Elaborating entity "PrintName" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName:PNM"
Info (12128): Elaborating entity "PrintName2" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|DataBaseSignal:DBS|PrintName2:PNM2"
Info (12128): Elaborating entity "RomSignal2PA1" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicAorticNormal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9a32.tdf
    Info (12023): Found entity 1: altsyncram_9a32
Info (12128): Elaborating entity "altsyncram_9a32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PDias" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicAorticDiasMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o32.tdf
    Info (12023): Found entity 1: altsyncram_9o32
Info (12128): Elaborating entity "altsyncram_9o32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PSys" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicAorticSysMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7m32.tdf
    Info (12023): Found entity 1: altsyncram_7m32
Info (12128): Elaborating entity "altsyncram_7m32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PSysDias" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicAorticSysDiasMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8342.tdf
    Info (12023): Found entity 1: altsyncram_8342
Info (12128): Elaborating entity "altsyncram_8342" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated"
Info (12128): Elaborating entity "RomSignal2PApexHolo" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./RomInicApexHoloMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l32.tdf
    Info (12023): Found entity 1: altsyncram_3l32
Info (12128): Elaborating entity "altsyncram_3l32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PApexNormal" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicApexNormal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l332.tdf
    Info (12023): Found entity 1: altsyncram_l332
Info (12128): Elaborating entity "altsyncram_l332" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated"
Info (12128): Elaborating entity "RomSignal2PApexMid" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicApexMidMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee32.tdf
    Info (12023): Found entity 1: altsyncram_ee32
Info (12128): Elaborating entity "altsyncram_ee32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PApexLate" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicApexLateMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qh32.tdf
    Info (12023): Found entity 1: altsyncram_qh32
Info (12128): Elaborating entity "altsyncram_qh32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PApexEarly" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicApexEarlyMurmur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl32.tdf
    Info (12023): Found entity 1: altsyncram_hl32
Info (12128): Elaborating entity "altsyncram_hl32" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated"
Info (12128): Elaborating entity "RomSignal2PDuctoArterioso" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RomInicDuctoArteriosoPersistente.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bn42.tdf
    Info (12023): Found entity 1: altsyncram_bn42
Info (12128): Elaborating entity "altsyncram_bn42" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated"
Info (12128): Elaborating entity "ModeCapture" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(24): object "RedBt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(24): object "GreenBt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(24): object "BlueBt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(25): object "RedBt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(25): object "GreenBt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(25): object "BlueBt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(26): object "RedBt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(26): object "GreenBt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(26): object "BlueBt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(27): object "RedBt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(27): object "GreenBt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(27): object "BlueBt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(29): object "RedLt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(29): object "GreenLt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(29): object "BlueLt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(30): object "RedLt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(30): object "GreenLt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(30): object "BlueLt2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(31): object "RedLt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(31): object "GreenLt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(31): object "BlueLt3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(32): object "RedLt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(32): object "GreenLt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(32): object "BlueLt4" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ModeCapture.vhd(33): used implicit default value for signal "word" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ModeCapture.vhd(33): used implicit default value for signal "mode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(34): object "RedMo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(34): object "GreenMo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ModeCapture.vhd(34): object "BlueMo" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ModeCapture.vhd(37): used implicit default value for signal "data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "CaptureSignal" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "RedNmDown" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "GreenNmDown" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "BlueNmDown" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "RedNm2Down" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "GreenNm2Down" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal "BlueNm2Down" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "RAMCapture" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_24g2.tdf
    Info (12023): Found entity 1: altsyncram_24g2
Info (12128): Elaborating entity "altsyncram_24g2" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|RAMCapture:RAM|altsyncram:altsyncram_component|altsyncram_24g2:auto_generated"
Info (12128): Elaborating entity "ModeAutomaticSelect" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"
Warning (10541): VHDL Signal Declaration warning at ModeAutomaticSelect.vhd(13): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at ModeAutomaticSelect.vhd(121): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ModeAutomaticSelect.vhd(124): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ModeAutomaticSelect.vhd(125): signal "nxtstate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ModeAutomaticSelect.vhd(119): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "state.state2" at ModeAutomaticSelect.vhd(119)
Info (10041): Inferred latch for "state.state1" at ModeAutomaticSelect.vhd(119)
Info (10041): Inferred latch for "state.state0" at ModeAutomaticSelect.vhd(119)
Info (12128): Elaborating entity "ModeAutomatic" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU"
Warning (10036): Verilog HDL or VHDL warning at ModeAutomatic.vhd(21): object "Position" assigned a value but never read
Info (12128): Elaborating entity "Sync" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY1"
Warning (10492): VHDL Process Statement warning at Sync.vhd(22): signal "FFD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Sync.vhd(22): signal "FFD3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CheckSignalUp" for hierarchy "Display:DISP|Main:PICT|Picture:PICT|CheckSignalUp:CSU"
Info (12128): Elaborating entity "MainImage" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN"
Info (12128): Elaborating entity "ROM1PMainImageBN" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RomInicBN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "999000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "20"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o91.tdf
    Info (12023): Found entity 1: altsyncram_2o91
Info (12128): Elaborating entity "altsyncram_2o91" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lba.tdf
    Info (12023): Found entity 1: decode_lba
Info (12128): Elaborating entity "decode_lba" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|decode_lba:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf
    Info (12023): Found entity 1: mux_5qb
Info (12128): Elaborating entity "mux_5qb" for hierarchy "Display:DISP|Main:PICT|MainImage:MAIN|ROM1PMainImageBN:ROMI|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|mux_5qb:mux2"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[23]"
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|MainImage:MAIN|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT4|Mult0"
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|MainImage:MAIN|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e9t.tdf
    Info (12023): Found entity 1: mult_e9t
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|Frequency:PFU|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_58t.tdf
    Info (12023): Found entity 1: mult_58t
Info (12130): Elaborated megafunction instantiation "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU|Button:BT1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_33t.tdf
    Info (12023): Found entity 1: mult_33t
Info (13014): Ignored 56 buffer(s)
    Info (13019): Ignored 56 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Display:DISP|h_cnt[31] will power up to Low
    Critical Warning (18010): Register Display:DISP|v_cnt[31] will power up to Low
    Critical Warning (18010): Register Display:DISP|v_cnt[0] will power up to Low
    Critical Warning (18010): Register Display:DISP|h_cnt[0] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1698 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1225 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:13
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
Info (21057): Implemented 28145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 27745 logic cells
    Info (21064): Implemented 306 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 13 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Mon Jul 29 09:36:44 2013
    Info: Elapsed time: 00:04:42
    Info: Total CPU time (on all processors): 00:04:22


