// Copyright 2024 Tenstorrent Corporation.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "Iommu.hpp"
#include "DeviceContext.hpp"
#include "ProcessContext.hpp"
#include "Ats.hpp"
#include "MemoryModel.hpp"
#include <iostream>
#include <cassert>
#include <cstring>
#include <map>
#include <memory>

using namespace TT_IOMMU;

// Simplified ATS test utilities
class AtsTestHelper
{
public:
  AtsTestHelper() : mem_(size_t(256) * 1024 * 1024) // 256MB memory
  {
    setupIommu();
  }

  Iommu& getIommu() { return *iommu_; }
  MemoryModel& getMemory() { return mem_; }

  // Create a simple device context for testing
  void setupDeviceContext(uint32_t devId, bool enableAts = true, bool enableT2gpa = false)
  {
    // Calculate device context address
    uint64_t deviceContextAddr = 0x2000;
    uint64_t actualDcAddr = deviceContextAddr + (devId & 0x7F) * 32UL;

    // Create device context
    TransControl tc(0);
    tc.bits_.v_ = 1;
    tc.bits_.ats_ = enableAts ? 1 : 0;
    tc.bits_.t2gpa_ = enableT2gpa ? 1 : 0;
    tc.bits_.pdtv_ = 0; // Direct IOSATP mode

    Iosatp iosatp(0);
    iosatp.bits_.mode_ = IosatpMode::Sv39;
    iosatp.bits_.ppn_ = 0x3000 >> 12;

    // Set up IOHGATP for second-stage translation if T2GPA is enabled
    Iohgatp iohgatp(0);
    if (enableT2gpa) {
      iohgatp.bits_.mode_ = IohgatpMode::Sv39x4;
      iohgatp.bits_.ppn_ = 0x4000 >> 12;
    }

    BaseDeviceContext bdc;
    bdc.tc_ = tc.value_;
    bdc.iohgatp_ = iohgatp.value_;
    bdc.ta_ = 0;
    bdc.fsc_ = iosatp.value_;

    // Write device context to memory
    const uint64_t* dcData = reinterpret_cast<const uint64_t*>(&bdc);
    for (size_t i = 0; i < sizeof(BaseDeviceContext) / 8; i++) {
      mem_.write(actualDcAddr + i * 8, 8, dcData[i]);
    }

    // Set up DDT entries for 2-level mode
    uint64_t ddi1 = (devId >> 7) & 0x1FF;
    uint64_t level1Addr = 0x1000 + ddi1 * 8;
    uint64_t level1Entry = (0x2000 >> 2) | 1; // Valid entry pointing to level 2
    mem_.write(level1Addr, 8, level1Entry);
  }

  // Create an ATS request
  static IommuRequest createAtsRequest(uint32_t devId, uint64_t iova, Ttype type = Ttype::PcieAts)
  {
    IommuRequest req;
    req.devId = devId;
    req.type = type;
    req.iova = iova;
    req.size = 4;
    req.privMode = PrivilegeMode::User;
    req.hasProcId = false;
    return req;
  }

  // Setup command queue for command testing
  void setupCommandQueue()
  {
    uint64_t cqbAddr = 0x1000000;
    
    Qbase cqb{0};
    cqb.bits_.ppn_ = cqbAddr >> 12;
    cqb.bits_.logszm1_ = 11; // 4KB
    iommu_->writeCsr(CsrNumber::Cqb, cqb.value_);
    
    iommu_->writeCsr(CsrNumber::Cqh, 0);
    iommu_->writeCsr(CsrNumber::Cqt, 0);
    
    uint32_t cqcsrValue = 1; // Enable
    iommu_->writeCsr(CsrNumber::Cqcsr, cqcsrValue);
  }

private:
  void setupIommu()
  {
    // Create IOMMU with comprehensive ATS capabilities
    uint64_t capabilities = 0;
    Capabilities caps(capabilities);
    caps.bits_.ats_ = 1;      // Enable ATS
    caps.bits_.t2gpa_ = 1;    // Enable T2GPA
    caps.bits_.msiFlat_ = 0;  // Base format device context
    caps.bits_.sv39_ = 1;     // Support Sv39
    caps.bits_.sv39x4_ = 1;   // Support Sv39x4

    iommu_ = std::make_unique<Iommu>(0x1000, 0x1000, mem_.size(), caps.value_);

    // Set up memory callbacks
    iommu_->setMemReadCb([this](uint64_t addr, unsigned size, uint64_t& data) {
      return mem_.read(addr, size, data);
    });

    iommu_->setMemWriteCb([this](uint64_t addr, unsigned size, uint64_t data) {
      return mem_.write(addr, size, data);
    });

    // Set up simplified translation callbacks
    iommu_->setStage1Cb([](uint64_t va, unsigned, bool, bool, bool, uint64_t& gpa, unsigned&) {
      gpa = va + 0x10000; // Simple offset translation
      return true;
    });

    iommu_->setStage2Cb([](uint64_t gpa, unsigned, bool, bool, bool, uint64_t& pa, unsigned&) {
      pa = gpa + 0x20000; // Simple offset translation
      return true;
    });

    // Set up other required callbacks
    iommu_->setStage1ConfigCb([](unsigned, unsigned, uint64_t, bool) {});
    iommu_->setStage2ConfigCb([](unsigned, unsigned, uint64_t) {});
    iommu_->setStage2TrapInfoCb([](uint64_t&, bool&, bool&) {});

    // Configure DDTP for 2-level mode
    Ddtp ddtp(0);
    ddtp.bits_.mode_ = Ddtp::Mode::Level2;
    ddtp.bits_.ppn_ = 0x1000 >> 12;
    iommu_->writeCsr(CsrNumber::Ddtp, ddtp.value_);
  }

  std::unique_ptr<Iommu> iommu_;
  MemoryModel mem_;
};

// Test Cases
void testBasicAtsTranslation()
{
  std::cout << "=== Test 1: Basic ATS Translation ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupDeviceContext(0x123, true, false); // ATS enabled, T2GPA disabled
  
  auto req = helper.createAtsRequest(0x123, 0x5000);
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  
  assert(success && response.success);
  assert(response.translatedAddr == 0x35000); // 0x5000 + 0x10000 + 0x20000
  
  std::cout << "✓ Basic ATS translation successful" << '\n';
  std::cout << "  Input IOVA: 0x" << std::hex << req.iova << '\n';
  std::cout << "  Output SPA: 0x" << response.translatedAddr << std::dec << '\n';
}

void testT2gpaTranslation()
{
  std::cout << "\n=== Test 2: T2GPA Translation ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupDeviceContext(0x124, true, true); // ATS enabled, T2GPA enabled
  
  auto req = helper.createAtsRequest(0x124, 0x5000);
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  
  assert(success && response.success);
  assert(response.translatedAddr == 0x15000); // 0x5000 + 0x10000 (only first-stage)
  assert(response.cxlIo == true); // T2GPA mode sets CXL.io = 1
  
  std::cout << "✓ T2GPA translation successful" << '\n';
  std::cout << "  Input IOVA: 0x" << std::hex << req.iova << '\n';
  std::cout << "  Output GPA: 0x" << response.translatedAddr << '\n';
  std::cout << "  CXL.io bit: " << response.cxlIo << std::dec << '\n';
}

void testAtsErrorHandling()
{
  std::cout << "\n=== Test 3: ATS Error Handling ===" << '\n';
  
  AtsTestHelper helper;
  
  // Test 1: ATS disabled for device
  helper.setupDeviceContext(0x125, false, false); // ATS disabled
  auto req = helper.createAtsRequest(0x125, 0x5000);
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  assert(!success && !response.success && !response.isCompleterAbort);
  assert(cause == 260); // Transaction type disallowed
  std::cout << "✓ ATS disabled error handling works (UR response)" << '\n';
  
  // Test 2: Invalid transaction type
  req = helper.createAtsRequest(0x123, 0x5000, Ttype::TransRead); // Not ATS type
  success = helper.getIommu().atsTranslate(req, response, cause);
  assert(!success && !response.success && !response.isCompleterAbort);
  assert(cause == 260); // Transaction type disallowed
  std::cout << "✓ Invalid transaction type error handling works (UR response)" << '\n';
}

void testAtsCommands()
{
  std::cout << "\n=== Test 4: ATS Commands ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupCommandQueue();
  
  // Test ATS.INVAL command
  AtsInvalCommand invalCmd;
  invalCmd.opcode = AtsOpcode::ATS;
  invalCmd.func3 = AtsFunc::INVAL;
  invalCmd.PID = 0x12345;
  invalCmd.PV = 1;
  invalCmd.DSV = 0;
  invalCmd.RID = 0x0100;
  invalCmd.DSEG = 0;
  invalCmd.G = 0;
  invalCmd.s = 0;
  invalCmd.address = 0x1000000;
  
  // Write command to queue
  uint64_t cqbAddr = 0x1000000;
  helper.getMemory().write(cqbAddr, 8, AtsCommand{invalCmd}.dw0());
  helper.getMemory().write(cqbAddr + 8, 8, AtsCommand{invalCmd}.dw1());
  
  // Update tail to trigger processing
  helper.getIommu().writeCsr(CsrNumber::Cqt, 1);
  
  // Verify command was processed
  uint64_t newHead = helper.getIommu().readCsr(CsrNumber::Cqh);
  assert(newHead == 1);
  std::cout << "✓ ATS.INVAL command processed successfully" << '\n';
  
  // Test ATS.PRGR command
  AtsPrgrCommand prgrCmd;
  prgrCmd.opcode = AtsOpcode::ATS;
  prgrCmd.func3 = AtsFunc::PRGR;
  prgrCmd.PID = 0x54321;
  prgrCmd.PV = 1;
  prgrCmd.DSV = 0;
  prgrCmd.RID = 0x0200;
  prgrCmd.DSEG = 0;
  prgrCmd.prgi = 0x123;
  prgrCmd.responsecode = 0;
  
  // Write command to queue (second slot)
  AtsCommand cmd(prgrCmd);  // Copy into union to access command as 2 double words.
  helper.getMemory().write(cqbAddr + 16, 8, cmd.dw0());
  helper.getMemory().write(cqbAddr + 24, 8, cmd.dw1());
  
  // Update tail to trigger processing
  helper.getIommu().writeCsr(CsrNumber::Cqt, 2);
  
  // Verify command was processed
  newHead = helper.getIommu().readCsr(CsrNumber::Cqh);
  assert(newHead == 2);
  std::cout << "✓ ATS.PRGR command processed successfully" << '\n';
}

void testCommandDetection()
{
  std::cout << "\n=== Test 5: Command Detection ===" << '\n';
  
  AtsTestHelper helper;
  
  // Test ATS.INVAL detection
  AtsInvalCommand invalCmd;
  invalCmd.opcode = AtsOpcode::ATS;
  invalCmd.func3 = AtsFunc::INVAL;
  
  assert(helper.getIommu().isAtsCommand(invalCmd));
  assert(helper.getIommu().isAtsInvalCommand(invalCmd));
  assert(!helper.getIommu().isAtsPrgrCommand(invalCmd));
  
  // Test ATS.PRGR detection
  AtsPrgrCommand prgrCmd;
  prgrCmd.opcode = AtsOpcode::ATS;
  prgrCmd.func3 = AtsFunc::PRGR;
  
  assert(helper.getIommu().isAtsCommand(prgrCmd));
  assert(!helper.getIommu().isAtsInvalCommand(prgrCmd));
  assert(helper.getIommu().isAtsPrgrCommand(prgrCmd));
  
  std::cout << "✓ Command detection functions work correctly" << '\n';
}

void testAtsPermissionHandling()
{
  std::cout << "\n=== Test 7: ATS Permission Handling ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupDeviceContext(0x130, true, false); // ATS enabled, T2GPA disabled
  
  // Test read permission
  auto readReq = helper.createAtsRequest(0x130, 0x6000, Ttype::PcieAts);
  readReq.type = Ttype::PcieAts; // Ensure it's ATS type
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(readReq, response, cause);
  assert(success && response.success);
  assert(response.readPerm == false);  // Should not have read permission
  assert(response.writePerm == false); // No write requested
  assert(response.execPerm == false);  // No exec requested
  
  std::cout << "✓ Read permission handling works correctly" << '\n';
  
  // Test write permission (simulated by setting request as write)
  auto writeReq = helper.createAtsRequest(0x130, 0x7000, Ttype::PcieAts);
  // Note: In real implementation, we'd need to modify the request to indicate write
  success = helper.getIommu().atsTranslate(writeReq, response, cause);
  assert(success && response.success);
  
  std::cout << "✓ Write permission handling works correctly" << '\n';
}

void testAtsWithProcessContext()
{
  std::cout << "\n=== Test 8: ATS with Process Context ===" << '\n';
  
  AtsTestHelper helper;
  
  // Setup device context with PDTV=1 (process directory table mode)
  uint32_t devId = 0x140;
  uint64_t deviceContextAddr = 0x2000;
  uint64_t actualDcAddr = deviceContextAddr + (devId & 0x7F) * 32UL;

  TransControl tc(0);
  tc.bits_.v_ = 1;
  tc.bits_.ats_ = 1;
  tc.bits_.t2gpa_ = 0;
  tc.bits_.pdtv_ = 1; // Enable process directory table
  tc.bits_.dpe_ = 1;  // Enable default process

  // Set up PDT pointer
  uint64_t pdtAddr = 0x5000;
  
  BaseDeviceContext bdc;
  bdc.tc_ = tc.value_;
  bdc.iohgatp_ = 0;
  bdc.ta_ = 0;
  bdc.fsc_ = pdtAddr; // PDT pointer

  // Write device context to memory
  const uint64_t* dcData = reinterpret_cast<const uint64_t*>(&bdc);
  for (size_t i = 0; i < sizeof(BaseDeviceContext) / 8; i++) {
    helper.getMemory().write(actualDcAddr + i * 8, 8, dcData[i]);
  }

  // Set up DDT entries
  uint64_t ddi1 = (devId >> 7) & 0x1FF;
  uint64_t level1Addr = 0x1000 + ddi1 * 8;
  uint64_t level1Entry = (0x2000 >> 2) | 1;
  helper.getMemory().write(level1Addr, 8, level1Entry);

  // Set up a simple process context at PDT
  // Create TA (translation attributes) with V=1
  ProcTransAttrib ta(0);
  ta.bits_.v_ = 1;
  ta.bits_.ens_ = 0;
  ta.bits_.sum_ = 0;
  ta.bits_.pscid_ = 0;
  
  // Create FSC (first stage context) with Sv39 mode
  Fsc fsc(0);
  fsc.bits_.mode_ = static_cast<uint32_t>(IosatpMode::Sv39);
  fsc.bits_.ppn_ = 0x6000 >> 12;
  
  ProcessContext pc(ta.value_, fsc.value_);
  
  // Write process context to PDT (for process ID 0)
  helper.getMemory().write(pdtAddr, 8, pc.ta());
  helper.getMemory().write(pdtAddr + 8, 8, pc.fsc());

  // Test ATS translation with process context
  auto req = helper.createAtsRequest(devId, 0x8000);
  req.hasProcId = true;
  req.procId = 0; // Use process 0
  
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  assert(success && response.success);
  
  std::cout << "✓ ATS with process context works correctly" << '\n';
  std::cout << "  Translated address: 0x" << std::hex << response.translatedAddr << std::dec << '\n';
}

void testAtsFaultScenarios()
{
  std::cout << "\n=== Test 9: ATS Fault Scenarios ===" << '\n';
  
  AtsTestHelper helper;
  
  // Test 1: IOMMU in Off mode
  helper.getIommu().writeCsr(CsrNumber::Ddtp, 0); // Set to Off mode
  
  helper.setupDeviceContext(0x150, true, false);
  auto req = helper.createAtsRequest(0x150, 0x9000);
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  assert(!success && !response.success && !response.isCompleterAbort);
  assert(cause == 256); // All inbound transactions disallowed
  std::cout << "✓ IOMMU Off mode correctly returns UR" << '\n';
  
  // Restore IOMMU to working mode
  Ddtp ddtp(0);
  ddtp.bits_.mode_ = Ddtp::Mode::Level2;
  ddtp.bits_.ppn_ = 0x1000 >> 12;
  helper.getIommu().writeCsr(CsrNumber::Ddtp, ddtp.value_);
  
  // Test 2: Invalid device ID (no DDT entry)
  auto invalidReq = helper.createAtsRequest(0x999, 0xA000); // Device not set up
  success = helper.getIommu().atsTranslate(invalidReq, response, cause);
  assert(!success && !response.success);
  // Should get DDT-related error
  std::cout << "✓ Invalid device ID correctly handled" << '\n';
  
  // Test 3: ATS capability disabled in IOMMU
  // Create IOMMU without ATS capability
  uint64_t capabilities = 0;
  Capabilities caps(capabilities);
  caps.bits_.ats_ = 0;      // Disable ATS
  caps.bits_.sv39_ = 1;
  
  auto noAtsIommu = std::make_unique<Iommu>(0x2000, 0x1000, caps.value_);
  noAtsIommu->setMemReadCb([&helper](uint64_t addr, unsigned size, uint64_t& data) {
    return helper.getMemory().read(addr, size, data);
  });
  
  success = noAtsIommu->atsTranslate(req, response, cause);
  assert(!success && !response.success && !response.isCompleterAbort);
  assert(cause == 256); // All inbound transactions disallowed
  std::cout << "✓ ATS capability disabled correctly returns UR" << '\n';
}

void testAtsCommandVariations()
{
  std::cout << "\n=== Test 10: ATS Command Variations ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupCommandQueue();
  
  uint64_t cqbAddr = 0x1000000;
  
  // Test ATS.INVAL with different parameters
  AtsInvalCommand invalCmd1;
  invalCmd1.opcode = AtsOpcode::ATS;
  invalCmd1.func3 = AtsFunc::INVAL;
  invalCmd1.PID = 0x54321;
  invalCmd1.PV = 1;
  invalCmd1.DSV = 1; // Destination segment valid
  invalCmd1.RID = 0x0200;
  invalCmd1.DSEG = 0x10; // Non-zero destination segment
  invalCmd1.G = 1; // Global invalidation
  invalCmd1.s = 0;
  invalCmd1.address = 0x2000000;
  
  // Write command to queue
  AtsCommand cmd{invalCmd1};  // Reinterpret as a generic command.
  helper.getMemory().write(cqbAddr, 8, cmd.data.dw0);
  helper.getMemory().write(cqbAddr + 8, 8, cmd.data.dw1);
  
  // Update tail to trigger processing
  helper.getIommu().writeCsr(CsrNumber::Cqt, 1);
  
  // Verify command was processed
  uint64_t newHead = helper.getIommu().readCsr(CsrNumber::Cqh);
  assert(newHead == 1);
  std::cout << "✓ ATS.INVAL with global flag processed successfully" << '\n';
  
  // Test ATS.PRGR with different response codes
  AtsPrgrCommand prgrCmd1;
  prgrCmd1.opcode = AtsOpcode::ATS;
  prgrCmd1.func3 = AtsFunc::PRGR;
  prgrCmd1.PID = 0x11111;
  prgrCmd1.PV = 1;
  prgrCmd1.DSV = 0;
  prgrCmd1.RID = 0x0300;
  prgrCmd1.DSEG = 0;
  prgrCmd1.prgi = 0x123;
  prgrCmd1.responsecode = 1; // Response Failure
  
  // Write command to queue (second slot)
  cmd = AtsCommand{prgrCmd1};  // Reinterpret as a generic command.
  helper.getMemory().write(cqbAddr + 16, 8, cmd.data.dw0);
  helper.getMemory().write(cqbAddr + 24, 8, cmd.data.dw1);

  // Update tail to trigger processing
  helper.getIommu().writeCsr(CsrNumber::Cqt, 2);
  
  // Verify command was processed
  newHead = helper.getIommu().readCsr(CsrNumber::Cqh);
  assert(newHead == 2);
  std::cout << "✓ ATS.PRGR with Response Failure code processed successfully" << '\n';
  
  // Test multiple commands in sequence
  for (int i = 0; i < 3; i++) {
    AtsInvalCommand seqCmd;
    seqCmd.opcode = AtsOpcode::ATS;
    seqCmd.func3 = AtsFunc::INVAL;
    seqCmd.PID = 0x10000 + i;
    seqCmd.PV = 1;
    seqCmd.DSV = 0;
    seqCmd.RID = 0x0400 + i;
    seqCmd.DSEG = 0;
    seqCmd.G = 0;
    seqCmd.s = 0;
    seqCmd.address = 0x3000000 + (i * 0x1000);
    
    uint64_t cmdOffset = (2 + i) * 16UL; // Each command is 16 bytes
    cmd = AtsCommand{seqCmd};
    helper.getMemory().write(cqbAddr + cmdOffset, 8, cmd.data.dw0);
    helper.getMemory().write(cqbAddr + cmdOffset + 8, 8, cmd.data.dw1);
  }
  
  // Update tail to process all commands
  helper.getIommu().writeCsr(CsrNumber::Cqt, 5);
  
  // Verify all commands were processed
  newHead = helper.getIommu().readCsr(CsrNumber::Cqh);
  assert(newHead == 5);
  std::cout << "✓ Sequential ATS commands processed successfully" << '\n';
}

void testAtsResponseFields()
{
  std::cout << "\n=== Test 12: ATS Response Field Validation ===" << '\n';
  
  AtsTestHelper helper;
  helper.setupDeviceContext(0x170, true, false);
  
  auto req = helper.createAtsRequest(0x170, 0xC000);
  Iommu::AtsResponse response;
  unsigned cause = 0;
  
  bool success = helper.getIommu().atsTranslate(req, response, cause);
  assert(success && response.success);
  
  // Validate response fields according to specification
  assert(response.noSnoop == false);    // N field always 0 per spec
  assert(response.ama == 0);            // Default 000b
  assert(response.untranslatedOnly == false); // Not MRIF mode
  
  // Test with T2GPA mode
  helper.setupDeviceContext(0x171, true, true); // T2GPA enabled
  auto t2gpaReq = helper.createAtsRequest(0x171, 0xD000);
  
  success = helper.getIommu().atsTranslate(t2gpaReq, response, cause);
  assert(success && response.success);
  assert(response.cxlIo == true); // T2GPA mode sets CXL.io = 1
  
  std::cout << "✓ ATS response fields validated correctly" << '\n';
  std::cout << "  NoSnoop: " << response.noSnoop << '\n';
  std::cout << "  AMA: " << response.ama << '\n';
  std::cout << "  CXL.io (T2GPA): " << response.cxlIo << '\n';
}

int main()
{
  std::cout << "Running ATS Tests..." << '\n';
  std::cout << "=============================" << '\n';
  
  try {
    testBasicAtsTranslation();
    testT2gpaTranslation();
    testAtsErrorHandling();
    testAtsCommands();
    testCommandDetection();
    testAtsPermissionHandling();
    testAtsWithProcessContext();
    testAtsFaultScenarios();
    testAtsCommandVariations();
    testAtsResponseFields();
    
    std::cout << "\n=============================" << '\n';
    std::cout << "All ATS tests passed successfully!" << '\n';
    std::cout << "=============================" << '\n';
    
  } catch (const std::exception& e) {
    std::cerr << "Test failed with exception: " << e.what() << '\n';
    return 1;
  } catch (...) {
    std::cerr << "Test failed with unknown exception" << '\n';
    return 1;
  }
  
  return 0;
} 
