





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Registers</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-177619.html">
    <link rel="next" href="x86-179453.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-177619.html">Previous</a></li>


          

<li><a href="x86-175915.html">Up</a></li>


          

<li><a href="x86-179453.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">Instruction pointer</span></span><br /><span class="line"></span><br /><span class="line">    The Extended Instruction Pointer (EIP) is a 32-bit register. EIP</span><br /><span class="line">    contains the offset address of the next sequential instruction to</span><br /><span class="line">    be executed. This offset is relative to the start (or base</span><br /><span class="line">    address) of the current code segment. The EIP is not directly</span><br /><span class="line">    visible to programmers but is controlled explicitly by control-</span><br /><span class="line">    transfer instructions, interrupts, and exceptions.</span><br /><span class="line"></span><br /><span class="line">    The low-order 16 bits of EIP are named IP and can be used by the</span><br /><span class="line">    processor as a unit when executing 8086/80186/80286 code.</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

