// Seed: 4023773283
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign {1'b0, id_3} = 1'b0;
  logic id_3;
  assign id_3 = 1 || id_2 || id_3;
endmodule
