$date
	Thu Dec  5 12:39:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_char_display $end
$var wire 24 ! vga_data [23:0] $end
$var reg 8 " ascii [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 10 % x [9:0] $end
$var reg 10 & y [9:0] $end
$scope module uut $end
$var wire 8 ' ascii [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 10 ( x [9:0] $end
$var wire 10 ) y [9:0] $end
$var reg 24 * vga_data [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1$
#25000
1#
#30000
0#
b1000001 "
b1000001 '
#35000
1#
#40000
0#
#45000
1#
#50000
b111111111111111111111111 !
b111111111111111111111111 *
0#
b1 %
b1 (
#55000
1#
#60000
0#
b10 %
b10 (
#65000
1#
#70000
0#
b11 %
b11 (
#75000
1#
#80000
b0 !
b0 *
0#
b100 %
b100 (
#85000
1#
#90000
0#
b101 %
b101 (
#95000
1#
#100000
0#
b110 %
b110 (
#105000
1#
#110000
0#
#115000
1#
#120000
0#
b1000010 "
b1000010 '
#125000
1#
#130000
0#
b0 %
b0 (
#135000
1#
#140000
b111111111111111111111111 !
b111111111111111111111111 *
0#
b1 %
b1 (
#145000
1#
#150000
0#
b10 %
b10 (
#155000
1#
#160000
0#
#165000
1#
#170000
0#
b1000011 "
b1000011 '
#175000
1#
#180000
0#
b0 %
b0 (
#185000
1#
#190000
0#
b1 %
b1 (
#195000
1#
#200000
0#
#205000
1#
#210000
0#
b1000100 "
b1000100 '
#215000
1#
#220000
b0 !
b0 *
0#
b0 %
b0 (
#225000
1#
#230000
b111111111111111111111111 !
b111111111111111111111111 *
0#
b1 %
b1 (
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
#285000
1#
#290000
0#
#295000
1#
#300000
0#
#305000
1#
#310000
0#
#315000
1#
#320000
0#
#325000
1#
#330000
0#
