{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743091422891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743091422891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 11:03:42 2025 " "Processing started: Thu Mar 27 11:03:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743091422891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743091422891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registros -c registros " "Command: quartus_map --read_settings_files=on --write_settings_files=off registros -c registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743091422891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1743091423134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/componentes/deco7seg/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/componentes/deco7seg/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-arch_deco7seg " "Found design unit 1: deco7seg-arch_deco7seg" {  } { { "../../componentes/deco7seg/deco7seg.vhd" "" { Text "C:/altera/13.1/componentes/deco7seg/deco7seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "../../componentes/deco7seg/deco7seg.vhd" "" { Text "C:/altera/13.1/componentes/deco7seg/deco7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/detectorsenal/detectorsenal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/detectorsenal/detectorsenal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectorSenal-arch_detectorSenal " "Found design unit 1: detectorSenal-arch_detectorSenal" {  } { { "../../detectorSenal/detectorSenal.vhd" "" { Text "C:/altera/13.1/detectorSenal/detectorSenal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectorSenal " "Found entity 1: detectorSenal" {  } { { "../../detectorSenal/detectorSenal.vhd" "" { Text "C:/altera/13.1/detectorSenal/detectorSenal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/vhdl/codificador/codificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/vhdl/codificador/codificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-arch_codificador " "Found design unit 1: codificador-arch_codificador" {  } { { "../codificador/codificador.vhd" "" { Text "C:/altera/13.1/VHDL/codificador/codificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "../codificador/codificador.vhd" "" { Text "C:/altera/13.1/VHDL/codificador/codificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registros-arch_registros " "Found design unit 1: registros-arch_registros" {  } { { "registros.vhd" "" { Text "C:/altera/13.1/VHDL/registros/registros.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""} { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.vhd" "" { Text "C:/altera/13.1/VHDL/registros/registros.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743091423425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registros " "Elaborating entity \"registros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743091423455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinUso registros.vhd(26) " "Verilog HDL or VHDL warning at registros.vhd(26): object \"sinUso\" assigned a value but never read" {  } { { "registros.vhd" "" { Text "C:/altera/13.1/VHDL/registros/registros.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743091423455 "|registros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador codificador:U1 " "Elaborating entity \"codificador\" for hierarchy \"codificador:U1\"" {  } { { "registros.vhd" "U1" { Text "C:/altera/13.1/VHDL/registros/registros.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743091423465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectorSenal detectorSenal:U2 " "Elaborating entity \"detectorSenal\" for hierarchy \"detectorSenal:U2\"" {  } { { "registros.vhd" "U2" { Text "C:/altera/13.1/VHDL/registros/registros.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743091423465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743091423877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743091424038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743091424038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743091424068 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743091424068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743091424068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743091424068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743091424139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 11:03:44 2025 " "Processing ended: Thu Mar 27 11:03:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743091424139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743091424139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743091424139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743091424139 ""}
