
always @(posedge clk)begin
	if(rst_8)
		state_8 <= 0;
	else
		case (state_8)
			INIT_8: 								state_8 <= IDLE_8;
/*idle state*/
/*read state*/
/*write state*/
		endcase
end

/*read block for fifo_8*/

always @(posedge clk)begin
	if(rst_8)begin
/*user defined init*/
	end
	else if (state_8 >= RCV_DATA_8_0)begin
/*user defined rcv*/
	end
end

/*user assign*/