#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include "utils/base_log.h"
#include "wired.def.h"
#include "exec_instr.h"

#define SANITYZE_MEM 1
#define SANITIZE_MATH 1
#define TH_SWITCH 1


//#undef INFO
//#define INFO(...) 

typedef struct {
  uint64_t regiters[REGISTERS_NB];
  char* stack;
  char active;
} vm_th_t;

typedef struct {
  vm_th_t* ths;
  uint64_t nb_ths;
  uint64_t allocated_ths;
  uint64_t current;
} ths_t;

typedef struct {
  char* stack_base;
  uint64_t sp;
  uint64_t spl;
} ctx_t;

ths_t* init_ths() {
  ths_t* ths = (ths_t*)malloc(sizeof(ths_t));
  if (ths == NULL)
    ERROR("can't allocate memory for thes table")
  
  ths->ths = NULL;
  ths->nb_ths = 0;
  ths->allocated_ths = 0;
  ths->current = 0;
  return ths;
} 

void add_ctx(ths_t* threads, uint64_t stack_size, uint64_t pc, uint64_t sp, uint64_t spl) {
  
  threads->nb_ths++;
  if(threads->nb_ths > threads->allocated_ths) {
    if (threads->allocated_ths == 0)
      threads->allocated_ths = 1;

    threads->ths = (vm_th_t*)realloc(threads->ths, sizeof(vm_th_t)*threads->allocated_ths*2);
    threads->allocated_ths *= 2;
    if (threads->ths == NULL)
      ERROR("Can't allocate threads")
  } 

  threads->ths[threads->nb_ths-1].active = 1;
  char* out = memset(threads->ths[threads->nb_ths-1].regiters, 0, sizeof(uint64_t)*REGISTERS_NB);
  if (out== NULL)
    ERROR("Can't set registers")

  threads->ths[threads->nb_ths-1].regiters[PC] = pc;
  threads->ths[threads->nb_ths-1].regiters[SP] = sp;
  threads->ths[threads->nb_ths-1].regiters[SPL] = spl;

  threads->ths[threads->nb_ths-1].stack = (char*)malloc(stack_size);
  if (threads->ths[threads->nb_ths-1].stack == NULL)
    ERROR("Can't allocate stack")

}

void switch_ctx(ths_t* threads, uint64_t th_id, registry_t* hr, char* stack_base, size_t stack_size) {
  // store
  vm_th_t* c_thread = &threads->ths[threads->current];
  if (memcpy(c_thread->regiters, hr, REGISTERS_NB) == NULL)
    ERROR("Can't copy registers")
  if (memcpy(c_thread->stack, stack_base, stack_size) == NULL)
    ERROR("Can't copy vram")
  

  // load
  c_thread = &threads->ths[th_id];
  if (memcpy(hr, c_thread->regiters, REGISTERS_NB) == NULL)
    ERROR("Can't copy registers")
  if (memcpy(stack_base, c_thread->stack, stack_size) == NULL)
    ERROR("Can't copy vram")
  
  threads->current = th_id;
}

char *readAllFile(char *path, size_t *file_size_out) {
  // open file
  FILE *fp = fopen(path, "rb");
  CHECK_ALLOCATE(fp, "Can't read the file %s", path);

  // get file size
  fseek(fp, 0, SEEK_END);
  size_t size = ftell(fp);
  fseek(fp, 0, SEEK_SET);
  *file_size_out = size;

  // read data
  char *buffer = (char *)malloc(sizeof(char) * (size + 1));
  CHECK_ALLOCATE(buffer, "Unable to allocate a buffer of %llu chars", size)

  size_t got;
  CHECK_READ_WRITE(size, got = fread(buffer, sizeof(char), size, fp),
                   "unable to read the file %s (expected %llu != got %llu)", path,
                   size, got);
  buffer[got] = '\0';

  // close file
  fclose(fp);

  return buffer;
}

int main(int argc, char *argv[]) {

  // check args
  if (argc <= 1)
    ERROR("No file pass as arg")

  // read file
  size_t file_size;
  char *rawText = readAllFile(argv[1], &file_size);
  char *current = rawText;
  INFO("LOAD: '%s' %llu bits", argv[1], file_size)

  // extract and sanitize header metadata
  if (file_size < sizeof(wired_vm_header_t))
    ERROR("the file is to short to contain a header")

  wired_vm_header_t header = *(wired_vm_header_t *)current;
  current += sizeof(header);
  size_t pgm_size = file_size - (current - rawText);

  if (strcmp("WIRE", (const char *)header.identificator) != 0)
    ERROR("Invalid indentificator")

  if (header.ram_size < pgm_size + header.stack_size)
    ERROR("Not enough ram allocated")

  if (header.entry_point > pgm_size)
    ERROR("Entry point out of executable zone");

  // setup ram
  INFO("init ram of %llu bits and load program", header.ram_size);
  char *vm_ram = (char *)malloc(header.ram_size * sizeof(char));
  if (vm_ram == NULL)
    ERROR("Can't allocate ram memory")

  if (memcpy(vm_ram, current, pgm_size * sizeof(char)) == NULL)
    ERROR("Can't copy program on ram")

  // setup registers
  INFO("setup registers")
  uint64_t registers[REGISTERS_NB] = {0};
  registers[SPL] = header.ram_size - 1;
  registers[SP] = header.ram_size - 1 - header.stack_size;
  registers[PC] = header.entry_point;

  // setup ctx
  INFO("setup context")
  ctx_t ctx;
  ctx.stack_base = &vm_ram[registers[SP]];
  ctx.sp  = registers[SP];
  ctx.spl = registers[SPL];

  // setup threads
  INFO("setup threads")
  ths_t* threads = init_ths();
  add_ctx(threads, header.stack_size, registers[PC], ctx.sp, ctx.spl);

  // run
  INFO("Launch programm")
  const exec_t* exec_lst = init_exec_list();

  while (1) {
    // fetch
    INFO("IC: 0x%llu fetch at pc: 0x%llx", registers[IC], registers[PC])
    char *pc = vm_ram + registers[PC];
    op_meta_t op_meta = *(op_meta_t *)pc;
    vm_op_t op = {0};
    char pc_set = 0;

    switch (op_meta.op_size) {
    case (inst_128): {
      INFO("op_size: 128 bits")
      op.meta = op_meta;
      op.args[0] = *(uint64_t *)(pc + sizeof(op_meta));
      break;
    }

    case (inst_192): {
      INFO("op_size: 192 bits")
      op.meta = op_meta;
      op.args[0] = *(uint64_t *)(pc + sizeof(op_meta));
      op.args[1] = *(uint64_t *)(pc + sizeof(op_meta) + sizeof(uint64_t));
      break;
    }

    case (inst_256): {
      INFO("op_size: 256 bits")
      op.meta = op_meta;
      op.args[0] = *(uint64_t *)(pc + sizeof(op_meta));
      op.args[1] = *(uint64_t *)(pc + sizeof(op_meta) + sizeof(uint64_t));
      op.args[2] = *(uint64_t *)(pc + sizeof(op_meta) + 2 * sizeof(uint64_t));
      break;
    }

    default:
      ERROR("Invalide op size '%ul'", op.meta.op_size)
    }

    // decode && execute
    switch (op.meta.op_code) {
    case (SCALL_INST): {
      pc_set = exec_lst[SCALL_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
      break;
    }

    // LOAD
    case (LOAD_INST): {
        pc_set = exec_lst[LOAD_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    case (LOADI_INST): {
        pc_set = exec_lst[LOADI_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    case (LOADA_INST): {
        pc_set = exec_lst[LOADA_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    // SAVE
    case (SAVE_INST): {
        pc_set = exec_lst[SAVE_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    case (SAVEI_INST): {
        pc_set = exec_lst[SAVEI_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }
    
    case (SAVEA_INST): {
        pc_set = exec_lst[SAVEA_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    case (SAVEAI_INST): {
        pc_set = exec_lst[SAVEAI_INST].run(&op, vm_ram, registers, &header, SANITYZE_MEM, SANITIZE_MATH);
        break;
    }

    // math
    case (ADD_INST) : {
      INFO("ADD")
      registers[op.args[0]] = registers[op.args[1]] + registers[op.args[2]];
      break;
    }

    case (ADDI_INST) : {
      INFO("ADDI")
      registers[op.args[0]] = registers[op.args[1]] + op.args[2];
      break;
    }

    case (MIN_INST) : {
      INFO("MIN")
      registers[op.args[0]] = registers[op.args[1]] - registers[op.args[2]];
      break;
    }

    case (MINI_INST) : {
      INFO("MINI")
      registers[op.args[0]] = registers[op.args[1]] - op.args[2];
      break;
    }

    case (MULT_INST) : {
      INFO("MULT")
      registers[op.args[0]] = registers[op.args[1]] * registers[op.args[2]];
      break;
    }

    case (MULTI_INST) : {
      INFO("MULTI")
      registers[op.args[0]] = registers[op.args[1]] * op.args[2];
      break;
    }

    case (DIV_INST) : {
      INFO("DIV")
#if (SANITIZE_MATH == 1)
        if (registers[op.args[2]] == 0)
          ERROR("Divide by 0")
#endif 
      registers[op.args[0]] = registers[op.args[1]] / registers[op.args[2]];
      break;
    }

    case (DIVI_INST) : {
      INFO("DIVI")
#if (SANITIZE_MATH == 1)
        if (op.args[2] == 0)
          ERROR("Divide by 0")
#endif 
      registers[op.args[0]] = registers[op.args[1]] / op.args[2];
      break;
    }

    // logic
    case (AND_INST) : {
      INFO("AND")
      registers[op.args[0]] = registers[op.args[1]] & registers[op.args[2]];
      break;
    }

    case (ANDI_INST) : {
      INFO("ANDI")
      registers[op.args[0]] = registers[op.args[1]] & op.args[2];
      break;
    }

    case (OR_INST) : {
      INFO("OR")
      registers[op.args[0]] = registers[op.args[1]] | registers[op.args[2]];
      break;
    }

    case (ORI_INST) : {
      INFO("ORI")
      registers[op.args[0]] = registers[op.args[1]] | op.args[2];
      break;
    }

    case (XOR_INST) : {
      INFO("XOR")
      registers[op.args[0]] = registers[op.args[1]] ^ registers[op.args[2]];
      break;
    }

    case (XORI_INST) : {
      INFO("XORI")
      registers[op.args[0]] = registers[op.args[1]] ^ op.args[2];
      break;
    }

    case (NOT_INST) : {
      INFO("NOT")
      registers[op.args[0]] = ~registers[op.args[1]];
      break;
    }

    case (NOTI_INST) : {
      INFO("NOTI")
      registers[op.args[0]] = ~op.args[1];
      break;
    }

    // comp
    case (EQ_INST) : {
      INFO("EQ")
      registers[EQ] = (registers[op.args[0]] == registers[op.args[1]]);
      break;
    }

    case (EQI_INST) : {
      INFO("EQI")
      registers[EQ] = (registers[op.args[0]] == op.args[1]);
      break;
    }

    case (NEQ_INST) : {
      INFO("NEQ")
      registers[EQ] = (registers[op.args[0]] != registers[op.args[1]]);
      break;
    }

    case (NEQI_INST) : {
      INFO("NEQI")
      registers[EQ] = (registers[op.args[0]] != op.args[1]);
      break;
    }

    case (GT_INST) : {
      INFO("GT")
      registers[EQ] = (registers[op.args[0]] > registers[op.args[1]]);
      break;
    }

    case (GTI_INST) : {
      INFO("GTI")
      registers[EQ] = (registers[op.args[0]] > op.args[1]);
      break;
    }

    case (GTE_INST) : {
      INFO("GTE")
      registers[EQ] = (registers[op.args[0]] >= registers[op.args[1]]);
      break;
    }

    case (GTEI_INST) : {
      INFO("GTEI")
      registers[EQ] = (registers[op.args[0]] >= op.args[1]);
      break;
    }

    case (LT_INST) : {
      INFO("LT")
      registers[EQ] = (registers[op.args[0]] < registers[op.args[1]]);
      break;
    }

    case (LTI_INST) : {
      INFO("LTI")
      registers[EQ] = (registers[op.args[0]] < op.args[1]);
      break;
    }

    case (LTE_INST) : {
      INFO("LTE")
      registers[EQ] = (registers[op.args[0]] <= registers[op.args[1]]);
      break;
    }

    case (LTEI_INST) : {
      INFO("LTEI")
      registers[EQ] = (registers[op.args[0]] <= op.args[1]);
      break;
    }

    // jumps
    case (JRE_INST) : {
      INFO("JRE")
      uint64_t addr = registers[PC] + registers[op.args[0]];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JREI_INST) : {
      INFO("JRE")
      uint64_t addr = registers[PC] + op.args[0];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JEQ_INST) : {
      INFO("JEQ")
      if (!registers[EQ]) {
        break;
      }

      uint64_t addr = registers[op.args[0]];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JEQI_INST) : {
      INFO("JEQI")
      if (!registers[EQ]) {
        break;
      }

      uint64_t addr = op.args[0];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JNE_INST) : {
      INFO("JNE")
      if (registers[EQ]) {
        break;
      }

      uint64_t addr = registers[op.args[0]];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JNEI_INST) : {
      INFO("JNEI")
      if (registers[EQ]) {
        break;
      }
      
      uint64_t addr = op.args[0];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JMP_INST) : {
      INFO("JMP")

      uint64_t addr = registers[op.args[0]];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JMPI_INST) : {
      INFO("JUMPI")      
      uint64_t addr = op.args[0];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 

      registers[PC] = addr;
      pc_set = 1;
      break;
    }

    case (JMP_TH_INST) : {
      INFO("JMP_TH")

      uint64_t addr = registers[op.args[0]];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 
      add_ctx(threads, header.stack_size, registers[op.args[0]], ctx.sp, ctx.spl);
      break;
    }

    case (JMP_THI_INST) : {
      INFO("JUMPI")      
      uint64_t addr = op.args[0];
#if (SANITYZE_MEM == 1)
        if (addr < 0 || addr > header.ram_size-1)
          ERROR("Out of range adress 0x%04llx", addr)
#endif 
      add_ctx(threads, header.stack_size, op.args[0], ctx.sp, ctx.spl);
      break;
    }

    default:
      ERROR("Unknow op code 0x%04x", op.meta.op_code)
    }

    // clock
    registers[IC]++;
    if (!pc_set) {
      switch (op_meta.op_size) {
      case (inst_128): {
        registers[PC] += 2 * sizeof(uint64_t);
        break;
      }

      case (inst_192): {
        registers[PC] += 3 * sizeof(uint64_t);
        break;
      }

      case (inst_256): {
        registers[PC] += 4 * sizeof(uint64_t);
        break;
      }

      default:
        ERROR("Invalide op size '%u'", op.meta.op_size)
      }
    }

    // multi thread
    if (registers[IC]%TH_SWITCH == 0) {
      // find next
      uint64_t old = threads->current;
      uint64_t current = old;

      do {
        current++;
        if (current > threads->nb_ths-1)
          current = 0;
      } while(!threads->ths[current].active);
      
      switch_ctx(threads, current, (registry_t*)registers, ctx.stack_base, header.stack_size);
      INFO("Switch ctx: [%llu] => [%llu]", old, current)

    }
    
  }

  // clear
  free(vm_ram);
  free(rawText);
  INFO("END")
  return 0;
}
