# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FIFO_FOR_AXIS.ip_user_files/ipstatic/hdl" \
"../../../../FIFO_FOR_AXIS.srcs/sources_1/ip/axis_switch_0/sim/axis_switch_0.v" \
"../../../../FIFO_FOR_AXIS.srcs/sim_1/new/sim_switch.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
