{"vcs1":{"timestamp_begin":1745162262.458039642, "rt":9.04, "ut":9.04, "st":0.52}}
{"vcselab":{"timestamp_begin":1745162271.578086660, "rt":0.31, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745162271.944375964, "rt":0.34, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745162261.844548792}
{"VCS_COMP_START_TIME": 1745162261.844548792}
{"VCS_COMP_END_TIME": 1745162272.427393706}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475900}}
{"vcselab": {"peak_mem": 166732}}
