obj_dir/VCortex_M0_Soc.cpp obj_dir/VCortex_M0_Soc.h obj_dir/VCortex_M0_Soc.mk obj_dir/VCortex_M0_Soc__Syms.cpp obj_dir/VCortex_M0_Soc__Syms.h obj_dir/VCortex_M0_Soc__Trace.cpp obj_dir/VCortex_M0_Soc__Trace__Slow.cpp obj_dir/VCortex_M0_Soc__ver.d obj_dir/VCortex_M0_Soc_classes.mk  : /usr/bin/verilator_bin ../RTL/../RTL/Cortex_M0_Soc.v ../RTL/AHBlite_Block_RAM.v ../RTL/AHBlite_Camera.v ../RTL/AHBlite_Decoder.v ../RTL/AHBlite_Interconnect.v ../RTL/AHBlite_LCD.v ../RTL/AHBlite_SlaveMUX.v ../RTL/AHBlite_UART.v ../RTL/Block_DualPort_RAM.v ../RTL/Block_RAM.v ../RTL/Camera.v ../RTL/FIFO.v ../RTL/Keyboard.v ../RTL/UART_RX.v ../RTL/UART_TX.v ../RTL/clkuart_pwm.v ../RTL/cortexm0ds_logic.v ./verilator.vc /usr/bin/verilator_bin 
