

================================================================
== Vitis HLS Report for 'krnl_mmult_Pipeline_writeC_writeC_inner'
================================================================
* Date:           Tue Dec  5 21:22:06 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC_writeC_inner  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3323|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|    1218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1218|   3487|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_165_32_1_1_U347  |mux_165_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln328_1_fu_612_p2      |         +|   0|  0|    71|          64|           1|
    |add_ln328_2_fu_445_p2      |         +|   0|  0|    71|          64|           1|
    |add_ln328_fu_413_p2        |         +|   0|  0|   135|         128|           1|
    |add_ln330_1_fu_583_p2      |         +|   0|  0|    71|          64|           1|
    |add_ln330_fu_577_p2        |         +|   0|  0|    71|          64|           1|
    |add_ln331_1_fu_545_p2      |         +|   0|  0|    13|          64|          64|
    |add_ln331_2_fu_561_p2      |         +|   0|  0|    13|           6|           6|
    |add_ln331_3_fu_556_p2      |         +|   0|  0|    13|           6|           6|
    |add_ln331_fu_550_p2        |         +|   0|  0|    13|          64|          64|
    |tmp_fu_384_p2              |         +|   0|  0|    69|          62|          62|
    |tmp_mid1_fu_463_p2         |         +|   0|  0|    69|          62|          62|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|     2|           1|           1|
    |icmp_ln328_fu_408_p2       |      icmp|   0|  0|    50|         128|         128|
    |icmp_ln330_fu_425_p2       |      icmp|   0|  0|    29|          64|          64|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |select_ln328_1_fu_438_p3   |    select|   0|  0|    56|           1|          64|
    |select_ln328_2_fu_618_p3   |    select|   0|  0|    56|           1|          64|
    |select_ln328_3_fu_487_p3   |    select|   0|  0|    55|           1|          62|
    |select_ln328_4_fu_515_p3   |    select|   0|  0|    56|           1|          64|
    |select_ln328_fu_430_p3     |    select|   0|  0|    56|           1|          64|
    |shl_ln331_1_fu_686_p2      |       shl|   0|  0|  2171|         512|         512|
    |shl_ln331_fu_669_p2        |       shl|   0|  0|   179|           4|          64|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  3323|        1364|        1359|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_fu_154                  |   9|          2|   64|        128|
    |indvar181_fu_158          |   9|          2|   64|        128|
    |indvar184_fu_150          |   9|          2|   64|        128|
    |indvar_flatten109_fu_162  |   9|          2|  128|        256|
    |j_fu_146                  |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         22|  390|        780|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln331_2_reg_873                |    6|   0|    6|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |empty_35_reg_868                   |    2|   0|    2|          0|
    |i_fu_154                           |   64|   0|   64|          0|
    |icmp_ln330_reg_863                 |    1|   0|    1|          0|
    |indvar181_fu_158                   |   64|   0|   64|          0|
    |indvar184_fu_150                   |   64|   0|   64|          0|
    |indvar_flatten109_fu_162           |  128|   0|  128|          0|
    |j_fu_146                           |   64|   0|   64|          0|
    |shl_ln331_1_reg_889                |  512|   0|  512|          0|
    |shl_ln331_reg_884                  |   64|   0|   64|          0|
    |trunc_ln6_reg_879                  |   58|   0|   58|          0|
    |zext_ln226_1_cast_reg_854          |   12|   0|   64|         52|
    |zext_ln226_cast_reg_848            |   24|   0|   62|         38|
    |zext_ln265_cast_reg_843            |   13|   0|   64|         51|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1218|   0| 1359|        141|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_writeC_writeC_inner|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|zext_ln202           |   in|   12|     ap_none|                               zext_ln202|        scalar|
|zext_ln226_1         |   in|   12|     ap_none|                             zext_ln226_1|        scalar|
|zext_ln226           |   in|   24|     ap_none|                               zext_ln226|        scalar|
|tmp_24               |   in|   10|     ap_none|                                   tmp_24|        scalar|
|mul_ln238            |   in|  128|     ap_none|                                mul_ln238|        scalar|
|zext_ln265           |   in|   13|     ap_none|                               zext_ln265|        scalar|
|localC_0_0_4_reload  |   in|   32|     ap_none|                      localC_0_0_4_reload|        scalar|
|localC_0_1_4_reload  |   in|   32|     ap_none|                      localC_0_1_4_reload|        scalar|
|localC_0_2_4_reload  |   in|   32|     ap_none|                      localC_0_2_4_reload|        scalar|
|localC_0_3_4_reload  |   in|   32|     ap_none|                      localC_0_3_4_reload|        scalar|
|localC_1_0_4_reload  |   in|   32|     ap_none|                      localC_1_0_4_reload|        scalar|
|localC_1_1_4_reload  |   in|   32|     ap_none|                      localC_1_1_4_reload|        scalar|
|localC_1_2_4_reload  |   in|   32|     ap_none|                      localC_1_2_4_reload|        scalar|
|localC_1_3_4_reload  |   in|   32|     ap_none|                      localC_1_3_4_reload|        scalar|
|localC_2_0_4_reload  |   in|   32|     ap_none|                      localC_2_0_4_reload|        scalar|
|localC_2_1_4_reload  |   in|   32|     ap_none|                      localC_2_1_4_reload|        scalar|
|localC_2_2_4_reload  |   in|   32|     ap_none|                      localC_2_2_4_reload|        scalar|
|localC_2_3_4_reload  |   in|   32|     ap_none|                      localC_2_3_4_reload|        scalar|
|localC_3_0_4_reload  |   in|   32|     ap_none|                      localC_3_0_4_reload|        scalar|
|localC_3_1_4_reload  |   in|   32|     ap_none|                      localC_3_1_4_reload|        scalar|
|localC_3_2_4_reload  |   in|   32|     ap_none|                      localC_3_2_4_reload|        scalar|
|localC_3_3_4_reload  |   in|   32|     ap_none|                      localC_3_3_4_reload|        scalar|
|c                    |   in|   64|     ap_none|                                        c|        scalar|
|c_cast               |   in|    6|     ap_none|                                   c_cast|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

