{"Source Block": ["zipcpu/rtl/core/idecode.v@120:140@HdlStmIf", "\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n\n\tgenerate if (OPT_CIS)\n\tbegin : SET_IWORD\n\n\t\tassign\tiword = (o_phase)\n\t\t\t\t// set second half as a NOOP ... but really\n\t\t\t\t// shouldn't matter\n\t\t\t? { r_nxt_half[15:0], i_instruction[15:0] }\n\t\t\t: i_instruction;\n\tend else begin : CLR_IWORD\n\t\tassign\tiword = { 1'b0, i_instruction[30:0] };\n\tend endgenerate\n\n\tgenerate\n\tif (OPT_EARLY_BRANCHING)\n\tbegin\n\t\tif (OPT_CIS)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[134, "\t\twire\t[15:0]\tunused_nxt_half;\n"], [134, "\t\tassign\t\tunused_nxt_half = r_nxt_half;\n"]]}}