
OMNI-BOT_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003588  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08103828  08103828  00004828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08103880  08103880  00004880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08103884  08103884  00004884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  10000000  08103888  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004974  10000014  0810389c  00005014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  10004988  0810389c  00005988  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001110f  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000028a9  00000000  00000000  00016153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000eb0  00000000  00000000  00018a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000b16  00000000  00000000  000198b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003a85e  00000000  00000000  0001a3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000fdce  00000000  00000000  00054c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00188703  00000000  00000000  000649f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ed0f5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003bdc  00000000  00000000  001ed138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005b  00000000  00000000  001f0d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000014 	.word	0x10000014
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08103810 	.word	0x08103810

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000018 	.word	0x10000018
 81002dc:	08103810 	.word	0x08103810

081002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002e0:	b480      	push	{r7}
 81002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002e4:	4b09      	ldr	r3, [pc, #36]	@ (810030c <SystemInit+0x2c>)
 81002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002ea:	4a08      	ldr	r2, [pc, #32]	@ (810030c <SystemInit+0x2c>)
 81002ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002f4:	4b05      	ldr	r3, [pc, #20]	@ (810030c <SystemInit+0x2c>)
 81002f6:	691b      	ldr	r3, [r3, #16]
 81002f8:	4a04      	ldr	r2, [pc, #16]	@ (810030c <SystemInit+0x2c>)
 81002fa:	f043 0310 	orr.w	r3, r3, #16
 81002fe:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100300:	bf00      	nop
 8100302:	46bd      	mov	sp, r7
 8100304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100308:	4770      	bx	lr
 810030a:	bf00      	nop
 810030c:	e000ed00 	.word	0xe000ed00

08100310 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100310:	b480      	push	{r7}
 8100312:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100314:	4b09      	ldr	r3, [pc, #36]	@ (810033c <ExitRun0Mode+0x2c>)
 8100316:	68db      	ldr	r3, [r3, #12]
 8100318:	4a08      	ldr	r2, [pc, #32]	@ (810033c <ExitRun0Mode+0x2c>)
 810031a:	f023 0302 	bic.w	r3, r3, #2
 810031e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100320:	bf00      	nop
 8100322:	4b06      	ldr	r3, [pc, #24]	@ (810033c <ExitRun0Mode+0x2c>)
 8100324:	685b      	ldr	r3, [r3, #4]
 8100326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810032a:	2b00      	cmp	r3, #0
 810032c:	d0f9      	beq.n	8100322 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 810032e:	bf00      	nop
 8100330:	bf00      	nop
 8100332:	46bd      	mov	sp, r7
 8100334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100338:	4770      	bx	lr
 810033a:	bf00      	nop
 810033c:	58024800 	.word	0x58024800

08100340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100340:	b580      	push	{r7, lr}
 8100342:	b082      	sub	sp, #8
 8100344:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100346:	4b20      	ldr	r3, [pc, #128]	@ (81003c8 <main+0x88>)
 8100348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810034c:	4a1e      	ldr	r2, [pc, #120]	@ (81003c8 <main+0x88>)
 810034e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8100352:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100356:	4b1c      	ldr	r3, [pc, #112]	@ (81003c8 <main+0x88>)
 8100358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810035c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100360:	607b      	str	r3, [r7, #4]
 8100362:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100364:	2001      	movs	r0, #1
 8100366:	f000 fa53 	bl	8100810 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810036a:	f000 fadd 	bl	8100928 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810036e:	2201      	movs	r2, #1
 8100370:	2102      	movs	r1, #2
 8100372:	2000      	movs	r0, #0
 8100374:	f000 fa5e 	bl	8100834 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100378:	4b14      	ldr	r3, [pc, #80]	@ (81003cc <main+0x8c>)
 810037a:	681b      	ldr	r3, [r3, #0]
 810037c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100380:	2b70      	cmp	r3, #112	@ 0x70
 8100382:	d108      	bne.n	8100396 <main+0x56>
 8100384:	4b12      	ldr	r3, [pc, #72]	@ (81003d0 <main+0x90>)
 8100386:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 810038a:	4a11      	ldr	r2, [pc, #68]	@ (81003d0 <main+0x90>)
 810038c:	f043 0301 	orr.w	r3, r3, #1
 8100390:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8100394:	e007      	b.n	81003a6 <main+0x66>
 8100396:	4b0e      	ldr	r3, [pc, #56]	@ (81003d0 <main+0x90>)
 8100398:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 810039c:	4a0c      	ldr	r2, [pc, #48]	@ (81003d0 <main+0x90>)
 810039e:	f043 0301 	orr.w	r3, r3, #1
 81003a2:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81003a6:	f000 f895 	bl	81004d4 <HAL_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 81003aa:	f000 fc79 	bl	8100ca0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 81003ae:	4a09      	ldr	r2, [pc, #36]	@ (81003d4 <main+0x94>)
 81003b0:	2100      	movs	r1, #0
 81003b2:	4809      	ldr	r0, [pc, #36]	@ (81003d8 <main+0x98>)
 81003b4:	f000 fcbe 	bl	8100d34 <osThreadNew>
 81003b8:	4603      	mov	r3, r0
 81003ba:	4a08      	ldr	r2, [pc, #32]	@ (81003dc <main+0x9c>)
 81003bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 81003be:	f000 fc93 	bl	8100ce8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81003c2:	bf00      	nop
 81003c4:	e7fd      	b.n	81003c2 <main+0x82>
 81003c6:	bf00      	nop
 81003c8:	58024400 	.word	0x58024400
 81003cc:	e000ed00 	.word	0xe000ed00
 81003d0:	58026400 	.word	0x58026400
 81003d4:	0810385c 	.word	0x0810385c
 81003d8:	081003e1 	.word	0x081003e1
 81003dc:	10000030 	.word	0x10000030

081003e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 81003e0:	b580      	push	{r7, lr}
 81003e2:	b082      	sub	sp, #8
 81003e4:	af00      	add	r7, sp, #0
 81003e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 81003e8:	2001      	movs	r0, #1
 81003ea:	f000 fd35 	bl	8100e58 <osDelay>
 81003ee:	e7fb      	b.n	81003e8 <StartDefaultTask+0x8>

081003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81003f0:	b580      	push	{r7, lr}
 81003f2:	b082      	sub	sp, #8
 81003f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81003f6:	4b0c      	ldr	r3, [pc, #48]	@ (8100428 <HAL_MspInit+0x38>)
 81003f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81003fc:	4a0a      	ldr	r2, [pc, #40]	@ (8100428 <HAL_MspInit+0x38>)
 81003fe:	f043 0302 	orr.w	r3, r3, #2
 8100402:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100406:	4b08      	ldr	r3, [pc, #32]	@ (8100428 <HAL_MspInit+0x38>)
 8100408:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810040c:	f003 0302 	and.w	r3, r3, #2
 8100410:	607b      	str	r3, [r7, #4]
 8100412:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8100414:	2200      	movs	r2, #0
 8100416:	210f      	movs	r1, #15
 8100418:	f06f 0001 	mvn.w	r0, #1
 810041c:	f000 f9bf 	bl	810079e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100420:	bf00      	nop
 8100422:	3708      	adds	r7, #8
 8100424:	46bd      	mov	sp, r7
 8100426:	bd80      	pop	{r7, pc}
 8100428:	58024400 	.word	0x58024400

0810042c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810042c:	b480      	push	{r7}
 810042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100430:	bf00      	nop
 8100432:	e7fd      	b.n	8100430 <NMI_Handler+0x4>

08100434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100434:	b480      	push	{r7}
 8100436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100438:	bf00      	nop
 810043a:	e7fd      	b.n	8100438 <HardFault_Handler+0x4>

0810043c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 810043c:	b480      	push	{r7}
 810043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100440:	bf00      	nop
 8100442:	e7fd      	b.n	8100440 <MemManage_Handler+0x4>

08100444 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100444:	b480      	push	{r7}
 8100446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100448:	bf00      	nop
 810044a:	e7fd      	b.n	8100448 <BusFault_Handler+0x4>

0810044c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810044c:	b480      	push	{r7}
 810044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100450:	bf00      	nop
 8100452:	e7fd      	b.n	8100450 <UsageFault_Handler+0x4>

08100454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100454:	b480      	push	{r7}
 8100456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100458:	bf00      	nop
 810045a:	46bd      	mov	sp, r7
 810045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100460:	4770      	bx	lr

08100462 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100462:	b580      	push	{r7, lr}
 8100464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100466:	f000 f8c9 	bl	81005fc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 810046a:	f002 fd5b 	bl	8102f24 <xTaskGetSchedulerState>
 810046e:	4603      	mov	r3, r0
 8100470:	2b01      	cmp	r3, #1
 8100472:	d001      	beq.n	8100478 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8100474:	f001 f9a0 	bl	81017b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100478:	bf00      	nop
 810047a:	bd80      	pop	{r7, pc}

0810047c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810047c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 81004b8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100480:	f7ff ff46 	bl	8100310 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100484:	f7ff ff2c 	bl	81002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100488:	480c      	ldr	r0, [pc, #48]	@ (81004bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810048a:	490d      	ldr	r1, [pc, #52]	@ (81004c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810048c:	4a0d      	ldr	r2, [pc, #52]	@ (81004c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810048e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100490:	e002      	b.n	8100498 <LoopCopyDataInit>

08100492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100496:	3304      	adds	r3, #4

08100498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810049a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810049c:	d3f9      	bcc.n	8100492 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810049e:	4a0a      	ldr	r2, [pc, #40]	@ (81004c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81004a0:	4c0a      	ldr	r4, [pc, #40]	@ (81004cc <LoopFillZerobss+0x22>)
  movs r3, #0
 81004a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 81004a4:	e001      	b.n	81004aa <LoopFillZerobss>

081004a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81004a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81004a8:	3204      	adds	r2, #4

081004aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81004aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81004ac:	d3fb      	bcc.n	81004a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81004ae:	f003 f97d 	bl	81037ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81004b2:	f7ff ff45 	bl	8100340 <main>
  bx  lr
 81004b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81004b8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81004bc:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81004c0:	10000014 	.word	0x10000014
  ldr r2, =_sidata
 81004c4:	08103888 	.word	0x08103888
  ldr r2, =_sbss
 81004c8:	10000014 	.word	0x10000014
  ldr r4, =_ebss
 81004cc:	10004988 	.word	0x10004988

081004d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81004d0:	e7fe      	b.n	81004d0 <ADC3_IRQHandler>
	...

081004d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81004d4:	b580      	push	{r7, lr}
 81004d6:	b082      	sub	sp, #8
 81004d8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81004da:	4b28      	ldr	r3, [pc, #160]	@ (810057c <HAL_Init+0xa8>)
 81004dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81004e0:	4a26      	ldr	r2, [pc, #152]	@ (810057c <HAL_Init+0xa8>)
 81004e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81004e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81004ea:	4b24      	ldr	r3, [pc, #144]	@ (810057c <HAL_Init+0xa8>)
 81004ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81004f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81004f4:	603b      	str	r3, [r7, #0]
 81004f6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81004f8:	4b21      	ldr	r3, [pc, #132]	@ (8100580 <HAL_Init+0xac>)
 81004fa:	681b      	ldr	r3, [r3, #0]
 81004fc:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100500:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100504:	4a1e      	ldr	r2, [pc, #120]	@ (8100580 <HAL_Init+0xac>)
 8100506:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810050a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810050c:	4b1c      	ldr	r3, [pc, #112]	@ (8100580 <HAL_Init+0xac>)
 810050e:	681b      	ldr	r3, [r3, #0]
 8100510:	4a1b      	ldr	r2, [pc, #108]	@ (8100580 <HAL_Init+0xac>)
 8100512:	f043 0301 	orr.w	r3, r3, #1
 8100516:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100518:	2003      	movs	r0, #3
 810051a:	f000 f935 	bl	8100788 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810051e:	f000 fa11 	bl	8100944 <HAL_RCC_GetSysClockFreq>
 8100522:	4602      	mov	r2, r0
 8100524:	4b15      	ldr	r3, [pc, #84]	@ (810057c <HAL_Init+0xa8>)
 8100526:	699b      	ldr	r3, [r3, #24]
 8100528:	0a1b      	lsrs	r3, r3, #8
 810052a:	f003 030f 	and.w	r3, r3, #15
 810052e:	4915      	ldr	r1, [pc, #84]	@ (8100584 <HAL_Init+0xb0>)
 8100530:	5ccb      	ldrb	r3, [r1, r3]
 8100532:	f003 031f 	and.w	r3, r3, #31
 8100536:	fa22 f303 	lsr.w	r3, r2, r3
 810053a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810053c:	4b0f      	ldr	r3, [pc, #60]	@ (810057c <HAL_Init+0xa8>)
 810053e:	699b      	ldr	r3, [r3, #24]
 8100540:	f003 030f 	and.w	r3, r3, #15
 8100544:	4a0f      	ldr	r2, [pc, #60]	@ (8100584 <HAL_Init+0xb0>)
 8100546:	5cd3      	ldrb	r3, [r2, r3]
 8100548:	f003 031f 	and.w	r3, r3, #31
 810054c:	687a      	ldr	r2, [r7, #4]
 810054e:	fa22 f303 	lsr.w	r3, r2, r3
 8100552:	4a0d      	ldr	r2, [pc, #52]	@ (8100588 <HAL_Init+0xb4>)
 8100554:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100556:	4b0c      	ldr	r3, [pc, #48]	@ (8100588 <HAL_Init+0xb4>)
 8100558:	681b      	ldr	r3, [r3, #0]
 810055a:	4a0c      	ldr	r2, [pc, #48]	@ (810058c <HAL_Init+0xb8>)
 810055c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810055e:	200f      	movs	r0, #15
 8100560:	f000 f816 	bl	8100590 <HAL_InitTick>
 8100564:	4603      	mov	r3, r0
 8100566:	2b00      	cmp	r3, #0
 8100568:	d001      	beq.n	810056e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810056a:	2301      	movs	r3, #1
 810056c:	e002      	b.n	8100574 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810056e:	f7ff ff3f 	bl	81003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100572:	2300      	movs	r3, #0
}
 8100574:	4618      	mov	r0, r3
 8100576:	3708      	adds	r7, #8
 8100578:	46bd      	mov	sp, r7
 810057a:	bd80      	pop	{r7, pc}
 810057c:	58024400 	.word	0x58024400
 8100580:	40024400 	.word	0x40024400
 8100584:	0810384c 	.word	0x0810384c
 8100588:	10000004 	.word	0x10000004
 810058c:	10000000 	.word	0x10000000

08100590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100590:	b580      	push	{r7, lr}
 8100592:	b082      	sub	sp, #8
 8100594:	af00      	add	r7, sp, #0
 8100596:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100598:	4b15      	ldr	r3, [pc, #84]	@ (81005f0 <HAL_InitTick+0x60>)
 810059a:	781b      	ldrb	r3, [r3, #0]
 810059c:	2b00      	cmp	r3, #0
 810059e:	d101      	bne.n	81005a4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81005a0:	2301      	movs	r3, #1
 81005a2:	e021      	b.n	81005e8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81005a4:	4b13      	ldr	r3, [pc, #76]	@ (81005f4 <HAL_InitTick+0x64>)
 81005a6:	681a      	ldr	r2, [r3, #0]
 81005a8:	4b11      	ldr	r3, [pc, #68]	@ (81005f0 <HAL_InitTick+0x60>)
 81005aa:	781b      	ldrb	r3, [r3, #0]
 81005ac:	4619      	mov	r1, r3
 81005ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81005b2:	fbb3 f3f1 	udiv	r3, r3, r1
 81005b6:	fbb2 f3f3 	udiv	r3, r2, r3
 81005ba:	4618      	mov	r0, r3
 81005bc:	f000 f909 	bl	81007d2 <HAL_SYSTICK_Config>
 81005c0:	4603      	mov	r3, r0
 81005c2:	2b00      	cmp	r3, #0
 81005c4:	d001      	beq.n	81005ca <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81005c6:	2301      	movs	r3, #1
 81005c8:	e00e      	b.n	81005e8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81005ca:	687b      	ldr	r3, [r7, #4]
 81005cc:	2b0f      	cmp	r3, #15
 81005ce:	d80a      	bhi.n	81005e6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81005d0:	2200      	movs	r2, #0
 81005d2:	6879      	ldr	r1, [r7, #4]
 81005d4:	f04f 30ff 	mov.w	r0, #4294967295
 81005d8:	f000 f8e1 	bl	810079e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81005dc:	4a06      	ldr	r2, [pc, #24]	@ (81005f8 <HAL_InitTick+0x68>)
 81005de:	687b      	ldr	r3, [r7, #4]
 81005e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81005e2:	2300      	movs	r3, #0
 81005e4:	e000      	b.n	81005e8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81005e6:	2301      	movs	r3, #1
}
 81005e8:	4618      	mov	r0, r3
 81005ea:	3708      	adds	r7, #8
 81005ec:	46bd      	mov	sp, r7
 81005ee:	bd80      	pop	{r7, pc}
 81005f0:	1000000c 	.word	0x1000000c
 81005f4:	10000000 	.word	0x10000000
 81005f8:	10000008 	.word	0x10000008

081005fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81005fc:	b480      	push	{r7}
 81005fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100600:	4b06      	ldr	r3, [pc, #24]	@ (810061c <HAL_IncTick+0x20>)
 8100602:	781b      	ldrb	r3, [r3, #0]
 8100604:	461a      	mov	r2, r3
 8100606:	4b06      	ldr	r3, [pc, #24]	@ (8100620 <HAL_IncTick+0x24>)
 8100608:	681b      	ldr	r3, [r3, #0]
 810060a:	4413      	add	r3, r2
 810060c:	4a04      	ldr	r2, [pc, #16]	@ (8100620 <HAL_IncTick+0x24>)
 810060e:	6013      	str	r3, [r2, #0]
}
 8100610:	bf00      	nop
 8100612:	46bd      	mov	sp, r7
 8100614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100618:	4770      	bx	lr
 810061a:	bf00      	nop
 810061c:	1000000c 	.word	0x1000000c
 8100620:	10000034 	.word	0x10000034

08100624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100624:	b480      	push	{r7}
 8100626:	b085      	sub	sp, #20
 8100628:	af00      	add	r7, sp, #0
 810062a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810062c:	687b      	ldr	r3, [r7, #4]
 810062e:	f003 0307 	and.w	r3, r3, #7
 8100632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100634:	4b0c      	ldr	r3, [pc, #48]	@ (8100668 <__NVIC_SetPriorityGrouping+0x44>)
 8100636:	68db      	ldr	r3, [r3, #12]
 8100638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810063a:	68ba      	ldr	r2, [r7, #8]
 810063c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8100640:	4013      	ands	r3, r2
 8100642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100644:	68fb      	ldr	r3, [r7, #12]
 8100646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100648:	68bb      	ldr	r3, [r7, #8]
 810064a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810064c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8100650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8100654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100656:	4a04      	ldr	r2, [pc, #16]	@ (8100668 <__NVIC_SetPriorityGrouping+0x44>)
 8100658:	68bb      	ldr	r3, [r7, #8]
 810065a:	60d3      	str	r3, [r2, #12]
}
 810065c:	bf00      	nop
 810065e:	3714      	adds	r7, #20
 8100660:	46bd      	mov	sp, r7
 8100662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100666:	4770      	bx	lr
 8100668:	e000ed00 	.word	0xe000ed00

0810066c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 810066c:	b480      	push	{r7}
 810066e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100670:	4b04      	ldr	r3, [pc, #16]	@ (8100684 <__NVIC_GetPriorityGrouping+0x18>)
 8100672:	68db      	ldr	r3, [r3, #12]
 8100674:	0a1b      	lsrs	r3, r3, #8
 8100676:	f003 0307 	and.w	r3, r3, #7
}
 810067a:	4618      	mov	r0, r3
 810067c:	46bd      	mov	sp, r7
 810067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100682:	4770      	bx	lr
 8100684:	e000ed00 	.word	0xe000ed00

08100688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100688:	b480      	push	{r7}
 810068a:	b083      	sub	sp, #12
 810068c:	af00      	add	r7, sp, #0
 810068e:	4603      	mov	r3, r0
 8100690:	6039      	str	r1, [r7, #0]
 8100692:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100698:	2b00      	cmp	r3, #0
 810069a:	db0a      	blt.n	81006b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810069c:	683b      	ldr	r3, [r7, #0]
 810069e:	b2da      	uxtb	r2, r3
 81006a0:	490c      	ldr	r1, [pc, #48]	@ (81006d4 <__NVIC_SetPriority+0x4c>)
 81006a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81006a6:	0112      	lsls	r2, r2, #4
 81006a8:	b2d2      	uxtb	r2, r2
 81006aa:	440b      	add	r3, r1
 81006ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81006b0:	e00a      	b.n	81006c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81006b2:	683b      	ldr	r3, [r7, #0]
 81006b4:	b2da      	uxtb	r2, r3
 81006b6:	4908      	ldr	r1, [pc, #32]	@ (81006d8 <__NVIC_SetPriority+0x50>)
 81006b8:	88fb      	ldrh	r3, [r7, #6]
 81006ba:	f003 030f 	and.w	r3, r3, #15
 81006be:	3b04      	subs	r3, #4
 81006c0:	0112      	lsls	r2, r2, #4
 81006c2:	b2d2      	uxtb	r2, r2
 81006c4:	440b      	add	r3, r1
 81006c6:	761a      	strb	r2, [r3, #24]
}
 81006c8:	bf00      	nop
 81006ca:	370c      	adds	r7, #12
 81006cc:	46bd      	mov	sp, r7
 81006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006d2:	4770      	bx	lr
 81006d4:	e000e100 	.word	0xe000e100
 81006d8:	e000ed00 	.word	0xe000ed00

081006dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81006dc:	b480      	push	{r7}
 81006de:	b089      	sub	sp, #36	@ 0x24
 81006e0:	af00      	add	r7, sp, #0
 81006e2:	60f8      	str	r0, [r7, #12]
 81006e4:	60b9      	str	r1, [r7, #8]
 81006e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81006e8:	68fb      	ldr	r3, [r7, #12]
 81006ea:	f003 0307 	and.w	r3, r3, #7
 81006ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81006f0:	69fb      	ldr	r3, [r7, #28]
 81006f2:	f1c3 0307 	rsb	r3, r3, #7
 81006f6:	2b04      	cmp	r3, #4
 81006f8:	bf28      	it	cs
 81006fa:	2304      	movcs	r3, #4
 81006fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81006fe:	69fb      	ldr	r3, [r7, #28]
 8100700:	3304      	adds	r3, #4
 8100702:	2b06      	cmp	r3, #6
 8100704:	d902      	bls.n	810070c <NVIC_EncodePriority+0x30>
 8100706:	69fb      	ldr	r3, [r7, #28]
 8100708:	3b03      	subs	r3, #3
 810070a:	e000      	b.n	810070e <NVIC_EncodePriority+0x32>
 810070c:	2300      	movs	r3, #0
 810070e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100710:	f04f 32ff 	mov.w	r2, #4294967295
 8100714:	69bb      	ldr	r3, [r7, #24]
 8100716:	fa02 f303 	lsl.w	r3, r2, r3
 810071a:	43da      	mvns	r2, r3
 810071c:	68bb      	ldr	r3, [r7, #8]
 810071e:	401a      	ands	r2, r3
 8100720:	697b      	ldr	r3, [r7, #20]
 8100722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100724:	f04f 31ff 	mov.w	r1, #4294967295
 8100728:	697b      	ldr	r3, [r7, #20]
 810072a:	fa01 f303 	lsl.w	r3, r1, r3
 810072e:	43d9      	mvns	r1, r3
 8100730:	687b      	ldr	r3, [r7, #4]
 8100732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100734:	4313      	orrs	r3, r2
         );
}
 8100736:	4618      	mov	r0, r3
 8100738:	3724      	adds	r7, #36	@ 0x24
 810073a:	46bd      	mov	sp, r7
 810073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100740:	4770      	bx	lr
	...

08100744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100744:	b580      	push	{r7, lr}
 8100746:	b082      	sub	sp, #8
 8100748:	af00      	add	r7, sp, #0
 810074a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810074c:	687b      	ldr	r3, [r7, #4]
 810074e:	3b01      	subs	r3, #1
 8100750:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8100754:	d301      	bcc.n	810075a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100756:	2301      	movs	r3, #1
 8100758:	e00f      	b.n	810077a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810075a:	4a0a      	ldr	r2, [pc, #40]	@ (8100784 <SysTick_Config+0x40>)
 810075c:	687b      	ldr	r3, [r7, #4]
 810075e:	3b01      	subs	r3, #1
 8100760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100762:	210f      	movs	r1, #15
 8100764:	f04f 30ff 	mov.w	r0, #4294967295
 8100768:	f7ff ff8e 	bl	8100688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810076c:	4b05      	ldr	r3, [pc, #20]	@ (8100784 <SysTick_Config+0x40>)
 810076e:	2200      	movs	r2, #0
 8100770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100772:	4b04      	ldr	r3, [pc, #16]	@ (8100784 <SysTick_Config+0x40>)
 8100774:	2207      	movs	r2, #7
 8100776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100778:	2300      	movs	r3, #0
}
 810077a:	4618      	mov	r0, r3
 810077c:	3708      	adds	r7, #8
 810077e:	46bd      	mov	sp, r7
 8100780:	bd80      	pop	{r7, pc}
 8100782:	bf00      	nop
 8100784:	e000e010 	.word	0xe000e010

08100788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100788:	b580      	push	{r7, lr}
 810078a:	b082      	sub	sp, #8
 810078c:	af00      	add	r7, sp, #0
 810078e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100790:	6878      	ldr	r0, [r7, #4]
 8100792:	f7ff ff47 	bl	8100624 <__NVIC_SetPriorityGrouping>
}
 8100796:	bf00      	nop
 8100798:	3708      	adds	r7, #8
 810079a:	46bd      	mov	sp, r7
 810079c:	bd80      	pop	{r7, pc}

0810079e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810079e:	b580      	push	{r7, lr}
 81007a0:	b086      	sub	sp, #24
 81007a2:	af00      	add	r7, sp, #0
 81007a4:	4603      	mov	r3, r0
 81007a6:	60b9      	str	r1, [r7, #8]
 81007a8:	607a      	str	r2, [r7, #4]
 81007aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81007ac:	f7ff ff5e 	bl	810066c <__NVIC_GetPriorityGrouping>
 81007b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81007b2:	687a      	ldr	r2, [r7, #4]
 81007b4:	68b9      	ldr	r1, [r7, #8]
 81007b6:	6978      	ldr	r0, [r7, #20]
 81007b8:	f7ff ff90 	bl	81006dc <NVIC_EncodePriority>
 81007bc:	4602      	mov	r2, r0
 81007be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81007c2:	4611      	mov	r1, r2
 81007c4:	4618      	mov	r0, r3
 81007c6:	f7ff ff5f 	bl	8100688 <__NVIC_SetPriority>
}
 81007ca:	bf00      	nop
 81007cc:	3718      	adds	r7, #24
 81007ce:	46bd      	mov	sp, r7
 81007d0:	bd80      	pop	{r7, pc}

081007d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81007d2:	b580      	push	{r7, lr}
 81007d4:	b082      	sub	sp, #8
 81007d6:	af00      	add	r7, sp, #0
 81007d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81007da:	6878      	ldr	r0, [r7, #4]
 81007dc:	f7ff ffb2 	bl	8100744 <SysTick_Config>
 81007e0:	4603      	mov	r3, r0
}
 81007e2:	4618      	mov	r0, r3
 81007e4:	3708      	adds	r7, #8
 81007e6:	46bd      	mov	sp, r7
 81007e8:	bd80      	pop	{r7, pc}
	...

081007ec <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81007ec:	b480      	push	{r7}
 81007ee:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81007f0:	4b06      	ldr	r3, [pc, #24]	@ (810080c <HAL_GetCurrentCPUID+0x20>)
 81007f2:	681b      	ldr	r3, [r3, #0]
 81007f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81007f8:	2b70      	cmp	r3, #112	@ 0x70
 81007fa:	d101      	bne.n	8100800 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 81007fc:	2303      	movs	r3, #3
 81007fe:	e000      	b.n	8100802 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8100800:	2301      	movs	r3, #1
  }
}
 8100802:	4618      	mov	r0, r3
 8100804:	46bd      	mov	sp, r7
 8100806:	f85d 7b04 	ldr.w	r7, [sp], #4
 810080a:	4770      	bx	lr
 810080c:	e000ed00 	.word	0xe000ed00

08100810 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8100810:	b480      	push	{r7}
 8100812:	b083      	sub	sp, #12
 8100814:	af00      	add	r7, sp, #0
 8100816:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8100818:	4b05      	ldr	r3, [pc, #20]	@ (8100830 <HAL_HSEM_ActivateNotification+0x20>)
 810081a:	681a      	ldr	r2, [r3, #0]
 810081c:	4904      	ldr	r1, [pc, #16]	@ (8100830 <HAL_HSEM_ActivateNotification+0x20>)
 810081e:	687b      	ldr	r3, [r7, #4]
 8100820:	4313      	orrs	r3, r2
 8100822:	600b      	str	r3, [r1, #0]
#endif
}
 8100824:	bf00      	nop
 8100826:	370c      	adds	r7, #12
 8100828:	46bd      	mov	sp, r7
 810082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810082e:	4770      	bx	lr
 8100830:	58026510 	.word	0x58026510

08100834 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8100834:	b580      	push	{r7, lr}
 8100836:	b084      	sub	sp, #16
 8100838:	af00      	add	r7, sp, #0
 810083a:	60f8      	str	r0, [r7, #12]
 810083c:	460b      	mov	r3, r1
 810083e:	607a      	str	r2, [r7, #4]
 8100840:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8100842:	4b37      	ldr	r3, [pc, #220]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100844:	681b      	ldr	r3, [r3, #0]
 8100846:	f023 0201 	bic.w	r2, r3, #1
 810084a:	4935      	ldr	r1, [pc, #212]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 810084c:	68fb      	ldr	r3, [r7, #12]
 810084e:	4313      	orrs	r3, r2
 8100850:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8100852:	687b      	ldr	r3, [r7, #4]
 8100854:	2b00      	cmp	r3, #0
 8100856:	d123      	bne.n	81008a0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8100858:	f7ff ffc8 	bl	81007ec <HAL_GetCurrentCPUID>
 810085c:	4603      	mov	r3, r0
 810085e:	2b03      	cmp	r3, #3
 8100860:	d158      	bne.n	8100914 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8100862:	4b2f      	ldr	r3, [pc, #188]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100864:	691b      	ldr	r3, [r3, #16]
 8100866:	4a2e      	ldr	r2, [pc, #184]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100868:	f023 0301 	bic.w	r3, r3, #1
 810086c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810086e:	4b2d      	ldr	r3, [pc, #180]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100870:	691b      	ldr	r3, [r3, #16]
 8100872:	4a2c      	ldr	r2, [pc, #176]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100874:	f043 0304 	orr.w	r3, r3, #4
 8100878:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810087a:	f3bf 8f4f 	dsb	sy
}
 810087e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100880:	f3bf 8f6f 	isb	sy
}
 8100884:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100886:	7afb      	ldrb	r3, [r7, #11]
 8100888:	2b01      	cmp	r3, #1
 810088a:	d101      	bne.n	8100890 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810088c:	bf30      	wfi
 810088e:	e000      	b.n	8100892 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100890:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100892:	4b24      	ldr	r3, [pc, #144]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100894:	691b      	ldr	r3, [r3, #16]
 8100896:	4a23      	ldr	r2, [pc, #140]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100898:	f023 0304 	bic.w	r3, r3, #4
 810089c:	6113      	str	r3, [r2, #16]
 810089e:	e03c      	b.n	810091a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81008a0:	687b      	ldr	r3, [r7, #4]
 81008a2:	2b01      	cmp	r3, #1
 81008a4:	d123      	bne.n	81008ee <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81008a6:	f7ff ffa1 	bl	81007ec <HAL_GetCurrentCPUID>
 81008aa:	4603      	mov	r3, r0
 81008ac:	2b01      	cmp	r3, #1
 81008ae:	d133      	bne.n	8100918 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008b2:	695b      	ldr	r3, [r3, #20]
 81008b4:	4a1a      	ldr	r2, [pc, #104]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008b6:	f023 0302 	bic.w	r3, r3, #2
 81008ba:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81008bc:	4b19      	ldr	r3, [pc, #100]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81008be:	691b      	ldr	r3, [r3, #16]
 81008c0:	4a18      	ldr	r2, [pc, #96]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81008c2:	f043 0304 	orr.w	r3, r3, #4
 81008c6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81008c8:	f3bf 8f4f 	dsb	sy
}
 81008cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81008ce:	f3bf 8f6f 	isb	sy
}
 81008d2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81008d4:	7afb      	ldrb	r3, [r7, #11]
 81008d6:	2b01      	cmp	r3, #1
 81008d8:	d101      	bne.n	81008de <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81008da:	bf30      	wfi
 81008dc:	e000      	b.n	81008e0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81008de:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81008e0:	4b10      	ldr	r3, [pc, #64]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81008e2:	691b      	ldr	r3, [r3, #16]
 81008e4:	4a0f      	ldr	r2, [pc, #60]	@ (8100924 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81008e6:	f023 0304 	bic.w	r3, r3, #4
 81008ea:	6113      	str	r3, [r2, #16]
 81008ec:	e015      	b.n	810091a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81008ee:	f7ff ff7d 	bl	81007ec <HAL_GetCurrentCPUID>
 81008f2:	4603      	mov	r3, r0
 81008f4:	2b03      	cmp	r3, #3
 81008f6:	d106      	bne.n	8100906 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81008f8:	4b09      	ldr	r3, [pc, #36]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008fa:	691b      	ldr	r3, [r3, #16]
 81008fc:	4a08      	ldr	r2, [pc, #32]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008fe:	f023 0304 	bic.w	r3, r3, #4
 8100902:	6113      	str	r3, [r2, #16]
 8100904:	e009      	b.n	810091a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8100906:	4b06      	ldr	r3, [pc, #24]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100908:	695b      	ldr	r3, [r3, #20]
 810090a:	4a05      	ldr	r2, [pc, #20]	@ (8100920 <HAL_PWREx_EnterSTOPMode+0xec>)
 810090c:	f023 0304 	bic.w	r3, r3, #4
 8100910:	6153      	str	r3, [r2, #20]
 8100912:	e002      	b.n	810091a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100914:	bf00      	nop
 8100916:	e000      	b.n	810091a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100918:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810091a:	3710      	adds	r7, #16
 810091c:	46bd      	mov	sp, r7
 810091e:	bd80      	pop	{r7, pc}
 8100920:	58024800 	.word	0x58024800
 8100924:	e000ed00 	.word	0xe000ed00

08100928 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8100928:	b580      	push	{r7, lr}
 810092a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810092c:	f7ff ff5e 	bl	81007ec <HAL_GetCurrentCPUID>
 8100930:	4603      	mov	r3, r0
 8100932:	2b03      	cmp	r3, #3
 8100934:	d101      	bne.n	810093a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8100936:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8100938:	e001      	b.n	810093e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810093a:	bf40      	sev
    __WFE ();
 810093c:	bf20      	wfe
}
 810093e:	bf00      	nop
 8100940:	bd80      	pop	{r7, pc}
	...

08100944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8100944:	b480      	push	{r7}
 8100946:	b089      	sub	sp, #36	@ 0x24
 8100948:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810094a:	4bb3      	ldr	r3, [pc, #716]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810094c:	691b      	ldr	r3, [r3, #16]
 810094e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8100952:	2b18      	cmp	r3, #24
 8100954:	f200 8155 	bhi.w	8100c02 <HAL_RCC_GetSysClockFreq+0x2be>
 8100958:	a201      	add	r2, pc, #4	@ (adr r2, 8100960 <HAL_RCC_GetSysClockFreq+0x1c>)
 810095a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810095e:	bf00      	nop
 8100960:	081009c5 	.word	0x081009c5
 8100964:	08100c03 	.word	0x08100c03
 8100968:	08100c03 	.word	0x08100c03
 810096c:	08100c03 	.word	0x08100c03
 8100970:	08100c03 	.word	0x08100c03
 8100974:	08100c03 	.word	0x08100c03
 8100978:	08100c03 	.word	0x08100c03
 810097c:	08100c03 	.word	0x08100c03
 8100980:	081009eb 	.word	0x081009eb
 8100984:	08100c03 	.word	0x08100c03
 8100988:	08100c03 	.word	0x08100c03
 810098c:	08100c03 	.word	0x08100c03
 8100990:	08100c03 	.word	0x08100c03
 8100994:	08100c03 	.word	0x08100c03
 8100998:	08100c03 	.word	0x08100c03
 810099c:	08100c03 	.word	0x08100c03
 81009a0:	081009f1 	.word	0x081009f1
 81009a4:	08100c03 	.word	0x08100c03
 81009a8:	08100c03 	.word	0x08100c03
 81009ac:	08100c03 	.word	0x08100c03
 81009b0:	08100c03 	.word	0x08100c03
 81009b4:	08100c03 	.word	0x08100c03
 81009b8:	08100c03 	.word	0x08100c03
 81009bc:	08100c03 	.word	0x08100c03
 81009c0:	081009f7 	.word	0x081009f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81009c4:	4b94      	ldr	r3, [pc, #592]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81009c6:	681b      	ldr	r3, [r3, #0]
 81009c8:	f003 0320 	and.w	r3, r3, #32
 81009cc:	2b00      	cmp	r3, #0
 81009ce:	d009      	beq.n	81009e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81009d0:	4b91      	ldr	r3, [pc, #580]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81009d2:	681b      	ldr	r3, [r3, #0]
 81009d4:	08db      	lsrs	r3, r3, #3
 81009d6:	f003 0303 	and.w	r3, r3, #3
 81009da:	4a90      	ldr	r2, [pc, #576]	@ (8100c1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81009dc:	fa22 f303 	lsr.w	r3, r2, r3
 81009e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81009e2:	e111      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81009e4:	4b8d      	ldr	r3, [pc, #564]	@ (8100c1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81009e6:	61bb      	str	r3, [r7, #24]
      break;
 81009e8:	e10e      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81009ea:	4b8d      	ldr	r3, [pc, #564]	@ (8100c20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81009ec:	61bb      	str	r3, [r7, #24]
      break;
 81009ee:	e10b      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81009f0:	4b8c      	ldr	r3, [pc, #560]	@ (8100c24 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81009f2:	61bb      	str	r3, [r7, #24]
      break;
 81009f4:	e108      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81009f6:	4b88      	ldr	r3, [pc, #544]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81009f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81009fa:	f003 0303 	and.w	r3, r3, #3
 81009fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8100a00:	4b85      	ldr	r3, [pc, #532]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8100a04:	091b      	lsrs	r3, r3, #4
 8100a06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8100a0a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8100a0c:	4b82      	ldr	r3, [pc, #520]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8100a10:	f003 0301 	and.w	r3, r3, #1
 8100a14:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8100a16:	4b80      	ldr	r3, [pc, #512]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8100a1a:	08db      	lsrs	r3, r3, #3
 8100a1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8100a20:	68fa      	ldr	r2, [r7, #12]
 8100a22:	fb02 f303 	mul.w	r3, r2, r3
 8100a26:	ee07 3a90 	vmov	s15, r3
 8100a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100a2e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8100a32:	693b      	ldr	r3, [r7, #16]
 8100a34:	2b00      	cmp	r3, #0
 8100a36:	f000 80e1 	beq.w	8100bfc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8100a3a:	697b      	ldr	r3, [r7, #20]
 8100a3c:	2b02      	cmp	r3, #2
 8100a3e:	f000 8083 	beq.w	8100b48 <HAL_RCC_GetSysClockFreq+0x204>
 8100a42:	697b      	ldr	r3, [r7, #20]
 8100a44:	2b02      	cmp	r3, #2
 8100a46:	f200 80a1 	bhi.w	8100b8c <HAL_RCC_GetSysClockFreq+0x248>
 8100a4a:	697b      	ldr	r3, [r7, #20]
 8100a4c:	2b00      	cmp	r3, #0
 8100a4e:	d003      	beq.n	8100a58 <HAL_RCC_GetSysClockFreq+0x114>
 8100a50:	697b      	ldr	r3, [r7, #20]
 8100a52:	2b01      	cmp	r3, #1
 8100a54:	d056      	beq.n	8100b04 <HAL_RCC_GetSysClockFreq+0x1c0>
 8100a56:	e099      	b.n	8100b8c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100a58:	4b6f      	ldr	r3, [pc, #444]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a5a:	681b      	ldr	r3, [r3, #0]
 8100a5c:	f003 0320 	and.w	r3, r3, #32
 8100a60:	2b00      	cmp	r3, #0
 8100a62:	d02d      	beq.n	8100ac0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8100a64:	4b6c      	ldr	r3, [pc, #432]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a66:	681b      	ldr	r3, [r3, #0]
 8100a68:	08db      	lsrs	r3, r3, #3
 8100a6a:	f003 0303 	and.w	r3, r3, #3
 8100a6e:	4a6b      	ldr	r2, [pc, #428]	@ (8100c1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100a70:	fa22 f303 	lsr.w	r3, r2, r3
 8100a74:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100a76:	687b      	ldr	r3, [r7, #4]
 8100a78:	ee07 3a90 	vmov	s15, r3
 8100a7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100a80:	693b      	ldr	r3, [r7, #16]
 8100a82:	ee07 3a90 	vmov	s15, r3
 8100a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100a8e:	4b62      	ldr	r3, [pc, #392]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100a96:	ee07 3a90 	vmov	s15, r3
 8100a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100a9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8100aa2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8100c28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100aba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8100abe:	e087      	b.n	8100bd0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100ac0:	693b      	ldr	r3, [r7, #16]
 8100ac2:	ee07 3a90 	vmov	s15, r3
 8100ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100aca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8100c2c <HAL_RCC_GetSysClockFreq+0x2e8>
 8100ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100ad2:	4b51      	ldr	r3, [pc, #324]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100ada:	ee07 3a90 	vmov	s15, r3
 8100ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100ae2:	ed97 6a02 	vldr	s12, [r7, #8]
 8100ae6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8100c28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100afe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100b02:	e065      	b.n	8100bd0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b04:	693b      	ldr	r3, [r7, #16]
 8100b06:	ee07 3a90 	vmov	s15, r3
 8100b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b0e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8100c30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100b16:	4b40      	ldr	r3, [pc, #256]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100b1e:	ee07 3a90 	vmov	s15, r3
 8100b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100b26:	ed97 6a02 	vldr	s12, [r7, #8]
 8100b2a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8100c28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100b42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100b46:	e043      	b.n	8100bd0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b48:	693b      	ldr	r3, [r7, #16]
 8100b4a:	ee07 3a90 	vmov	s15, r3
 8100b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b52:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8100c34 <HAL_RCC_GetSysClockFreq+0x2f0>
 8100b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100b62:	ee07 3a90 	vmov	s15, r3
 8100b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100b6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8100b6e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8100c28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100b86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100b8a:	e021      	b.n	8100bd0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b8c:	693b      	ldr	r3, [r7, #16]
 8100b8e:	ee07 3a90 	vmov	s15, r3
 8100b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b96:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8100c30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100ba6:	ee07 3a90 	vmov	s15, r3
 8100baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100bae:	ed97 6a02 	vldr	s12, [r7, #8]
 8100bb2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8100c28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8100bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100bca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100bce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8100bd0:	4b11      	ldr	r3, [pc, #68]	@ (8100c18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8100bd4:	0a5b      	lsrs	r3, r3, #9
 8100bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8100bda:	3301      	adds	r3, #1
 8100bdc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8100bde:	683b      	ldr	r3, [r7, #0]
 8100be0:	ee07 3a90 	vmov	s15, r3
 8100be4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8100be8:	edd7 6a07 	vldr	s13, [r7, #28]
 8100bec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100bf4:	ee17 3a90 	vmov	r3, s15
 8100bf8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8100bfa:	e005      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8100bfc:	2300      	movs	r3, #0
 8100bfe:	61bb      	str	r3, [r7, #24]
      break;
 8100c00:	e002      	b.n	8100c08 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8100c02:	4b07      	ldr	r3, [pc, #28]	@ (8100c20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8100c04:	61bb      	str	r3, [r7, #24]
      break;
 8100c06:	bf00      	nop
  }

  return sysclockfreq;
 8100c08:	69bb      	ldr	r3, [r7, #24]
}
 8100c0a:	4618      	mov	r0, r3
 8100c0c:	3724      	adds	r7, #36	@ 0x24
 8100c0e:	46bd      	mov	sp, r7
 8100c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c14:	4770      	bx	lr
 8100c16:	bf00      	nop
 8100c18:	58024400 	.word	0x58024400
 8100c1c:	03d09000 	.word	0x03d09000
 8100c20:	003d0900 	.word	0x003d0900
 8100c24:	017d7840 	.word	0x017d7840
 8100c28:	46000000 	.word	0x46000000
 8100c2c:	4c742400 	.word	0x4c742400
 8100c30:	4a742400 	.word	0x4a742400
 8100c34:	4bbebc20 	.word	0x4bbebc20

08100c38 <__NVIC_SetPriority>:
{
 8100c38:	b480      	push	{r7}
 8100c3a:	b083      	sub	sp, #12
 8100c3c:	af00      	add	r7, sp, #0
 8100c3e:	4603      	mov	r3, r0
 8100c40:	6039      	str	r1, [r7, #0]
 8100c42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100c44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100c48:	2b00      	cmp	r3, #0
 8100c4a:	db0a      	blt.n	8100c62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100c4c:	683b      	ldr	r3, [r7, #0]
 8100c4e:	b2da      	uxtb	r2, r3
 8100c50:	490c      	ldr	r1, [pc, #48]	@ (8100c84 <__NVIC_SetPriority+0x4c>)
 8100c52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100c56:	0112      	lsls	r2, r2, #4
 8100c58:	b2d2      	uxtb	r2, r2
 8100c5a:	440b      	add	r3, r1
 8100c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8100c60:	e00a      	b.n	8100c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100c62:	683b      	ldr	r3, [r7, #0]
 8100c64:	b2da      	uxtb	r2, r3
 8100c66:	4908      	ldr	r1, [pc, #32]	@ (8100c88 <__NVIC_SetPriority+0x50>)
 8100c68:	88fb      	ldrh	r3, [r7, #6]
 8100c6a:	f003 030f 	and.w	r3, r3, #15
 8100c6e:	3b04      	subs	r3, #4
 8100c70:	0112      	lsls	r2, r2, #4
 8100c72:	b2d2      	uxtb	r2, r2
 8100c74:	440b      	add	r3, r1
 8100c76:	761a      	strb	r2, [r3, #24]
}
 8100c78:	bf00      	nop
 8100c7a:	370c      	adds	r7, #12
 8100c7c:	46bd      	mov	sp, r7
 8100c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c82:	4770      	bx	lr
 8100c84:	e000e100 	.word	0xe000e100
 8100c88:	e000ed00 	.word	0xe000ed00

08100c8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8100c8c:	b580      	push	{r7, lr}
 8100c8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8100c90:	2100      	movs	r1, #0
 8100c92:	f06f 0004 	mvn.w	r0, #4
 8100c96:	f7ff ffcf 	bl	8100c38 <__NVIC_SetPriority>
#endif
}
 8100c9a:	bf00      	nop
 8100c9c:	bd80      	pop	{r7, pc}
	...

08100ca0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8100ca0:	b480      	push	{r7}
 8100ca2:	b083      	sub	sp, #12
 8100ca4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8100ca6:	f3ef 8305 	mrs	r3, IPSR
 8100caa:	603b      	str	r3, [r7, #0]
  return(result);
 8100cac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8100cae:	2b00      	cmp	r3, #0
 8100cb0:	d003      	beq.n	8100cba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8100cb2:	f06f 0305 	mvn.w	r3, #5
 8100cb6:	607b      	str	r3, [r7, #4]
 8100cb8:	e00c      	b.n	8100cd4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8100cba:	4b0a      	ldr	r3, [pc, #40]	@ (8100ce4 <osKernelInitialize+0x44>)
 8100cbc:	681b      	ldr	r3, [r3, #0]
 8100cbe:	2b00      	cmp	r3, #0
 8100cc0:	d105      	bne.n	8100cce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8100cc2:	4b08      	ldr	r3, [pc, #32]	@ (8100ce4 <osKernelInitialize+0x44>)
 8100cc4:	2201      	movs	r2, #1
 8100cc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8100cc8:	2300      	movs	r3, #0
 8100cca:	607b      	str	r3, [r7, #4]
 8100ccc:	e002      	b.n	8100cd4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8100cce:	f04f 33ff 	mov.w	r3, #4294967295
 8100cd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8100cd4:	687b      	ldr	r3, [r7, #4]
}
 8100cd6:	4618      	mov	r0, r3
 8100cd8:	370c      	adds	r7, #12
 8100cda:	46bd      	mov	sp, r7
 8100cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ce0:	4770      	bx	lr
 8100ce2:	bf00      	nop
 8100ce4:	10000038 	.word	0x10000038

08100ce8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8100ce8:	b580      	push	{r7, lr}
 8100cea:	b082      	sub	sp, #8
 8100cec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8100cee:	f3ef 8305 	mrs	r3, IPSR
 8100cf2:	603b      	str	r3, [r7, #0]
  return(result);
 8100cf4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8100cf6:	2b00      	cmp	r3, #0
 8100cf8:	d003      	beq.n	8100d02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8100cfa:	f06f 0305 	mvn.w	r3, #5
 8100cfe:	607b      	str	r3, [r7, #4]
 8100d00:	e010      	b.n	8100d24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8100d02:	4b0b      	ldr	r3, [pc, #44]	@ (8100d30 <osKernelStart+0x48>)
 8100d04:	681b      	ldr	r3, [r3, #0]
 8100d06:	2b01      	cmp	r3, #1
 8100d08:	d109      	bne.n	8100d1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8100d0a:	f7ff ffbf 	bl	8100c8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8100d0e:	4b08      	ldr	r3, [pc, #32]	@ (8100d30 <osKernelStart+0x48>)
 8100d10:	2202      	movs	r2, #2
 8100d12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8100d14:	f001 fcb8 	bl	8102688 <vTaskStartScheduler>
      stat = osOK;
 8100d18:	2300      	movs	r3, #0
 8100d1a:	607b      	str	r3, [r7, #4]
 8100d1c:	e002      	b.n	8100d24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8100d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8100d22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8100d24:	687b      	ldr	r3, [r7, #4]
}
 8100d26:	4618      	mov	r0, r3
 8100d28:	3708      	adds	r7, #8
 8100d2a:	46bd      	mov	sp, r7
 8100d2c:	bd80      	pop	{r7, pc}
 8100d2e:	bf00      	nop
 8100d30:	10000038 	.word	0x10000038

08100d34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8100d34:	b580      	push	{r7, lr}
 8100d36:	b08e      	sub	sp, #56	@ 0x38
 8100d38:	af04      	add	r7, sp, #16
 8100d3a:	60f8      	str	r0, [r7, #12]
 8100d3c:	60b9      	str	r1, [r7, #8]
 8100d3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8100d40:	2300      	movs	r3, #0
 8100d42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8100d44:	f3ef 8305 	mrs	r3, IPSR
 8100d48:	617b      	str	r3, [r7, #20]
  return(result);
 8100d4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8100d4c:	2b00      	cmp	r3, #0
 8100d4e:	d17e      	bne.n	8100e4e <osThreadNew+0x11a>
 8100d50:	68fb      	ldr	r3, [r7, #12]
 8100d52:	2b00      	cmp	r3, #0
 8100d54:	d07b      	beq.n	8100e4e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8100d56:	2380      	movs	r3, #128	@ 0x80
 8100d58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8100d5a:	2318      	movs	r3, #24
 8100d5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8100d5e:	2300      	movs	r3, #0
 8100d60:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8100d62:	f04f 33ff 	mov.w	r3, #4294967295
 8100d66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8100d68:	687b      	ldr	r3, [r7, #4]
 8100d6a:	2b00      	cmp	r3, #0
 8100d6c:	d045      	beq.n	8100dfa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8100d6e:	687b      	ldr	r3, [r7, #4]
 8100d70:	681b      	ldr	r3, [r3, #0]
 8100d72:	2b00      	cmp	r3, #0
 8100d74:	d002      	beq.n	8100d7c <osThreadNew+0x48>
        name = attr->name;
 8100d76:	687b      	ldr	r3, [r7, #4]
 8100d78:	681b      	ldr	r3, [r3, #0]
 8100d7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8100d7c:	687b      	ldr	r3, [r7, #4]
 8100d7e:	699b      	ldr	r3, [r3, #24]
 8100d80:	2b00      	cmp	r3, #0
 8100d82:	d002      	beq.n	8100d8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8100d84:	687b      	ldr	r3, [r7, #4]
 8100d86:	699b      	ldr	r3, [r3, #24]
 8100d88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8100d8a:	69fb      	ldr	r3, [r7, #28]
 8100d8c:	2b00      	cmp	r3, #0
 8100d8e:	d008      	beq.n	8100da2 <osThreadNew+0x6e>
 8100d90:	69fb      	ldr	r3, [r7, #28]
 8100d92:	2b38      	cmp	r3, #56	@ 0x38
 8100d94:	d805      	bhi.n	8100da2 <osThreadNew+0x6e>
 8100d96:	687b      	ldr	r3, [r7, #4]
 8100d98:	685b      	ldr	r3, [r3, #4]
 8100d9a:	f003 0301 	and.w	r3, r3, #1
 8100d9e:	2b00      	cmp	r3, #0
 8100da0:	d001      	beq.n	8100da6 <osThreadNew+0x72>
        return (NULL);
 8100da2:	2300      	movs	r3, #0
 8100da4:	e054      	b.n	8100e50 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8100da6:	687b      	ldr	r3, [r7, #4]
 8100da8:	695b      	ldr	r3, [r3, #20]
 8100daa:	2b00      	cmp	r3, #0
 8100dac:	d003      	beq.n	8100db6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8100dae:	687b      	ldr	r3, [r7, #4]
 8100db0:	695b      	ldr	r3, [r3, #20]
 8100db2:	089b      	lsrs	r3, r3, #2
 8100db4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8100db6:	687b      	ldr	r3, [r7, #4]
 8100db8:	689b      	ldr	r3, [r3, #8]
 8100dba:	2b00      	cmp	r3, #0
 8100dbc:	d00e      	beq.n	8100ddc <osThreadNew+0xa8>
 8100dbe:	687b      	ldr	r3, [r7, #4]
 8100dc0:	68db      	ldr	r3, [r3, #12]
 8100dc2:	2b5b      	cmp	r3, #91	@ 0x5b
 8100dc4:	d90a      	bls.n	8100ddc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8100dc6:	687b      	ldr	r3, [r7, #4]
 8100dc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8100dca:	2b00      	cmp	r3, #0
 8100dcc:	d006      	beq.n	8100ddc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8100dce:	687b      	ldr	r3, [r7, #4]
 8100dd0:	695b      	ldr	r3, [r3, #20]
 8100dd2:	2b00      	cmp	r3, #0
 8100dd4:	d002      	beq.n	8100ddc <osThreadNew+0xa8>
        mem = 1;
 8100dd6:	2301      	movs	r3, #1
 8100dd8:	61bb      	str	r3, [r7, #24]
 8100dda:	e010      	b.n	8100dfe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8100ddc:	687b      	ldr	r3, [r7, #4]
 8100dde:	689b      	ldr	r3, [r3, #8]
 8100de0:	2b00      	cmp	r3, #0
 8100de2:	d10c      	bne.n	8100dfe <osThreadNew+0xca>
 8100de4:	687b      	ldr	r3, [r7, #4]
 8100de6:	68db      	ldr	r3, [r3, #12]
 8100de8:	2b00      	cmp	r3, #0
 8100dea:	d108      	bne.n	8100dfe <osThreadNew+0xca>
 8100dec:	687b      	ldr	r3, [r7, #4]
 8100dee:	691b      	ldr	r3, [r3, #16]
 8100df0:	2b00      	cmp	r3, #0
 8100df2:	d104      	bne.n	8100dfe <osThreadNew+0xca>
          mem = 0;
 8100df4:	2300      	movs	r3, #0
 8100df6:	61bb      	str	r3, [r7, #24]
 8100df8:	e001      	b.n	8100dfe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8100dfa:	2300      	movs	r3, #0
 8100dfc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8100dfe:	69bb      	ldr	r3, [r7, #24]
 8100e00:	2b01      	cmp	r3, #1
 8100e02:	d110      	bne.n	8100e26 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8100e04:	687b      	ldr	r3, [r7, #4]
 8100e06:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8100e08:	687a      	ldr	r2, [r7, #4]
 8100e0a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8100e0c:	9202      	str	r2, [sp, #8]
 8100e0e:	9301      	str	r3, [sp, #4]
 8100e10:	69fb      	ldr	r3, [r7, #28]
 8100e12:	9300      	str	r3, [sp, #0]
 8100e14:	68bb      	ldr	r3, [r7, #8]
 8100e16:	6a3a      	ldr	r2, [r7, #32]
 8100e18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8100e1a:	68f8      	ldr	r0, [r7, #12]
 8100e1c:	f001 fa58 	bl	81022d0 <xTaskCreateStatic>
 8100e20:	4603      	mov	r3, r0
 8100e22:	613b      	str	r3, [r7, #16]
 8100e24:	e013      	b.n	8100e4e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8100e26:	69bb      	ldr	r3, [r7, #24]
 8100e28:	2b00      	cmp	r3, #0
 8100e2a:	d110      	bne.n	8100e4e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8100e2c:	6a3b      	ldr	r3, [r7, #32]
 8100e2e:	b29a      	uxth	r2, r3
 8100e30:	f107 0310 	add.w	r3, r7, #16
 8100e34:	9301      	str	r3, [sp, #4]
 8100e36:	69fb      	ldr	r3, [r7, #28]
 8100e38:	9300      	str	r3, [sp, #0]
 8100e3a:	68bb      	ldr	r3, [r7, #8]
 8100e3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8100e3e:	68f8      	ldr	r0, [r7, #12]
 8100e40:	f001 faa6 	bl	8102390 <xTaskCreate>
 8100e44:	4603      	mov	r3, r0
 8100e46:	2b01      	cmp	r3, #1
 8100e48:	d001      	beq.n	8100e4e <osThreadNew+0x11a>
            hTask = NULL;
 8100e4a:	2300      	movs	r3, #0
 8100e4c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8100e4e:	693b      	ldr	r3, [r7, #16]
}
 8100e50:	4618      	mov	r0, r3
 8100e52:	3728      	adds	r7, #40	@ 0x28
 8100e54:	46bd      	mov	sp, r7
 8100e56:	bd80      	pop	{r7, pc}

08100e58 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8100e58:	b580      	push	{r7, lr}
 8100e5a:	b084      	sub	sp, #16
 8100e5c:	af00      	add	r7, sp, #0
 8100e5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8100e60:	f3ef 8305 	mrs	r3, IPSR
 8100e64:	60bb      	str	r3, [r7, #8]
  return(result);
 8100e66:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8100e68:	2b00      	cmp	r3, #0
 8100e6a:	d003      	beq.n	8100e74 <osDelay+0x1c>
    stat = osErrorISR;
 8100e6c:	f06f 0305 	mvn.w	r3, #5
 8100e70:	60fb      	str	r3, [r7, #12]
 8100e72:	e007      	b.n	8100e84 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8100e74:	2300      	movs	r3, #0
 8100e76:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8100e78:	687b      	ldr	r3, [r7, #4]
 8100e7a:	2b00      	cmp	r3, #0
 8100e7c:	d002      	beq.n	8100e84 <osDelay+0x2c>
      vTaskDelay(ticks);
 8100e7e:	6878      	ldr	r0, [r7, #4]
 8100e80:	f001 fbcc 	bl	810261c <vTaskDelay>
    }
  }

  return (stat);
 8100e84:	68fb      	ldr	r3, [r7, #12]
}
 8100e86:	4618      	mov	r0, r3
 8100e88:	3710      	adds	r7, #16
 8100e8a:	46bd      	mov	sp, r7
 8100e8c:	bd80      	pop	{r7, pc}
	...

08100e90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8100e90:	b480      	push	{r7}
 8100e92:	b085      	sub	sp, #20
 8100e94:	af00      	add	r7, sp, #0
 8100e96:	60f8      	str	r0, [r7, #12]
 8100e98:	60b9      	str	r1, [r7, #8]
 8100e9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8100e9c:	68fb      	ldr	r3, [r7, #12]
 8100e9e:	4a07      	ldr	r2, [pc, #28]	@ (8100ebc <vApplicationGetIdleTaskMemory+0x2c>)
 8100ea0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8100ea2:	68bb      	ldr	r3, [r7, #8]
 8100ea4:	4a06      	ldr	r2, [pc, #24]	@ (8100ec0 <vApplicationGetIdleTaskMemory+0x30>)
 8100ea6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8100ea8:	687b      	ldr	r3, [r7, #4]
 8100eaa:	2280      	movs	r2, #128	@ 0x80
 8100eac:	601a      	str	r2, [r3, #0]
}
 8100eae:	bf00      	nop
 8100eb0:	3714      	adds	r7, #20
 8100eb2:	46bd      	mov	sp, r7
 8100eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100eb8:	4770      	bx	lr
 8100eba:	bf00      	nop
 8100ebc:	1000003c 	.word	0x1000003c
 8100ec0:	10000098 	.word	0x10000098

08100ec4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8100ec4:	b480      	push	{r7}
 8100ec6:	b085      	sub	sp, #20
 8100ec8:	af00      	add	r7, sp, #0
 8100eca:	60f8      	str	r0, [r7, #12]
 8100ecc:	60b9      	str	r1, [r7, #8]
 8100ece:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8100ed0:	68fb      	ldr	r3, [r7, #12]
 8100ed2:	4a07      	ldr	r2, [pc, #28]	@ (8100ef0 <vApplicationGetTimerTaskMemory+0x2c>)
 8100ed4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8100ed6:	68bb      	ldr	r3, [r7, #8]
 8100ed8:	4a06      	ldr	r2, [pc, #24]	@ (8100ef4 <vApplicationGetTimerTaskMemory+0x30>)
 8100eda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8100edc:	687b      	ldr	r3, [r7, #4]
 8100ede:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100ee2:	601a      	str	r2, [r3, #0]
}
 8100ee4:	bf00      	nop
 8100ee6:	3714      	adds	r7, #20
 8100ee8:	46bd      	mov	sp, r7
 8100eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100eee:	4770      	bx	lr
 8100ef0:	10000298 	.word	0x10000298
 8100ef4:	100002f4 	.word	0x100002f4

08100ef8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8100ef8:	b580      	push	{r7, lr}
 8100efa:	b08a      	sub	sp, #40	@ 0x28
 8100efc:	af00      	add	r7, sp, #0
 8100efe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8100f00:	2300      	movs	r3, #0
 8100f02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8100f04:	f001 fc28 	bl	8102758 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8100f08:	4b5c      	ldr	r3, [pc, #368]	@ (810107c <pvPortMalloc+0x184>)
 8100f0a:	681b      	ldr	r3, [r3, #0]
 8100f0c:	2b00      	cmp	r3, #0
 8100f0e:	d101      	bne.n	8100f14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8100f10:	f000 f924 	bl	810115c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8100f14:	4b5a      	ldr	r3, [pc, #360]	@ (8101080 <pvPortMalloc+0x188>)
 8100f16:	681a      	ldr	r2, [r3, #0]
 8100f18:	687b      	ldr	r3, [r7, #4]
 8100f1a:	4013      	ands	r3, r2
 8100f1c:	2b00      	cmp	r3, #0
 8100f1e:	f040 8095 	bne.w	810104c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8100f22:	687b      	ldr	r3, [r7, #4]
 8100f24:	2b00      	cmp	r3, #0
 8100f26:	d01e      	beq.n	8100f66 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8100f28:	2208      	movs	r2, #8
 8100f2a:	687b      	ldr	r3, [r7, #4]
 8100f2c:	4413      	add	r3, r2
 8100f2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8100f30:	687b      	ldr	r3, [r7, #4]
 8100f32:	f003 0307 	and.w	r3, r3, #7
 8100f36:	2b00      	cmp	r3, #0
 8100f38:	d015      	beq.n	8100f66 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8100f3a:	687b      	ldr	r3, [r7, #4]
 8100f3c:	f023 0307 	bic.w	r3, r3, #7
 8100f40:	3308      	adds	r3, #8
 8100f42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8100f44:	687b      	ldr	r3, [r7, #4]
 8100f46:	f003 0307 	and.w	r3, r3, #7
 8100f4a:	2b00      	cmp	r3, #0
 8100f4c:	d00b      	beq.n	8100f66 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8100f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8100f52:	f383 8811 	msr	BASEPRI, r3
 8100f56:	f3bf 8f6f 	isb	sy
 8100f5a:	f3bf 8f4f 	dsb	sy
 8100f5e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8100f60:	bf00      	nop
 8100f62:	bf00      	nop
 8100f64:	e7fd      	b.n	8100f62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8100f66:	687b      	ldr	r3, [r7, #4]
 8100f68:	2b00      	cmp	r3, #0
 8100f6a:	d06f      	beq.n	810104c <pvPortMalloc+0x154>
 8100f6c:	4b45      	ldr	r3, [pc, #276]	@ (8101084 <pvPortMalloc+0x18c>)
 8100f6e:	681b      	ldr	r3, [r3, #0]
 8100f70:	687a      	ldr	r2, [r7, #4]
 8100f72:	429a      	cmp	r2, r3
 8100f74:	d86a      	bhi.n	810104c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8100f76:	4b44      	ldr	r3, [pc, #272]	@ (8101088 <pvPortMalloc+0x190>)
 8100f78:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8100f7a:	4b43      	ldr	r3, [pc, #268]	@ (8101088 <pvPortMalloc+0x190>)
 8100f7c:	681b      	ldr	r3, [r3, #0]
 8100f7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8100f80:	e004      	b.n	8100f8c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8100f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100f84:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8100f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100f88:	681b      	ldr	r3, [r3, #0]
 8100f8a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8100f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100f8e:	685b      	ldr	r3, [r3, #4]
 8100f90:	687a      	ldr	r2, [r7, #4]
 8100f92:	429a      	cmp	r2, r3
 8100f94:	d903      	bls.n	8100f9e <pvPortMalloc+0xa6>
 8100f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100f98:	681b      	ldr	r3, [r3, #0]
 8100f9a:	2b00      	cmp	r3, #0
 8100f9c:	d1f1      	bne.n	8100f82 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8100f9e:	4b37      	ldr	r3, [pc, #220]	@ (810107c <pvPortMalloc+0x184>)
 8100fa0:	681b      	ldr	r3, [r3, #0]
 8100fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8100fa4:	429a      	cmp	r2, r3
 8100fa6:	d051      	beq.n	810104c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8100fa8:	6a3b      	ldr	r3, [r7, #32]
 8100faa:	681b      	ldr	r3, [r3, #0]
 8100fac:	2208      	movs	r2, #8
 8100fae:	4413      	add	r3, r2
 8100fb0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8100fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100fb4:	681a      	ldr	r2, [r3, #0]
 8100fb6:	6a3b      	ldr	r3, [r7, #32]
 8100fb8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8100fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100fbc:	685a      	ldr	r2, [r3, #4]
 8100fbe:	687b      	ldr	r3, [r7, #4]
 8100fc0:	1ad2      	subs	r2, r2, r3
 8100fc2:	2308      	movs	r3, #8
 8100fc4:	005b      	lsls	r3, r3, #1
 8100fc6:	429a      	cmp	r2, r3
 8100fc8:	d920      	bls.n	810100c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8100fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8100fcc:	687b      	ldr	r3, [r7, #4]
 8100fce:	4413      	add	r3, r2
 8100fd0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8100fd2:	69bb      	ldr	r3, [r7, #24]
 8100fd4:	f003 0307 	and.w	r3, r3, #7
 8100fd8:	2b00      	cmp	r3, #0
 8100fda:	d00b      	beq.n	8100ff4 <pvPortMalloc+0xfc>
	__asm volatile
 8100fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8100fe0:	f383 8811 	msr	BASEPRI, r3
 8100fe4:	f3bf 8f6f 	isb	sy
 8100fe8:	f3bf 8f4f 	dsb	sy
 8100fec:	613b      	str	r3, [r7, #16]
}
 8100fee:	bf00      	nop
 8100ff0:	bf00      	nop
 8100ff2:	e7fd      	b.n	8100ff0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8100ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8100ff6:	685a      	ldr	r2, [r3, #4]
 8100ff8:	687b      	ldr	r3, [r7, #4]
 8100ffa:	1ad2      	subs	r2, r2, r3
 8100ffc:	69bb      	ldr	r3, [r7, #24]
 8100ffe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8101000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101002:	687a      	ldr	r2, [r7, #4]
 8101004:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8101006:	69b8      	ldr	r0, [r7, #24]
 8101008:	f000 f90a 	bl	8101220 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 810100c:	4b1d      	ldr	r3, [pc, #116]	@ (8101084 <pvPortMalloc+0x18c>)
 810100e:	681a      	ldr	r2, [r3, #0]
 8101010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101012:	685b      	ldr	r3, [r3, #4]
 8101014:	1ad3      	subs	r3, r2, r3
 8101016:	4a1b      	ldr	r2, [pc, #108]	@ (8101084 <pvPortMalloc+0x18c>)
 8101018:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 810101a:	4b1a      	ldr	r3, [pc, #104]	@ (8101084 <pvPortMalloc+0x18c>)
 810101c:	681a      	ldr	r2, [r3, #0]
 810101e:	4b1b      	ldr	r3, [pc, #108]	@ (810108c <pvPortMalloc+0x194>)
 8101020:	681b      	ldr	r3, [r3, #0]
 8101022:	429a      	cmp	r2, r3
 8101024:	d203      	bcs.n	810102e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8101026:	4b17      	ldr	r3, [pc, #92]	@ (8101084 <pvPortMalloc+0x18c>)
 8101028:	681b      	ldr	r3, [r3, #0]
 810102a:	4a18      	ldr	r2, [pc, #96]	@ (810108c <pvPortMalloc+0x194>)
 810102c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 810102e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101030:	685a      	ldr	r2, [r3, #4]
 8101032:	4b13      	ldr	r3, [pc, #76]	@ (8101080 <pvPortMalloc+0x188>)
 8101034:	681b      	ldr	r3, [r3, #0]
 8101036:	431a      	orrs	r2, r3
 8101038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810103a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 810103c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810103e:	2200      	movs	r2, #0
 8101040:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8101042:	4b13      	ldr	r3, [pc, #76]	@ (8101090 <pvPortMalloc+0x198>)
 8101044:	681b      	ldr	r3, [r3, #0]
 8101046:	3301      	adds	r3, #1
 8101048:	4a11      	ldr	r2, [pc, #68]	@ (8101090 <pvPortMalloc+0x198>)
 810104a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 810104c:	f001 fb92 	bl	8102774 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8101050:	69fb      	ldr	r3, [r7, #28]
 8101052:	f003 0307 	and.w	r3, r3, #7
 8101056:	2b00      	cmp	r3, #0
 8101058:	d00b      	beq.n	8101072 <pvPortMalloc+0x17a>
	__asm volatile
 810105a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810105e:	f383 8811 	msr	BASEPRI, r3
 8101062:	f3bf 8f6f 	isb	sy
 8101066:	f3bf 8f4f 	dsb	sy
 810106a:	60fb      	str	r3, [r7, #12]
}
 810106c:	bf00      	nop
 810106e:	bf00      	nop
 8101070:	e7fd      	b.n	810106e <pvPortMalloc+0x176>
	return pvReturn;
 8101072:	69fb      	ldr	r3, [r7, #28]
}
 8101074:	4618      	mov	r0, r3
 8101076:	3728      	adds	r7, #40	@ 0x28
 8101078:	46bd      	mov	sp, r7
 810107a:	bd80      	pop	{r7, pc}
 810107c:	100042fc 	.word	0x100042fc
 8101080:	10004310 	.word	0x10004310
 8101084:	10004300 	.word	0x10004300
 8101088:	100042f4 	.word	0x100042f4
 810108c:	10004304 	.word	0x10004304
 8101090:	10004308 	.word	0x10004308

08101094 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8101094:	b580      	push	{r7, lr}
 8101096:	b086      	sub	sp, #24
 8101098:	af00      	add	r7, sp, #0
 810109a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 810109c:	687b      	ldr	r3, [r7, #4]
 810109e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 81010a0:	687b      	ldr	r3, [r7, #4]
 81010a2:	2b00      	cmp	r3, #0
 81010a4:	d04f      	beq.n	8101146 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 81010a6:	2308      	movs	r3, #8
 81010a8:	425b      	negs	r3, r3
 81010aa:	697a      	ldr	r2, [r7, #20]
 81010ac:	4413      	add	r3, r2
 81010ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 81010b0:	697b      	ldr	r3, [r7, #20]
 81010b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 81010b4:	693b      	ldr	r3, [r7, #16]
 81010b6:	685a      	ldr	r2, [r3, #4]
 81010b8:	4b25      	ldr	r3, [pc, #148]	@ (8101150 <vPortFree+0xbc>)
 81010ba:	681b      	ldr	r3, [r3, #0]
 81010bc:	4013      	ands	r3, r2
 81010be:	2b00      	cmp	r3, #0
 81010c0:	d10b      	bne.n	81010da <vPortFree+0x46>
	__asm volatile
 81010c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81010c6:	f383 8811 	msr	BASEPRI, r3
 81010ca:	f3bf 8f6f 	isb	sy
 81010ce:	f3bf 8f4f 	dsb	sy
 81010d2:	60fb      	str	r3, [r7, #12]
}
 81010d4:	bf00      	nop
 81010d6:	bf00      	nop
 81010d8:	e7fd      	b.n	81010d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 81010da:	693b      	ldr	r3, [r7, #16]
 81010dc:	681b      	ldr	r3, [r3, #0]
 81010de:	2b00      	cmp	r3, #0
 81010e0:	d00b      	beq.n	81010fa <vPortFree+0x66>
	__asm volatile
 81010e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81010e6:	f383 8811 	msr	BASEPRI, r3
 81010ea:	f3bf 8f6f 	isb	sy
 81010ee:	f3bf 8f4f 	dsb	sy
 81010f2:	60bb      	str	r3, [r7, #8]
}
 81010f4:	bf00      	nop
 81010f6:	bf00      	nop
 81010f8:	e7fd      	b.n	81010f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 81010fa:	693b      	ldr	r3, [r7, #16]
 81010fc:	685a      	ldr	r2, [r3, #4]
 81010fe:	4b14      	ldr	r3, [pc, #80]	@ (8101150 <vPortFree+0xbc>)
 8101100:	681b      	ldr	r3, [r3, #0]
 8101102:	4013      	ands	r3, r2
 8101104:	2b00      	cmp	r3, #0
 8101106:	d01e      	beq.n	8101146 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8101108:	693b      	ldr	r3, [r7, #16]
 810110a:	681b      	ldr	r3, [r3, #0]
 810110c:	2b00      	cmp	r3, #0
 810110e:	d11a      	bne.n	8101146 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8101110:	693b      	ldr	r3, [r7, #16]
 8101112:	685a      	ldr	r2, [r3, #4]
 8101114:	4b0e      	ldr	r3, [pc, #56]	@ (8101150 <vPortFree+0xbc>)
 8101116:	681b      	ldr	r3, [r3, #0]
 8101118:	43db      	mvns	r3, r3
 810111a:	401a      	ands	r2, r3
 810111c:	693b      	ldr	r3, [r7, #16]
 810111e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8101120:	f001 fb1a 	bl	8102758 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8101124:	693b      	ldr	r3, [r7, #16]
 8101126:	685a      	ldr	r2, [r3, #4]
 8101128:	4b0a      	ldr	r3, [pc, #40]	@ (8101154 <vPortFree+0xc0>)
 810112a:	681b      	ldr	r3, [r3, #0]
 810112c:	4413      	add	r3, r2
 810112e:	4a09      	ldr	r2, [pc, #36]	@ (8101154 <vPortFree+0xc0>)
 8101130:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8101132:	6938      	ldr	r0, [r7, #16]
 8101134:	f000 f874 	bl	8101220 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8101138:	4b07      	ldr	r3, [pc, #28]	@ (8101158 <vPortFree+0xc4>)
 810113a:	681b      	ldr	r3, [r3, #0]
 810113c:	3301      	adds	r3, #1
 810113e:	4a06      	ldr	r2, [pc, #24]	@ (8101158 <vPortFree+0xc4>)
 8101140:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8101142:	f001 fb17 	bl	8102774 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8101146:	bf00      	nop
 8101148:	3718      	adds	r7, #24
 810114a:	46bd      	mov	sp, r7
 810114c:	bd80      	pop	{r7, pc}
 810114e:	bf00      	nop
 8101150:	10004310 	.word	0x10004310
 8101154:	10004300 	.word	0x10004300
 8101158:	1000430c 	.word	0x1000430c

0810115c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 810115c:	b480      	push	{r7}
 810115e:	b085      	sub	sp, #20
 8101160:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8101162:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8101166:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8101168:	4b27      	ldr	r3, [pc, #156]	@ (8101208 <prvHeapInit+0xac>)
 810116a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 810116c:	68fb      	ldr	r3, [r7, #12]
 810116e:	f003 0307 	and.w	r3, r3, #7
 8101172:	2b00      	cmp	r3, #0
 8101174:	d00c      	beq.n	8101190 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8101176:	68fb      	ldr	r3, [r7, #12]
 8101178:	3307      	adds	r3, #7
 810117a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 810117c:	68fb      	ldr	r3, [r7, #12]
 810117e:	f023 0307 	bic.w	r3, r3, #7
 8101182:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8101184:	68ba      	ldr	r2, [r7, #8]
 8101186:	68fb      	ldr	r3, [r7, #12]
 8101188:	1ad3      	subs	r3, r2, r3
 810118a:	4a1f      	ldr	r2, [pc, #124]	@ (8101208 <prvHeapInit+0xac>)
 810118c:	4413      	add	r3, r2
 810118e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8101190:	68fb      	ldr	r3, [r7, #12]
 8101192:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8101194:	4a1d      	ldr	r2, [pc, #116]	@ (810120c <prvHeapInit+0xb0>)
 8101196:	687b      	ldr	r3, [r7, #4]
 8101198:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 810119a:	4b1c      	ldr	r3, [pc, #112]	@ (810120c <prvHeapInit+0xb0>)
 810119c:	2200      	movs	r2, #0
 810119e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 81011a0:	687b      	ldr	r3, [r7, #4]
 81011a2:	68ba      	ldr	r2, [r7, #8]
 81011a4:	4413      	add	r3, r2
 81011a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 81011a8:	2208      	movs	r2, #8
 81011aa:	68fb      	ldr	r3, [r7, #12]
 81011ac:	1a9b      	subs	r3, r3, r2
 81011ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 81011b0:	68fb      	ldr	r3, [r7, #12]
 81011b2:	f023 0307 	bic.w	r3, r3, #7
 81011b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 81011b8:	68fb      	ldr	r3, [r7, #12]
 81011ba:	4a15      	ldr	r2, [pc, #84]	@ (8101210 <prvHeapInit+0xb4>)
 81011bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 81011be:	4b14      	ldr	r3, [pc, #80]	@ (8101210 <prvHeapInit+0xb4>)
 81011c0:	681b      	ldr	r3, [r3, #0]
 81011c2:	2200      	movs	r2, #0
 81011c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 81011c6:	4b12      	ldr	r3, [pc, #72]	@ (8101210 <prvHeapInit+0xb4>)
 81011c8:	681b      	ldr	r3, [r3, #0]
 81011ca:	2200      	movs	r2, #0
 81011cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 81011ce:	687b      	ldr	r3, [r7, #4]
 81011d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 81011d2:	683b      	ldr	r3, [r7, #0]
 81011d4:	68fa      	ldr	r2, [r7, #12]
 81011d6:	1ad2      	subs	r2, r2, r3
 81011d8:	683b      	ldr	r3, [r7, #0]
 81011da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 81011dc:	4b0c      	ldr	r3, [pc, #48]	@ (8101210 <prvHeapInit+0xb4>)
 81011de:	681a      	ldr	r2, [r3, #0]
 81011e0:	683b      	ldr	r3, [r7, #0]
 81011e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 81011e4:	683b      	ldr	r3, [r7, #0]
 81011e6:	685b      	ldr	r3, [r3, #4]
 81011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8101214 <prvHeapInit+0xb8>)
 81011ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 81011ec:	683b      	ldr	r3, [r7, #0]
 81011ee:	685b      	ldr	r3, [r3, #4]
 81011f0:	4a09      	ldr	r2, [pc, #36]	@ (8101218 <prvHeapInit+0xbc>)
 81011f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 81011f4:	4b09      	ldr	r3, [pc, #36]	@ (810121c <prvHeapInit+0xc0>)
 81011f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 81011fa:	601a      	str	r2, [r3, #0]
}
 81011fc:	bf00      	nop
 81011fe:	3714      	adds	r7, #20
 8101200:	46bd      	mov	sp, r7
 8101202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101206:	4770      	bx	lr
 8101208:	100006f4 	.word	0x100006f4
 810120c:	100042f4 	.word	0x100042f4
 8101210:	100042fc 	.word	0x100042fc
 8101214:	10004304 	.word	0x10004304
 8101218:	10004300 	.word	0x10004300
 810121c:	10004310 	.word	0x10004310

08101220 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8101220:	b480      	push	{r7}
 8101222:	b085      	sub	sp, #20
 8101224:	af00      	add	r7, sp, #0
 8101226:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8101228:	4b28      	ldr	r3, [pc, #160]	@ (81012cc <prvInsertBlockIntoFreeList+0xac>)
 810122a:	60fb      	str	r3, [r7, #12]
 810122c:	e002      	b.n	8101234 <prvInsertBlockIntoFreeList+0x14>
 810122e:	68fb      	ldr	r3, [r7, #12]
 8101230:	681b      	ldr	r3, [r3, #0]
 8101232:	60fb      	str	r3, [r7, #12]
 8101234:	68fb      	ldr	r3, [r7, #12]
 8101236:	681b      	ldr	r3, [r3, #0]
 8101238:	687a      	ldr	r2, [r7, #4]
 810123a:	429a      	cmp	r2, r3
 810123c:	d8f7      	bhi.n	810122e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 810123e:	68fb      	ldr	r3, [r7, #12]
 8101240:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8101242:	68fb      	ldr	r3, [r7, #12]
 8101244:	685b      	ldr	r3, [r3, #4]
 8101246:	68ba      	ldr	r2, [r7, #8]
 8101248:	4413      	add	r3, r2
 810124a:	687a      	ldr	r2, [r7, #4]
 810124c:	429a      	cmp	r2, r3
 810124e:	d108      	bne.n	8101262 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8101250:	68fb      	ldr	r3, [r7, #12]
 8101252:	685a      	ldr	r2, [r3, #4]
 8101254:	687b      	ldr	r3, [r7, #4]
 8101256:	685b      	ldr	r3, [r3, #4]
 8101258:	441a      	add	r2, r3
 810125a:	68fb      	ldr	r3, [r7, #12]
 810125c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 810125e:	68fb      	ldr	r3, [r7, #12]
 8101260:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8101262:	687b      	ldr	r3, [r7, #4]
 8101264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8101266:	687b      	ldr	r3, [r7, #4]
 8101268:	685b      	ldr	r3, [r3, #4]
 810126a:	68ba      	ldr	r2, [r7, #8]
 810126c:	441a      	add	r2, r3
 810126e:	68fb      	ldr	r3, [r7, #12]
 8101270:	681b      	ldr	r3, [r3, #0]
 8101272:	429a      	cmp	r2, r3
 8101274:	d118      	bne.n	81012a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8101276:	68fb      	ldr	r3, [r7, #12]
 8101278:	681a      	ldr	r2, [r3, #0]
 810127a:	4b15      	ldr	r3, [pc, #84]	@ (81012d0 <prvInsertBlockIntoFreeList+0xb0>)
 810127c:	681b      	ldr	r3, [r3, #0]
 810127e:	429a      	cmp	r2, r3
 8101280:	d00d      	beq.n	810129e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8101282:	687b      	ldr	r3, [r7, #4]
 8101284:	685a      	ldr	r2, [r3, #4]
 8101286:	68fb      	ldr	r3, [r7, #12]
 8101288:	681b      	ldr	r3, [r3, #0]
 810128a:	685b      	ldr	r3, [r3, #4]
 810128c:	441a      	add	r2, r3
 810128e:	687b      	ldr	r3, [r7, #4]
 8101290:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8101292:	68fb      	ldr	r3, [r7, #12]
 8101294:	681b      	ldr	r3, [r3, #0]
 8101296:	681a      	ldr	r2, [r3, #0]
 8101298:	687b      	ldr	r3, [r7, #4]
 810129a:	601a      	str	r2, [r3, #0]
 810129c:	e008      	b.n	81012b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 810129e:	4b0c      	ldr	r3, [pc, #48]	@ (81012d0 <prvInsertBlockIntoFreeList+0xb0>)
 81012a0:	681a      	ldr	r2, [r3, #0]
 81012a2:	687b      	ldr	r3, [r7, #4]
 81012a4:	601a      	str	r2, [r3, #0]
 81012a6:	e003      	b.n	81012b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 81012a8:	68fb      	ldr	r3, [r7, #12]
 81012aa:	681a      	ldr	r2, [r3, #0]
 81012ac:	687b      	ldr	r3, [r7, #4]
 81012ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 81012b0:	68fa      	ldr	r2, [r7, #12]
 81012b2:	687b      	ldr	r3, [r7, #4]
 81012b4:	429a      	cmp	r2, r3
 81012b6:	d002      	beq.n	81012be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 81012b8:	68fb      	ldr	r3, [r7, #12]
 81012ba:	687a      	ldr	r2, [r7, #4]
 81012bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81012be:	bf00      	nop
 81012c0:	3714      	adds	r7, #20
 81012c2:	46bd      	mov	sp, r7
 81012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012c8:	4770      	bx	lr
 81012ca:	bf00      	nop
 81012cc:	100042f4 	.word	0x100042f4
 81012d0:	100042fc 	.word	0x100042fc

081012d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 81012d4:	b480      	push	{r7}
 81012d6:	b083      	sub	sp, #12
 81012d8:	af00      	add	r7, sp, #0
 81012da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81012dc:	687b      	ldr	r3, [r7, #4]
 81012de:	f103 0208 	add.w	r2, r3, #8
 81012e2:	687b      	ldr	r3, [r7, #4]
 81012e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 81012e6:	687b      	ldr	r3, [r7, #4]
 81012e8:	f04f 32ff 	mov.w	r2, #4294967295
 81012ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81012ee:	687b      	ldr	r3, [r7, #4]
 81012f0:	f103 0208 	add.w	r2, r3, #8
 81012f4:	687b      	ldr	r3, [r7, #4]
 81012f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	f103 0208 	add.w	r2, r3, #8
 81012fe:	687b      	ldr	r3, [r7, #4]
 8101300:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8101302:	687b      	ldr	r3, [r7, #4]
 8101304:	2200      	movs	r2, #0
 8101306:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8101308:	bf00      	nop
 810130a:	370c      	adds	r7, #12
 810130c:	46bd      	mov	sp, r7
 810130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101312:	4770      	bx	lr

08101314 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8101314:	b480      	push	{r7}
 8101316:	b083      	sub	sp, #12
 8101318:	af00      	add	r7, sp, #0
 810131a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 810131c:	687b      	ldr	r3, [r7, #4]
 810131e:	2200      	movs	r2, #0
 8101320:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8101322:	bf00      	nop
 8101324:	370c      	adds	r7, #12
 8101326:	46bd      	mov	sp, r7
 8101328:	f85d 7b04 	ldr.w	r7, [sp], #4
 810132c:	4770      	bx	lr

0810132e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810132e:	b480      	push	{r7}
 8101330:	b085      	sub	sp, #20
 8101332:	af00      	add	r7, sp, #0
 8101334:	6078      	str	r0, [r7, #4]
 8101336:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8101338:	687b      	ldr	r3, [r7, #4]
 810133a:	685b      	ldr	r3, [r3, #4]
 810133c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 810133e:	683b      	ldr	r3, [r7, #0]
 8101340:	68fa      	ldr	r2, [r7, #12]
 8101342:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8101344:	68fb      	ldr	r3, [r7, #12]
 8101346:	689a      	ldr	r2, [r3, #8]
 8101348:	683b      	ldr	r3, [r7, #0]
 810134a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 810134c:	68fb      	ldr	r3, [r7, #12]
 810134e:	689b      	ldr	r3, [r3, #8]
 8101350:	683a      	ldr	r2, [r7, #0]
 8101352:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8101354:	68fb      	ldr	r3, [r7, #12]
 8101356:	683a      	ldr	r2, [r7, #0]
 8101358:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810135a:	683b      	ldr	r3, [r7, #0]
 810135c:	687a      	ldr	r2, [r7, #4]
 810135e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8101360:	687b      	ldr	r3, [r7, #4]
 8101362:	681b      	ldr	r3, [r3, #0]
 8101364:	1c5a      	adds	r2, r3, #1
 8101366:	687b      	ldr	r3, [r7, #4]
 8101368:	601a      	str	r2, [r3, #0]
}
 810136a:	bf00      	nop
 810136c:	3714      	adds	r7, #20
 810136e:	46bd      	mov	sp, r7
 8101370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101374:	4770      	bx	lr

08101376 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8101376:	b480      	push	{r7}
 8101378:	b085      	sub	sp, #20
 810137a:	af00      	add	r7, sp, #0
 810137c:	6078      	str	r0, [r7, #4]
 810137e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8101380:	683b      	ldr	r3, [r7, #0]
 8101382:	681b      	ldr	r3, [r3, #0]
 8101384:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8101386:	68bb      	ldr	r3, [r7, #8]
 8101388:	f1b3 3fff 	cmp.w	r3, #4294967295
 810138c:	d103      	bne.n	8101396 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 810138e:	687b      	ldr	r3, [r7, #4]
 8101390:	691b      	ldr	r3, [r3, #16]
 8101392:	60fb      	str	r3, [r7, #12]
 8101394:	e00c      	b.n	81013b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8101396:	687b      	ldr	r3, [r7, #4]
 8101398:	3308      	adds	r3, #8
 810139a:	60fb      	str	r3, [r7, #12]
 810139c:	e002      	b.n	81013a4 <vListInsert+0x2e>
 810139e:	68fb      	ldr	r3, [r7, #12]
 81013a0:	685b      	ldr	r3, [r3, #4]
 81013a2:	60fb      	str	r3, [r7, #12]
 81013a4:	68fb      	ldr	r3, [r7, #12]
 81013a6:	685b      	ldr	r3, [r3, #4]
 81013a8:	681b      	ldr	r3, [r3, #0]
 81013aa:	68ba      	ldr	r2, [r7, #8]
 81013ac:	429a      	cmp	r2, r3
 81013ae:	d2f6      	bcs.n	810139e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 81013b0:	68fb      	ldr	r3, [r7, #12]
 81013b2:	685a      	ldr	r2, [r3, #4]
 81013b4:	683b      	ldr	r3, [r7, #0]
 81013b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 81013b8:	683b      	ldr	r3, [r7, #0]
 81013ba:	685b      	ldr	r3, [r3, #4]
 81013bc:	683a      	ldr	r2, [r7, #0]
 81013be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 81013c0:	683b      	ldr	r3, [r7, #0]
 81013c2:	68fa      	ldr	r2, [r7, #12]
 81013c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 81013c6:	68fb      	ldr	r3, [r7, #12]
 81013c8:	683a      	ldr	r2, [r7, #0]
 81013ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 81013cc:	683b      	ldr	r3, [r7, #0]
 81013ce:	687a      	ldr	r2, [r7, #4]
 81013d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	681b      	ldr	r3, [r3, #0]
 81013d6:	1c5a      	adds	r2, r3, #1
 81013d8:	687b      	ldr	r3, [r7, #4]
 81013da:	601a      	str	r2, [r3, #0]
}
 81013dc:	bf00      	nop
 81013de:	3714      	adds	r7, #20
 81013e0:	46bd      	mov	sp, r7
 81013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013e6:	4770      	bx	lr

081013e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 81013e8:	b480      	push	{r7}
 81013ea:	b085      	sub	sp, #20
 81013ec:	af00      	add	r7, sp, #0
 81013ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 81013f0:	687b      	ldr	r3, [r7, #4]
 81013f2:	691b      	ldr	r3, [r3, #16]
 81013f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 81013f6:	687b      	ldr	r3, [r7, #4]
 81013f8:	685b      	ldr	r3, [r3, #4]
 81013fa:	687a      	ldr	r2, [r7, #4]
 81013fc:	6892      	ldr	r2, [r2, #8]
 81013fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8101400:	687b      	ldr	r3, [r7, #4]
 8101402:	689b      	ldr	r3, [r3, #8]
 8101404:	687a      	ldr	r2, [r7, #4]
 8101406:	6852      	ldr	r2, [r2, #4]
 8101408:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 810140a:	68fb      	ldr	r3, [r7, #12]
 810140c:	685b      	ldr	r3, [r3, #4]
 810140e:	687a      	ldr	r2, [r7, #4]
 8101410:	429a      	cmp	r2, r3
 8101412:	d103      	bne.n	810141c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8101414:	687b      	ldr	r3, [r7, #4]
 8101416:	689a      	ldr	r2, [r3, #8]
 8101418:	68fb      	ldr	r3, [r7, #12]
 810141a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 810141c:	687b      	ldr	r3, [r7, #4]
 810141e:	2200      	movs	r2, #0
 8101420:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8101422:	68fb      	ldr	r3, [r7, #12]
 8101424:	681b      	ldr	r3, [r3, #0]
 8101426:	1e5a      	subs	r2, r3, #1
 8101428:	68fb      	ldr	r3, [r7, #12]
 810142a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 810142c:	68fb      	ldr	r3, [r7, #12]
 810142e:	681b      	ldr	r3, [r3, #0]
}
 8101430:	4618      	mov	r0, r3
 8101432:	3714      	adds	r7, #20
 8101434:	46bd      	mov	sp, r7
 8101436:	f85d 7b04 	ldr.w	r7, [sp], #4
 810143a:	4770      	bx	lr

0810143c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 810143c:	b480      	push	{r7}
 810143e:	b085      	sub	sp, #20
 8101440:	af00      	add	r7, sp, #0
 8101442:	60f8      	str	r0, [r7, #12]
 8101444:	60b9      	str	r1, [r7, #8]
 8101446:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8101448:	68fb      	ldr	r3, [r7, #12]
 810144a:	3b04      	subs	r3, #4
 810144c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 810144e:	68fb      	ldr	r3, [r7, #12]
 8101450:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8101454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8101456:	68fb      	ldr	r3, [r7, #12]
 8101458:	3b04      	subs	r3, #4
 810145a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 810145c:	68bb      	ldr	r3, [r7, #8]
 810145e:	f023 0201 	bic.w	r2, r3, #1
 8101462:	68fb      	ldr	r3, [r7, #12]
 8101464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8101466:	68fb      	ldr	r3, [r7, #12]
 8101468:	3b04      	subs	r3, #4
 810146a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 810146c:	4a0c      	ldr	r2, [pc, #48]	@ (81014a0 <pxPortInitialiseStack+0x64>)
 810146e:	68fb      	ldr	r3, [r7, #12]
 8101470:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8101472:	68fb      	ldr	r3, [r7, #12]
 8101474:	3b14      	subs	r3, #20
 8101476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8101478:	687a      	ldr	r2, [r7, #4]
 810147a:	68fb      	ldr	r3, [r7, #12]
 810147c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 810147e:	68fb      	ldr	r3, [r7, #12]
 8101480:	3b04      	subs	r3, #4
 8101482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8101484:	68fb      	ldr	r3, [r7, #12]
 8101486:	f06f 0202 	mvn.w	r2, #2
 810148a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 810148c:	68fb      	ldr	r3, [r7, #12]
 810148e:	3b20      	subs	r3, #32
 8101490:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8101492:	68fb      	ldr	r3, [r7, #12]
}
 8101494:	4618      	mov	r0, r3
 8101496:	3714      	adds	r7, #20
 8101498:	46bd      	mov	sp, r7
 810149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810149e:	4770      	bx	lr
 81014a0:	081014a5 	.word	0x081014a5

081014a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 81014a4:	b480      	push	{r7}
 81014a6:	b085      	sub	sp, #20
 81014a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 81014aa:	2300      	movs	r3, #0
 81014ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 81014ae:	4b13      	ldr	r3, [pc, #76]	@ (81014fc <prvTaskExitError+0x58>)
 81014b0:	681b      	ldr	r3, [r3, #0]
 81014b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81014b6:	d00b      	beq.n	81014d0 <prvTaskExitError+0x2c>
	__asm volatile
 81014b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81014bc:	f383 8811 	msr	BASEPRI, r3
 81014c0:	f3bf 8f6f 	isb	sy
 81014c4:	f3bf 8f4f 	dsb	sy
 81014c8:	60fb      	str	r3, [r7, #12]
}
 81014ca:	bf00      	nop
 81014cc:	bf00      	nop
 81014ce:	e7fd      	b.n	81014cc <prvTaskExitError+0x28>
	__asm volatile
 81014d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81014d4:	f383 8811 	msr	BASEPRI, r3
 81014d8:	f3bf 8f6f 	isb	sy
 81014dc:	f3bf 8f4f 	dsb	sy
 81014e0:	60bb      	str	r3, [r7, #8]
}
 81014e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81014e4:	bf00      	nop
 81014e6:	687b      	ldr	r3, [r7, #4]
 81014e8:	2b00      	cmp	r3, #0
 81014ea:	d0fc      	beq.n	81014e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81014ec:	bf00      	nop
 81014ee:	bf00      	nop
 81014f0:	3714      	adds	r7, #20
 81014f2:	46bd      	mov	sp, r7
 81014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014f8:	4770      	bx	lr
 81014fa:	bf00      	nop
 81014fc:	10000010 	.word	0x10000010

08101500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8101500:	4b07      	ldr	r3, [pc, #28]	@ (8101520 <pxCurrentTCBConst2>)
 8101502:	6819      	ldr	r1, [r3, #0]
 8101504:	6808      	ldr	r0, [r1, #0]
 8101506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810150a:	f380 8809 	msr	PSP, r0
 810150e:	f3bf 8f6f 	isb	sy
 8101512:	f04f 0000 	mov.w	r0, #0
 8101516:	f380 8811 	msr	BASEPRI, r0
 810151a:	4770      	bx	lr
 810151c:	f3af 8000 	nop.w

08101520 <pxCurrentTCBConst2>:
 8101520:	1000435c 	.word	0x1000435c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8101524:	bf00      	nop
 8101526:	bf00      	nop

08101528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8101528:	4808      	ldr	r0, [pc, #32]	@ (810154c <prvPortStartFirstTask+0x24>)
 810152a:	6800      	ldr	r0, [r0, #0]
 810152c:	6800      	ldr	r0, [r0, #0]
 810152e:	f380 8808 	msr	MSP, r0
 8101532:	f04f 0000 	mov.w	r0, #0
 8101536:	f380 8814 	msr	CONTROL, r0
 810153a:	b662      	cpsie	i
 810153c:	b661      	cpsie	f
 810153e:	f3bf 8f4f 	dsb	sy
 8101542:	f3bf 8f6f 	isb	sy
 8101546:	df00      	svc	0
 8101548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810154a:	bf00      	nop
 810154c:	e000ed08 	.word	0xe000ed08

08101550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8101550:	b580      	push	{r7, lr}
 8101552:	b086      	sub	sp, #24
 8101554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8101556:	4b47      	ldr	r3, [pc, #284]	@ (8101674 <xPortStartScheduler+0x124>)
 8101558:	681b      	ldr	r3, [r3, #0]
 810155a:	4a47      	ldr	r2, [pc, #284]	@ (8101678 <xPortStartScheduler+0x128>)
 810155c:	4293      	cmp	r3, r2
 810155e:	d10b      	bne.n	8101578 <xPortStartScheduler+0x28>
	__asm volatile
 8101560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101564:	f383 8811 	msr	BASEPRI, r3
 8101568:	f3bf 8f6f 	isb	sy
 810156c:	f3bf 8f4f 	dsb	sy
 8101570:	60fb      	str	r3, [r7, #12]
}
 8101572:	bf00      	nop
 8101574:	bf00      	nop
 8101576:	e7fd      	b.n	8101574 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8101578:	4b3e      	ldr	r3, [pc, #248]	@ (8101674 <xPortStartScheduler+0x124>)
 810157a:	681b      	ldr	r3, [r3, #0]
 810157c:	4a3f      	ldr	r2, [pc, #252]	@ (810167c <xPortStartScheduler+0x12c>)
 810157e:	4293      	cmp	r3, r2
 8101580:	d10b      	bne.n	810159a <xPortStartScheduler+0x4a>
	__asm volatile
 8101582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101586:	f383 8811 	msr	BASEPRI, r3
 810158a:	f3bf 8f6f 	isb	sy
 810158e:	f3bf 8f4f 	dsb	sy
 8101592:	613b      	str	r3, [r7, #16]
}
 8101594:	bf00      	nop
 8101596:	bf00      	nop
 8101598:	e7fd      	b.n	8101596 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 810159a:	4b39      	ldr	r3, [pc, #228]	@ (8101680 <xPortStartScheduler+0x130>)
 810159c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810159e:	697b      	ldr	r3, [r7, #20]
 81015a0:	781b      	ldrb	r3, [r3, #0]
 81015a2:	b2db      	uxtb	r3, r3
 81015a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 81015a6:	697b      	ldr	r3, [r7, #20]
 81015a8:	22ff      	movs	r2, #255	@ 0xff
 81015aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 81015ac:	697b      	ldr	r3, [r7, #20]
 81015ae:	781b      	ldrb	r3, [r3, #0]
 81015b0:	b2db      	uxtb	r3, r3
 81015b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 81015b4:	78fb      	ldrb	r3, [r7, #3]
 81015b6:	b2db      	uxtb	r3, r3
 81015b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 81015bc:	b2da      	uxtb	r2, r3
 81015be:	4b31      	ldr	r3, [pc, #196]	@ (8101684 <xPortStartScheduler+0x134>)
 81015c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 81015c2:	4b31      	ldr	r3, [pc, #196]	@ (8101688 <xPortStartScheduler+0x138>)
 81015c4:	2207      	movs	r2, #7
 81015c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81015c8:	e009      	b.n	81015de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 81015ca:	4b2f      	ldr	r3, [pc, #188]	@ (8101688 <xPortStartScheduler+0x138>)
 81015cc:	681b      	ldr	r3, [r3, #0]
 81015ce:	3b01      	subs	r3, #1
 81015d0:	4a2d      	ldr	r2, [pc, #180]	@ (8101688 <xPortStartScheduler+0x138>)
 81015d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81015d4:	78fb      	ldrb	r3, [r7, #3]
 81015d6:	b2db      	uxtb	r3, r3
 81015d8:	005b      	lsls	r3, r3, #1
 81015da:	b2db      	uxtb	r3, r3
 81015dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81015de:	78fb      	ldrb	r3, [r7, #3]
 81015e0:	b2db      	uxtb	r3, r3
 81015e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81015e6:	2b80      	cmp	r3, #128	@ 0x80
 81015e8:	d0ef      	beq.n	81015ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81015ea:	4b27      	ldr	r3, [pc, #156]	@ (8101688 <xPortStartScheduler+0x138>)
 81015ec:	681b      	ldr	r3, [r3, #0]
 81015ee:	f1c3 0307 	rsb	r3, r3, #7
 81015f2:	2b04      	cmp	r3, #4
 81015f4:	d00b      	beq.n	810160e <xPortStartScheduler+0xbe>
	__asm volatile
 81015f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81015fa:	f383 8811 	msr	BASEPRI, r3
 81015fe:	f3bf 8f6f 	isb	sy
 8101602:	f3bf 8f4f 	dsb	sy
 8101606:	60bb      	str	r3, [r7, #8]
}
 8101608:	bf00      	nop
 810160a:	bf00      	nop
 810160c:	e7fd      	b.n	810160a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 810160e:	4b1e      	ldr	r3, [pc, #120]	@ (8101688 <xPortStartScheduler+0x138>)
 8101610:	681b      	ldr	r3, [r3, #0]
 8101612:	021b      	lsls	r3, r3, #8
 8101614:	4a1c      	ldr	r2, [pc, #112]	@ (8101688 <xPortStartScheduler+0x138>)
 8101616:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8101618:	4b1b      	ldr	r3, [pc, #108]	@ (8101688 <xPortStartScheduler+0x138>)
 810161a:	681b      	ldr	r3, [r3, #0]
 810161c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8101620:	4a19      	ldr	r2, [pc, #100]	@ (8101688 <xPortStartScheduler+0x138>)
 8101622:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8101624:	687b      	ldr	r3, [r7, #4]
 8101626:	b2da      	uxtb	r2, r3
 8101628:	697b      	ldr	r3, [r7, #20]
 810162a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 810162c:	4b17      	ldr	r3, [pc, #92]	@ (810168c <xPortStartScheduler+0x13c>)
 810162e:	681b      	ldr	r3, [r3, #0]
 8101630:	4a16      	ldr	r2, [pc, #88]	@ (810168c <xPortStartScheduler+0x13c>)
 8101632:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8101636:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8101638:	4b14      	ldr	r3, [pc, #80]	@ (810168c <xPortStartScheduler+0x13c>)
 810163a:	681b      	ldr	r3, [r3, #0]
 810163c:	4a13      	ldr	r2, [pc, #76]	@ (810168c <xPortStartScheduler+0x13c>)
 810163e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8101642:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8101644:	f000 f8da 	bl	81017fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8101648:	4b11      	ldr	r3, [pc, #68]	@ (8101690 <xPortStartScheduler+0x140>)
 810164a:	2200      	movs	r2, #0
 810164c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 810164e:	f000 f8f9 	bl	8101844 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8101652:	4b10      	ldr	r3, [pc, #64]	@ (8101694 <xPortStartScheduler+0x144>)
 8101654:	681b      	ldr	r3, [r3, #0]
 8101656:	4a0f      	ldr	r2, [pc, #60]	@ (8101694 <xPortStartScheduler+0x144>)
 8101658:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 810165c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 810165e:	f7ff ff63 	bl	8101528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8101662:	f001 f9ef 	bl	8102a44 <vTaskSwitchContext>
	prvTaskExitError();
 8101666:	f7ff ff1d 	bl	81014a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810166a:	2300      	movs	r3, #0
}
 810166c:	4618      	mov	r0, r3
 810166e:	3718      	adds	r7, #24
 8101670:	46bd      	mov	sp, r7
 8101672:	bd80      	pop	{r7, pc}
 8101674:	e000ed00 	.word	0xe000ed00
 8101678:	410fc271 	.word	0x410fc271
 810167c:	410fc270 	.word	0x410fc270
 8101680:	e000e400 	.word	0xe000e400
 8101684:	10004314 	.word	0x10004314
 8101688:	10004318 	.word	0x10004318
 810168c:	e000ed20 	.word	0xe000ed20
 8101690:	10000010 	.word	0x10000010
 8101694:	e000ef34 	.word	0xe000ef34

08101698 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8101698:	b480      	push	{r7}
 810169a:	b083      	sub	sp, #12
 810169c:	af00      	add	r7, sp, #0
	__asm volatile
 810169e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81016a2:	f383 8811 	msr	BASEPRI, r3
 81016a6:	f3bf 8f6f 	isb	sy
 81016aa:	f3bf 8f4f 	dsb	sy
 81016ae:	607b      	str	r3, [r7, #4]
}
 81016b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 81016b2:	4b10      	ldr	r3, [pc, #64]	@ (81016f4 <vPortEnterCritical+0x5c>)
 81016b4:	681b      	ldr	r3, [r3, #0]
 81016b6:	3301      	adds	r3, #1
 81016b8:	4a0e      	ldr	r2, [pc, #56]	@ (81016f4 <vPortEnterCritical+0x5c>)
 81016ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 81016bc:	4b0d      	ldr	r3, [pc, #52]	@ (81016f4 <vPortEnterCritical+0x5c>)
 81016be:	681b      	ldr	r3, [r3, #0]
 81016c0:	2b01      	cmp	r3, #1
 81016c2:	d110      	bne.n	81016e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 81016c4:	4b0c      	ldr	r3, [pc, #48]	@ (81016f8 <vPortEnterCritical+0x60>)
 81016c6:	681b      	ldr	r3, [r3, #0]
 81016c8:	b2db      	uxtb	r3, r3
 81016ca:	2b00      	cmp	r3, #0
 81016cc:	d00b      	beq.n	81016e6 <vPortEnterCritical+0x4e>
	__asm volatile
 81016ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81016d2:	f383 8811 	msr	BASEPRI, r3
 81016d6:	f3bf 8f6f 	isb	sy
 81016da:	f3bf 8f4f 	dsb	sy
 81016de:	603b      	str	r3, [r7, #0]
}
 81016e0:	bf00      	nop
 81016e2:	bf00      	nop
 81016e4:	e7fd      	b.n	81016e2 <vPortEnterCritical+0x4a>
	}
}
 81016e6:	bf00      	nop
 81016e8:	370c      	adds	r7, #12
 81016ea:	46bd      	mov	sp, r7
 81016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016f0:	4770      	bx	lr
 81016f2:	bf00      	nop
 81016f4:	10000010 	.word	0x10000010
 81016f8:	e000ed04 	.word	0xe000ed04

081016fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81016fc:	b480      	push	{r7}
 81016fe:	b083      	sub	sp, #12
 8101700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8101702:	4b12      	ldr	r3, [pc, #72]	@ (810174c <vPortExitCritical+0x50>)
 8101704:	681b      	ldr	r3, [r3, #0]
 8101706:	2b00      	cmp	r3, #0
 8101708:	d10b      	bne.n	8101722 <vPortExitCritical+0x26>
	__asm volatile
 810170a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810170e:	f383 8811 	msr	BASEPRI, r3
 8101712:	f3bf 8f6f 	isb	sy
 8101716:	f3bf 8f4f 	dsb	sy
 810171a:	607b      	str	r3, [r7, #4]
}
 810171c:	bf00      	nop
 810171e:	bf00      	nop
 8101720:	e7fd      	b.n	810171e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8101722:	4b0a      	ldr	r3, [pc, #40]	@ (810174c <vPortExitCritical+0x50>)
 8101724:	681b      	ldr	r3, [r3, #0]
 8101726:	3b01      	subs	r3, #1
 8101728:	4a08      	ldr	r2, [pc, #32]	@ (810174c <vPortExitCritical+0x50>)
 810172a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 810172c:	4b07      	ldr	r3, [pc, #28]	@ (810174c <vPortExitCritical+0x50>)
 810172e:	681b      	ldr	r3, [r3, #0]
 8101730:	2b00      	cmp	r3, #0
 8101732:	d105      	bne.n	8101740 <vPortExitCritical+0x44>
 8101734:	2300      	movs	r3, #0
 8101736:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8101738:	683b      	ldr	r3, [r7, #0]
 810173a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 810173e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8101740:	bf00      	nop
 8101742:	370c      	adds	r7, #12
 8101744:	46bd      	mov	sp, r7
 8101746:	f85d 7b04 	ldr.w	r7, [sp], #4
 810174a:	4770      	bx	lr
 810174c:	10000010 	.word	0x10000010

08101750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8101750:	f3ef 8009 	mrs	r0, PSP
 8101754:	f3bf 8f6f 	isb	sy
 8101758:	4b15      	ldr	r3, [pc, #84]	@ (81017b0 <pxCurrentTCBConst>)
 810175a:	681a      	ldr	r2, [r3, #0]
 810175c:	f01e 0f10 	tst.w	lr, #16
 8101760:	bf08      	it	eq
 8101762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8101766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810176a:	6010      	str	r0, [r2, #0]
 810176c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8101770:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8101774:	f380 8811 	msr	BASEPRI, r0
 8101778:	f3bf 8f4f 	dsb	sy
 810177c:	f3bf 8f6f 	isb	sy
 8101780:	f001 f960 	bl	8102a44 <vTaskSwitchContext>
 8101784:	f04f 0000 	mov.w	r0, #0
 8101788:	f380 8811 	msr	BASEPRI, r0
 810178c:	bc09      	pop	{r0, r3}
 810178e:	6819      	ldr	r1, [r3, #0]
 8101790:	6808      	ldr	r0, [r1, #0]
 8101792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8101796:	f01e 0f10 	tst.w	lr, #16
 810179a:	bf08      	it	eq
 810179c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 81017a0:	f380 8809 	msr	PSP, r0
 81017a4:	f3bf 8f6f 	isb	sy
 81017a8:	4770      	bx	lr
 81017aa:	bf00      	nop
 81017ac:	f3af 8000 	nop.w

081017b0 <pxCurrentTCBConst>:
 81017b0:	1000435c 	.word	0x1000435c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 81017b4:	bf00      	nop
 81017b6:	bf00      	nop

081017b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 81017b8:	b580      	push	{r7, lr}
 81017ba:	b082      	sub	sp, #8
 81017bc:	af00      	add	r7, sp, #0
	__asm volatile
 81017be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81017c2:	f383 8811 	msr	BASEPRI, r3
 81017c6:	f3bf 8f6f 	isb	sy
 81017ca:	f3bf 8f4f 	dsb	sy
 81017ce:	607b      	str	r3, [r7, #4]
}
 81017d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81017d2:	f001 f87d 	bl	81028d0 <xTaskIncrementTick>
 81017d6:	4603      	mov	r3, r0
 81017d8:	2b00      	cmp	r3, #0
 81017da:	d003      	beq.n	81017e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81017dc:	4b06      	ldr	r3, [pc, #24]	@ (81017f8 <xPortSysTickHandler+0x40>)
 81017de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81017e2:	601a      	str	r2, [r3, #0]
 81017e4:	2300      	movs	r3, #0
 81017e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 81017e8:	683b      	ldr	r3, [r7, #0]
 81017ea:	f383 8811 	msr	BASEPRI, r3
}
 81017ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81017f0:	bf00      	nop
 81017f2:	3708      	adds	r7, #8
 81017f4:	46bd      	mov	sp, r7
 81017f6:	bd80      	pop	{r7, pc}
 81017f8:	e000ed04 	.word	0xe000ed04

081017fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81017fc:	b480      	push	{r7}
 81017fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8101800:	4b0b      	ldr	r3, [pc, #44]	@ (8101830 <vPortSetupTimerInterrupt+0x34>)
 8101802:	2200      	movs	r2, #0
 8101804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8101806:	4b0b      	ldr	r3, [pc, #44]	@ (8101834 <vPortSetupTimerInterrupt+0x38>)
 8101808:	2200      	movs	r2, #0
 810180a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 810180c:	4b0a      	ldr	r3, [pc, #40]	@ (8101838 <vPortSetupTimerInterrupt+0x3c>)
 810180e:	681b      	ldr	r3, [r3, #0]
 8101810:	4a0a      	ldr	r2, [pc, #40]	@ (810183c <vPortSetupTimerInterrupt+0x40>)
 8101812:	fba2 2303 	umull	r2, r3, r2, r3
 8101816:	099b      	lsrs	r3, r3, #6
 8101818:	4a09      	ldr	r2, [pc, #36]	@ (8101840 <vPortSetupTimerInterrupt+0x44>)
 810181a:	3b01      	subs	r3, #1
 810181c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 810181e:	4b04      	ldr	r3, [pc, #16]	@ (8101830 <vPortSetupTimerInterrupt+0x34>)
 8101820:	2207      	movs	r2, #7
 8101822:	601a      	str	r2, [r3, #0]
}
 8101824:	bf00      	nop
 8101826:	46bd      	mov	sp, r7
 8101828:	f85d 7b04 	ldr.w	r7, [sp], #4
 810182c:	4770      	bx	lr
 810182e:	bf00      	nop
 8101830:	e000e010 	.word	0xe000e010
 8101834:	e000e018 	.word	0xe000e018
 8101838:	10000004 	.word	0x10000004
 810183c:	10624dd3 	.word	0x10624dd3
 8101840:	e000e014 	.word	0xe000e014

08101844 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8101844:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8101854 <vPortEnableVFP+0x10>
 8101848:	6801      	ldr	r1, [r0, #0]
 810184a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810184e:	6001      	str	r1, [r0, #0]
 8101850:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8101852:	bf00      	nop
 8101854:	e000ed88 	.word	0xe000ed88

08101858 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8101858:	b480      	push	{r7}
 810185a:	b085      	sub	sp, #20
 810185c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810185e:	f3ef 8305 	mrs	r3, IPSR
 8101862:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8101864:	68fb      	ldr	r3, [r7, #12]
 8101866:	2b0f      	cmp	r3, #15
 8101868:	d915      	bls.n	8101896 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810186a:	4a18      	ldr	r2, [pc, #96]	@ (81018cc <vPortValidateInterruptPriority+0x74>)
 810186c:	68fb      	ldr	r3, [r7, #12]
 810186e:	4413      	add	r3, r2
 8101870:	781b      	ldrb	r3, [r3, #0]
 8101872:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8101874:	4b16      	ldr	r3, [pc, #88]	@ (81018d0 <vPortValidateInterruptPriority+0x78>)
 8101876:	781b      	ldrb	r3, [r3, #0]
 8101878:	7afa      	ldrb	r2, [r7, #11]
 810187a:	429a      	cmp	r2, r3
 810187c:	d20b      	bcs.n	8101896 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 810187e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101882:	f383 8811 	msr	BASEPRI, r3
 8101886:	f3bf 8f6f 	isb	sy
 810188a:	f3bf 8f4f 	dsb	sy
 810188e:	607b      	str	r3, [r7, #4]
}
 8101890:	bf00      	nop
 8101892:	bf00      	nop
 8101894:	e7fd      	b.n	8101892 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8101896:	4b0f      	ldr	r3, [pc, #60]	@ (81018d4 <vPortValidateInterruptPriority+0x7c>)
 8101898:	681b      	ldr	r3, [r3, #0]
 810189a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 810189e:	4b0e      	ldr	r3, [pc, #56]	@ (81018d8 <vPortValidateInterruptPriority+0x80>)
 81018a0:	681b      	ldr	r3, [r3, #0]
 81018a2:	429a      	cmp	r2, r3
 81018a4:	d90b      	bls.n	81018be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 81018a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81018aa:	f383 8811 	msr	BASEPRI, r3
 81018ae:	f3bf 8f6f 	isb	sy
 81018b2:	f3bf 8f4f 	dsb	sy
 81018b6:	603b      	str	r3, [r7, #0]
}
 81018b8:	bf00      	nop
 81018ba:	bf00      	nop
 81018bc:	e7fd      	b.n	81018ba <vPortValidateInterruptPriority+0x62>
	}
 81018be:	bf00      	nop
 81018c0:	3714      	adds	r7, #20
 81018c2:	46bd      	mov	sp, r7
 81018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018c8:	4770      	bx	lr
 81018ca:	bf00      	nop
 81018cc:	e000e3f0 	.word	0xe000e3f0
 81018d0:	10004314 	.word	0x10004314
 81018d4:	e000ed0c 	.word	0xe000ed0c
 81018d8:	10004318 	.word	0x10004318

081018dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81018dc:	b580      	push	{r7, lr}
 81018de:	b084      	sub	sp, #16
 81018e0:	af00      	add	r7, sp, #0
 81018e2:	6078      	str	r0, [r7, #4]
 81018e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81018e6:	687b      	ldr	r3, [r7, #4]
 81018e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81018ea:	68fb      	ldr	r3, [r7, #12]
 81018ec:	2b00      	cmp	r3, #0
 81018ee:	d10b      	bne.n	8101908 <xQueueGenericReset+0x2c>
	__asm volatile
 81018f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81018f4:	f383 8811 	msr	BASEPRI, r3
 81018f8:	f3bf 8f6f 	isb	sy
 81018fc:	f3bf 8f4f 	dsb	sy
 8101900:	60bb      	str	r3, [r7, #8]
}
 8101902:	bf00      	nop
 8101904:	bf00      	nop
 8101906:	e7fd      	b.n	8101904 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8101908:	f7ff fec6 	bl	8101698 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810190c:	68fb      	ldr	r3, [r7, #12]
 810190e:	681a      	ldr	r2, [r3, #0]
 8101910:	68fb      	ldr	r3, [r7, #12]
 8101912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101914:	68f9      	ldr	r1, [r7, #12]
 8101916:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8101918:	fb01 f303 	mul.w	r3, r1, r3
 810191c:	441a      	add	r2, r3
 810191e:	68fb      	ldr	r3, [r7, #12]
 8101920:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8101922:	68fb      	ldr	r3, [r7, #12]
 8101924:	2200      	movs	r2, #0
 8101926:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8101928:	68fb      	ldr	r3, [r7, #12]
 810192a:	681a      	ldr	r2, [r3, #0]
 810192c:	68fb      	ldr	r3, [r7, #12]
 810192e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8101930:	68fb      	ldr	r3, [r7, #12]
 8101932:	681a      	ldr	r2, [r3, #0]
 8101934:	68fb      	ldr	r3, [r7, #12]
 8101936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101938:	3b01      	subs	r3, #1
 810193a:	68f9      	ldr	r1, [r7, #12]
 810193c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 810193e:	fb01 f303 	mul.w	r3, r1, r3
 8101942:	441a      	add	r2, r3
 8101944:	68fb      	ldr	r3, [r7, #12]
 8101946:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8101948:	68fb      	ldr	r3, [r7, #12]
 810194a:	22ff      	movs	r2, #255	@ 0xff
 810194c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8101950:	68fb      	ldr	r3, [r7, #12]
 8101952:	22ff      	movs	r2, #255	@ 0xff
 8101954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8101958:	683b      	ldr	r3, [r7, #0]
 810195a:	2b00      	cmp	r3, #0
 810195c:	d114      	bne.n	8101988 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810195e:	68fb      	ldr	r3, [r7, #12]
 8101960:	691b      	ldr	r3, [r3, #16]
 8101962:	2b00      	cmp	r3, #0
 8101964:	d01a      	beq.n	810199c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8101966:	68fb      	ldr	r3, [r7, #12]
 8101968:	3310      	adds	r3, #16
 810196a:	4618      	mov	r0, r3
 810196c:	f001 f91a 	bl	8102ba4 <xTaskRemoveFromEventList>
 8101970:	4603      	mov	r3, r0
 8101972:	2b00      	cmp	r3, #0
 8101974:	d012      	beq.n	810199c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8101976:	4b0d      	ldr	r3, [pc, #52]	@ (81019ac <xQueueGenericReset+0xd0>)
 8101978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810197c:	601a      	str	r2, [r3, #0]
 810197e:	f3bf 8f4f 	dsb	sy
 8101982:	f3bf 8f6f 	isb	sy
 8101986:	e009      	b.n	810199c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8101988:	68fb      	ldr	r3, [r7, #12]
 810198a:	3310      	adds	r3, #16
 810198c:	4618      	mov	r0, r3
 810198e:	f7ff fca1 	bl	81012d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8101992:	68fb      	ldr	r3, [r7, #12]
 8101994:	3324      	adds	r3, #36	@ 0x24
 8101996:	4618      	mov	r0, r3
 8101998:	f7ff fc9c 	bl	81012d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 810199c:	f7ff feae 	bl	81016fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 81019a0:	2301      	movs	r3, #1
}
 81019a2:	4618      	mov	r0, r3
 81019a4:	3710      	adds	r7, #16
 81019a6:	46bd      	mov	sp, r7
 81019a8:	bd80      	pop	{r7, pc}
 81019aa:	bf00      	nop
 81019ac:	e000ed04 	.word	0xe000ed04

081019b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 81019b0:	b580      	push	{r7, lr}
 81019b2:	b08e      	sub	sp, #56	@ 0x38
 81019b4:	af02      	add	r7, sp, #8
 81019b6:	60f8      	str	r0, [r7, #12]
 81019b8:	60b9      	str	r1, [r7, #8]
 81019ba:	607a      	str	r2, [r7, #4]
 81019bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 81019be:	68fb      	ldr	r3, [r7, #12]
 81019c0:	2b00      	cmp	r3, #0
 81019c2:	d10b      	bne.n	81019dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 81019c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81019c8:	f383 8811 	msr	BASEPRI, r3
 81019cc:	f3bf 8f6f 	isb	sy
 81019d0:	f3bf 8f4f 	dsb	sy
 81019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 81019d6:	bf00      	nop
 81019d8:	bf00      	nop
 81019da:	e7fd      	b.n	81019d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 81019dc:	683b      	ldr	r3, [r7, #0]
 81019de:	2b00      	cmp	r3, #0
 81019e0:	d10b      	bne.n	81019fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 81019e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81019e6:	f383 8811 	msr	BASEPRI, r3
 81019ea:	f3bf 8f6f 	isb	sy
 81019ee:	f3bf 8f4f 	dsb	sy
 81019f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 81019f4:	bf00      	nop
 81019f6:	bf00      	nop
 81019f8:	e7fd      	b.n	81019f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 81019fa:	687b      	ldr	r3, [r7, #4]
 81019fc:	2b00      	cmp	r3, #0
 81019fe:	d002      	beq.n	8101a06 <xQueueGenericCreateStatic+0x56>
 8101a00:	68bb      	ldr	r3, [r7, #8]
 8101a02:	2b00      	cmp	r3, #0
 8101a04:	d001      	beq.n	8101a0a <xQueueGenericCreateStatic+0x5a>
 8101a06:	2301      	movs	r3, #1
 8101a08:	e000      	b.n	8101a0c <xQueueGenericCreateStatic+0x5c>
 8101a0a:	2300      	movs	r3, #0
 8101a0c:	2b00      	cmp	r3, #0
 8101a0e:	d10b      	bne.n	8101a28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8101a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101a14:	f383 8811 	msr	BASEPRI, r3
 8101a18:	f3bf 8f6f 	isb	sy
 8101a1c:	f3bf 8f4f 	dsb	sy
 8101a20:	623b      	str	r3, [r7, #32]
}
 8101a22:	bf00      	nop
 8101a24:	bf00      	nop
 8101a26:	e7fd      	b.n	8101a24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8101a28:	687b      	ldr	r3, [r7, #4]
 8101a2a:	2b00      	cmp	r3, #0
 8101a2c:	d102      	bne.n	8101a34 <xQueueGenericCreateStatic+0x84>
 8101a2e:	68bb      	ldr	r3, [r7, #8]
 8101a30:	2b00      	cmp	r3, #0
 8101a32:	d101      	bne.n	8101a38 <xQueueGenericCreateStatic+0x88>
 8101a34:	2301      	movs	r3, #1
 8101a36:	e000      	b.n	8101a3a <xQueueGenericCreateStatic+0x8a>
 8101a38:	2300      	movs	r3, #0
 8101a3a:	2b00      	cmp	r3, #0
 8101a3c:	d10b      	bne.n	8101a56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8101a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101a42:	f383 8811 	msr	BASEPRI, r3
 8101a46:	f3bf 8f6f 	isb	sy
 8101a4a:	f3bf 8f4f 	dsb	sy
 8101a4e:	61fb      	str	r3, [r7, #28]
}
 8101a50:	bf00      	nop
 8101a52:	bf00      	nop
 8101a54:	e7fd      	b.n	8101a52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8101a56:	2350      	movs	r3, #80	@ 0x50
 8101a58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8101a5a:	697b      	ldr	r3, [r7, #20]
 8101a5c:	2b50      	cmp	r3, #80	@ 0x50
 8101a5e:	d00b      	beq.n	8101a78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8101a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101a64:	f383 8811 	msr	BASEPRI, r3
 8101a68:	f3bf 8f6f 	isb	sy
 8101a6c:	f3bf 8f4f 	dsb	sy
 8101a70:	61bb      	str	r3, [r7, #24]
}
 8101a72:	bf00      	nop
 8101a74:	bf00      	nop
 8101a76:	e7fd      	b.n	8101a74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8101a78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8101a7a:	683b      	ldr	r3, [r7, #0]
 8101a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8101a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101a80:	2b00      	cmp	r3, #0
 8101a82:	d00d      	beq.n	8101aa0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8101a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101a86:	2201      	movs	r2, #1
 8101a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8101a8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8101a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101a92:	9300      	str	r3, [sp, #0]
 8101a94:	4613      	mov	r3, r2
 8101a96:	687a      	ldr	r2, [r7, #4]
 8101a98:	68b9      	ldr	r1, [r7, #8]
 8101a9a:	68f8      	ldr	r0, [r7, #12]
 8101a9c:	f000 f805 	bl	8101aaa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8101aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8101aa2:	4618      	mov	r0, r3
 8101aa4:	3730      	adds	r7, #48	@ 0x30
 8101aa6:	46bd      	mov	sp, r7
 8101aa8:	bd80      	pop	{r7, pc}

08101aaa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8101aaa:	b580      	push	{r7, lr}
 8101aac:	b084      	sub	sp, #16
 8101aae:	af00      	add	r7, sp, #0
 8101ab0:	60f8      	str	r0, [r7, #12]
 8101ab2:	60b9      	str	r1, [r7, #8]
 8101ab4:	607a      	str	r2, [r7, #4]
 8101ab6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8101ab8:	68bb      	ldr	r3, [r7, #8]
 8101aba:	2b00      	cmp	r3, #0
 8101abc:	d103      	bne.n	8101ac6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8101abe:	69bb      	ldr	r3, [r7, #24]
 8101ac0:	69ba      	ldr	r2, [r7, #24]
 8101ac2:	601a      	str	r2, [r3, #0]
 8101ac4:	e002      	b.n	8101acc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8101ac6:	69bb      	ldr	r3, [r7, #24]
 8101ac8:	687a      	ldr	r2, [r7, #4]
 8101aca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8101acc:	69bb      	ldr	r3, [r7, #24]
 8101ace:	68fa      	ldr	r2, [r7, #12]
 8101ad0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8101ad2:	69bb      	ldr	r3, [r7, #24]
 8101ad4:	68ba      	ldr	r2, [r7, #8]
 8101ad6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8101ad8:	2101      	movs	r1, #1
 8101ada:	69b8      	ldr	r0, [r7, #24]
 8101adc:	f7ff fefe 	bl	81018dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8101ae0:	69bb      	ldr	r3, [r7, #24]
 8101ae2:	78fa      	ldrb	r2, [r7, #3]
 8101ae4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8101ae8:	bf00      	nop
 8101aea:	3710      	adds	r7, #16
 8101aec:	46bd      	mov	sp, r7
 8101aee:	bd80      	pop	{r7, pc}

08101af0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8101af0:	b580      	push	{r7, lr}
 8101af2:	b08e      	sub	sp, #56	@ 0x38
 8101af4:	af00      	add	r7, sp, #0
 8101af6:	60f8      	str	r0, [r7, #12]
 8101af8:	60b9      	str	r1, [r7, #8]
 8101afa:	607a      	str	r2, [r7, #4]
 8101afc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8101afe:	2300      	movs	r3, #0
 8101b00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8101b02:	68fb      	ldr	r3, [r7, #12]
 8101b04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8101b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101b08:	2b00      	cmp	r3, #0
 8101b0a:	d10b      	bne.n	8101b24 <xQueueGenericSend+0x34>
	__asm volatile
 8101b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101b10:	f383 8811 	msr	BASEPRI, r3
 8101b14:	f3bf 8f6f 	isb	sy
 8101b18:	f3bf 8f4f 	dsb	sy
 8101b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8101b1e:	bf00      	nop
 8101b20:	bf00      	nop
 8101b22:	e7fd      	b.n	8101b20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8101b24:	68bb      	ldr	r3, [r7, #8]
 8101b26:	2b00      	cmp	r3, #0
 8101b28:	d103      	bne.n	8101b32 <xQueueGenericSend+0x42>
 8101b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8101b2e:	2b00      	cmp	r3, #0
 8101b30:	d101      	bne.n	8101b36 <xQueueGenericSend+0x46>
 8101b32:	2301      	movs	r3, #1
 8101b34:	e000      	b.n	8101b38 <xQueueGenericSend+0x48>
 8101b36:	2300      	movs	r3, #0
 8101b38:	2b00      	cmp	r3, #0
 8101b3a:	d10b      	bne.n	8101b54 <xQueueGenericSend+0x64>
	__asm volatile
 8101b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101b40:	f383 8811 	msr	BASEPRI, r3
 8101b44:	f3bf 8f6f 	isb	sy
 8101b48:	f3bf 8f4f 	dsb	sy
 8101b4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8101b4e:	bf00      	nop
 8101b50:	bf00      	nop
 8101b52:	e7fd      	b.n	8101b50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8101b54:	683b      	ldr	r3, [r7, #0]
 8101b56:	2b02      	cmp	r3, #2
 8101b58:	d103      	bne.n	8101b62 <xQueueGenericSend+0x72>
 8101b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101b5e:	2b01      	cmp	r3, #1
 8101b60:	d101      	bne.n	8101b66 <xQueueGenericSend+0x76>
 8101b62:	2301      	movs	r3, #1
 8101b64:	e000      	b.n	8101b68 <xQueueGenericSend+0x78>
 8101b66:	2300      	movs	r3, #0
 8101b68:	2b00      	cmp	r3, #0
 8101b6a:	d10b      	bne.n	8101b84 <xQueueGenericSend+0x94>
	__asm volatile
 8101b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101b70:	f383 8811 	msr	BASEPRI, r3
 8101b74:	f3bf 8f6f 	isb	sy
 8101b78:	f3bf 8f4f 	dsb	sy
 8101b7c:	623b      	str	r3, [r7, #32]
}
 8101b7e:	bf00      	nop
 8101b80:	bf00      	nop
 8101b82:	e7fd      	b.n	8101b80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8101b84:	f001 f9ce 	bl	8102f24 <xTaskGetSchedulerState>
 8101b88:	4603      	mov	r3, r0
 8101b8a:	2b00      	cmp	r3, #0
 8101b8c:	d102      	bne.n	8101b94 <xQueueGenericSend+0xa4>
 8101b8e:	687b      	ldr	r3, [r7, #4]
 8101b90:	2b00      	cmp	r3, #0
 8101b92:	d101      	bne.n	8101b98 <xQueueGenericSend+0xa8>
 8101b94:	2301      	movs	r3, #1
 8101b96:	e000      	b.n	8101b9a <xQueueGenericSend+0xaa>
 8101b98:	2300      	movs	r3, #0
 8101b9a:	2b00      	cmp	r3, #0
 8101b9c:	d10b      	bne.n	8101bb6 <xQueueGenericSend+0xc6>
	__asm volatile
 8101b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101ba2:	f383 8811 	msr	BASEPRI, r3
 8101ba6:	f3bf 8f6f 	isb	sy
 8101baa:	f3bf 8f4f 	dsb	sy
 8101bae:	61fb      	str	r3, [r7, #28]
}
 8101bb0:	bf00      	nop
 8101bb2:	bf00      	nop
 8101bb4:	e7fd      	b.n	8101bb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8101bb6:	f7ff fd6f 	bl	8101698 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8101bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101bbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8101bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101bc2:	429a      	cmp	r2, r3
 8101bc4:	d302      	bcc.n	8101bcc <xQueueGenericSend+0xdc>
 8101bc6:	683b      	ldr	r3, [r7, #0]
 8101bc8:	2b02      	cmp	r3, #2
 8101bca:	d129      	bne.n	8101c20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8101bcc:	683a      	ldr	r2, [r7, #0]
 8101bce:	68b9      	ldr	r1, [r7, #8]
 8101bd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8101bd2:	f000 fa0f 	bl	8101ff4 <prvCopyDataToQueue>
 8101bd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8101bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101bdc:	2b00      	cmp	r3, #0
 8101bde:	d010      	beq.n	8101c02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8101be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101be2:	3324      	adds	r3, #36	@ 0x24
 8101be4:	4618      	mov	r0, r3
 8101be6:	f000 ffdd 	bl	8102ba4 <xTaskRemoveFromEventList>
 8101bea:	4603      	mov	r3, r0
 8101bec:	2b00      	cmp	r3, #0
 8101bee:	d013      	beq.n	8101c18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8101bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8101cf0 <xQueueGenericSend+0x200>)
 8101bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8101bf6:	601a      	str	r2, [r3, #0]
 8101bf8:	f3bf 8f4f 	dsb	sy
 8101bfc:	f3bf 8f6f 	isb	sy
 8101c00:	e00a      	b.n	8101c18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8101c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101c04:	2b00      	cmp	r3, #0
 8101c06:	d007      	beq.n	8101c18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8101c08:	4b39      	ldr	r3, [pc, #228]	@ (8101cf0 <xQueueGenericSend+0x200>)
 8101c0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8101c0e:	601a      	str	r2, [r3, #0]
 8101c10:	f3bf 8f4f 	dsb	sy
 8101c14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8101c18:	f7ff fd70 	bl	81016fc <vPortExitCritical>
				return pdPASS;
 8101c1c:	2301      	movs	r3, #1
 8101c1e:	e063      	b.n	8101ce8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8101c20:	687b      	ldr	r3, [r7, #4]
 8101c22:	2b00      	cmp	r3, #0
 8101c24:	d103      	bne.n	8101c2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8101c26:	f7ff fd69 	bl	81016fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8101c2a:	2300      	movs	r3, #0
 8101c2c:	e05c      	b.n	8101ce8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8101c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8101c30:	2b00      	cmp	r3, #0
 8101c32:	d106      	bne.n	8101c42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8101c34:	f107 0314 	add.w	r3, r7, #20
 8101c38:	4618      	mov	r0, r3
 8101c3a:	f001 f817 	bl	8102c6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8101c3e:	2301      	movs	r3, #1
 8101c40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8101c42:	f7ff fd5b 	bl	81016fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8101c46:	f000 fd87 	bl	8102758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8101c4a:	f7ff fd25 	bl	8101698 <vPortEnterCritical>
 8101c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8101c54:	b25b      	sxtb	r3, r3
 8101c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101c5a:	d103      	bne.n	8101c64 <xQueueGenericSend+0x174>
 8101c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101c5e:	2200      	movs	r2, #0
 8101c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8101c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101c66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8101c6a:	b25b      	sxtb	r3, r3
 8101c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101c70:	d103      	bne.n	8101c7a <xQueueGenericSend+0x18a>
 8101c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101c74:	2200      	movs	r2, #0
 8101c76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8101c7a:	f7ff fd3f 	bl	81016fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8101c7e:	1d3a      	adds	r2, r7, #4
 8101c80:	f107 0314 	add.w	r3, r7, #20
 8101c84:	4611      	mov	r1, r2
 8101c86:	4618      	mov	r0, r3
 8101c88:	f001 f806 	bl	8102c98 <xTaskCheckForTimeOut>
 8101c8c:	4603      	mov	r3, r0
 8101c8e:	2b00      	cmp	r3, #0
 8101c90:	d124      	bne.n	8101cdc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8101c92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8101c94:	f000 faa6 	bl	81021e4 <prvIsQueueFull>
 8101c98:	4603      	mov	r3, r0
 8101c9a:	2b00      	cmp	r3, #0
 8101c9c:	d018      	beq.n	8101cd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8101c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8101ca0:	3310      	adds	r3, #16
 8101ca2:	687a      	ldr	r2, [r7, #4]
 8101ca4:	4611      	mov	r1, r2
 8101ca6:	4618      	mov	r0, r3
 8101ca8:	f000 ff2a 	bl	8102b00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8101cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8101cae:	f000 fa31 	bl	8102114 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8101cb2:	f000 fd5f 	bl	8102774 <xTaskResumeAll>
 8101cb6:	4603      	mov	r3, r0
 8101cb8:	2b00      	cmp	r3, #0
 8101cba:	f47f af7c 	bne.w	8101bb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8101cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8101cf0 <xQueueGenericSend+0x200>)
 8101cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8101cc4:	601a      	str	r2, [r3, #0]
 8101cc6:	f3bf 8f4f 	dsb	sy
 8101cca:	f3bf 8f6f 	isb	sy
 8101cce:	e772      	b.n	8101bb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8101cd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8101cd2:	f000 fa1f 	bl	8102114 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8101cd6:	f000 fd4d 	bl	8102774 <xTaskResumeAll>
 8101cda:	e76c      	b.n	8101bb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8101cdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8101cde:	f000 fa19 	bl	8102114 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8101ce2:	f000 fd47 	bl	8102774 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8101ce6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8101ce8:	4618      	mov	r0, r3
 8101cea:	3738      	adds	r7, #56	@ 0x38
 8101cec:	46bd      	mov	sp, r7
 8101cee:	bd80      	pop	{r7, pc}
 8101cf0:	e000ed04 	.word	0xe000ed04

08101cf4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8101cf4:	b580      	push	{r7, lr}
 8101cf6:	b090      	sub	sp, #64	@ 0x40
 8101cf8:	af00      	add	r7, sp, #0
 8101cfa:	60f8      	str	r0, [r7, #12]
 8101cfc:	60b9      	str	r1, [r7, #8]
 8101cfe:	607a      	str	r2, [r7, #4]
 8101d00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8101d02:	68fb      	ldr	r3, [r7, #12]
 8101d04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8101d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101d08:	2b00      	cmp	r3, #0
 8101d0a:	d10b      	bne.n	8101d24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8101d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101d10:	f383 8811 	msr	BASEPRI, r3
 8101d14:	f3bf 8f6f 	isb	sy
 8101d18:	f3bf 8f4f 	dsb	sy
 8101d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8101d1e:	bf00      	nop
 8101d20:	bf00      	nop
 8101d22:	e7fd      	b.n	8101d20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8101d24:	68bb      	ldr	r3, [r7, #8]
 8101d26:	2b00      	cmp	r3, #0
 8101d28:	d103      	bne.n	8101d32 <xQueueGenericSendFromISR+0x3e>
 8101d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8101d2e:	2b00      	cmp	r3, #0
 8101d30:	d101      	bne.n	8101d36 <xQueueGenericSendFromISR+0x42>
 8101d32:	2301      	movs	r3, #1
 8101d34:	e000      	b.n	8101d38 <xQueueGenericSendFromISR+0x44>
 8101d36:	2300      	movs	r3, #0
 8101d38:	2b00      	cmp	r3, #0
 8101d3a:	d10b      	bne.n	8101d54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8101d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101d40:	f383 8811 	msr	BASEPRI, r3
 8101d44:	f3bf 8f6f 	isb	sy
 8101d48:	f3bf 8f4f 	dsb	sy
 8101d4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8101d4e:	bf00      	nop
 8101d50:	bf00      	nop
 8101d52:	e7fd      	b.n	8101d50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8101d54:	683b      	ldr	r3, [r7, #0]
 8101d56:	2b02      	cmp	r3, #2
 8101d58:	d103      	bne.n	8101d62 <xQueueGenericSendFromISR+0x6e>
 8101d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101d5e:	2b01      	cmp	r3, #1
 8101d60:	d101      	bne.n	8101d66 <xQueueGenericSendFromISR+0x72>
 8101d62:	2301      	movs	r3, #1
 8101d64:	e000      	b.n	8101d68 <xQueueGenericSendFromISR+0x74>
 8101d66:	2300      	movs	r3, #0
 8101d68:	2b00      	cmp	r3, #0
 8101d6a:	d10b      	bne.n	8101d84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8101d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101d70:	f383 8811 	msr	BASEPRI, r3
 8101d74:	f3bf 8f6f 	isb	sy
 8101d78:	f3bf 8f4f 	dsb	sy
 8101d7c:	623b      	str	r3, [r7, #32]
}
 8101d7e:	bf00      	nop
 8101d80:	bf00      	nop
 8101d82:	e7fd      	b.n	8101d80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8101d84:	f7ff fd68 	bl	8101858 <vPortValidateInterruptPriority>
	__asm volatile
 8101d88:	f3ef 8211 	mrs	r2, BASEPRI
 8101d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101d90:	f383 8811 	msr	BASEPRI, r3
 8101d94:	f3bf 8f6f 	isb	sy
 8101d98:	f3bf 8f4f 	dsb	sy
 8101d9c:	61fa      	str	r2, [r7, #28]
 8101d9e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8101da0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8101da2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8101da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8101da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101dac:	429a      	cmp	r2, r3
 8101dae:	d302      	bcc.n	8101db6 <xQueueGenericSendFromISR+0xc2>
 8101db0:	683b      	ldr	r3, [r7, #0]
 8101db2:	2b02      	cmp	r3, #2
 8101db4:	d12f      	bne.n	8101e16 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8101db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101db8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8101dbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8101dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8101dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8101dc6:	683a      	ldr	r2, [r7, #0]
 8101dc8:	68b9      	ldr	r1, [r7, #8]
 8101dca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8101dcc:	f000 f912 	bl	8101ff4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8101dd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8101dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101dd8:	d112      	bne.n	8101e00 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8101dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101dde:	2b00      	cmp	r3, #0
 8101de0:	d016      	beq.n	8101e10 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8101de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101de4:	3324      	adds	r3, #36	@ 0x24
 8101de6:	4618      	mov	r0, r3
 8101de8:	f000 fedc 	bl	8102ba4 <xTaskRemoveFromEventList>
 8101dec:	4603      	mov	r3, r0
 8101dee:	2b00      	cmp	r3, #0
 8101df0:	d00e      	beq.n	8101e10 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8101df2:	687b      	ldr	r3, [r7, #4]
 8101df4:	2b00      	cmp	r3, #0
 8101df6:	d00b      	beq.n	8101e10 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8101df8:	687b      	ldr	r3, [r7, #4]
 8101dfa:	2201      	movs	r2, #1
 8101dfc:	601a      	str	r2, [r3, #0]
 8101dfe:	e007      	b.n	8101e10 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8101e00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8101e04:	3301      	adds	r3, #1
 8101e06:	b2db      	uxtb	r3, r3
 8101e08:	b25a      	sxtb	r2, r3
 8101e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8101e10:	2301      	movs	r3, #1
 8101e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8101e14:	e001      	b.n	8101e1a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8101e16:	2300      	movs	r3, #0
 8101e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8101e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8101e1c:	617b      	str	r3, [r7, #20]
	__asm volatile
 8101e1e:	697b      	ldr	r3, [r7, #20]
 8101e20:	f383 8811 	msr	BASEPRI, r3
}
 8101e24:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8101e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8101e28:	4618      	mov	r0, r3
 8101e2a:	3740      	adds	r7, #64	@ 0x40
 8101e2c:	46bd      	mov	sp, r7
 8101e2e:	bd80      	pop	{r7, pc}

08101e30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8101e30:	b580      	push	{r7, lr}
 8101e32:	b08c      	sub	sp, #48	@ 0x30
 8101e34:	af00      	add	r7, sp, #0
 8101e36:	60f8      	str	r0, [r7, #12]
 8101e38:	60b9      	str	r1, [r7, #8]
 8101e3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8101e3c:	2300      	movs	r3, #0
 8101e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8101e40:	68fb      	ldr	r3, [r7, #12]
 8101e42:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8101e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101e46:	2b00      	cmp	r3, #0
 8101e48:	d10b      	bne.n	8101e62 <xQueueReceive+0x32>
	__asm volatile
 8101e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101e4e:	f383 8811 	msr	BASEPRI, r3
 8101e52:	f3bf 8f6f 	isb	sy
 8101e56:	f3bf 8f4f 	dsb	sy
 8101e5a:	623b      	str	r3, [r7, #32]
}
 8101e5c:	bf00      	nop
 8101e5e:	bf00      	nop
 8101e60:	e7fd      	b.n	8101e5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8101e62:	68bb      	ldr	r3, [r7, #8]
 8101e64:	2b00      	cmp	r3, #0
 8101e66:	d103      	bne.n	8101e70 <xQueueReceive+0x40>
 8101e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8101e6c:	2b00      	cmp	r3, #0
 8101e6e:	d101      	bne.n	8101e74 <xQueueReceive+0x44>
 8101e70:	2301      	movs	r3, #1
 8101e72:	e000      	b.n	8101e76 <xQueueReceive+0x46>
 8101e74:	2300      	movs	r3, #0
 8101e76:	2b00      	cmp	r3, #0
 8101e78:	d10b      	bne.n	8101e92 <xQueueReceive+0x62>
	__asm volatile
 8101e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101e7e:	f383 8811 	msr	BASEPRI, r3
 8101e82:	f3bf 8f6f 	isb	sy
 8101e86:	f3bf 8f4f 	dsb	sy
 8101e8a:	61fb      	str	r3, [r7, #28]
}
 8101e8c:	bf00      	nop
 8101e8e:	bf00      	nop
 8101e90:	e7fd      	b.n	8101e8e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8101e92:	f001 f847 	bl	8102f24 <xTaskGetSchedulerState>
 8101e96:	4603      	mov	r3, r0
 8101e98:	2b00      	cmp	r3, #0
 8101e9a:	d102      	bne.n	8101ea2 <xQueueReceive+0x72>
 8101e9c:	687b      	ldr	r3, [r7, #4]
 8101e9e:	2b00      	cmp	r3, #0
 8101ea0:	d101      	bne.n	8101ea6 <xQueueReceive+0x76>
 8101ea2:	2301      	movs	r3, #1
 8101ea4:	e000      	b.n	8101ea8 <xQueueReceive+0x78>
 8101ea6:	2300      	movs	r3, #0
 8101ea8:	2b00      	cmp	r3, #0
 8101eaa:	d10b      	bne.n	8101ec4 <xQueueReceive+0x94>
	__asm volatile
 8101eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8101eb0:	f383 8811 	msr	BASEPRI, r3
 8101eb4:	f3bf 8f6f 	isb	sy
 8101eb8:	f3bf 8f4f 	dsb	sy
 8101ebc:	61bb      	str	r3, [r7, #24]
}
 8101ebe:	bf00      	nop
 8101ec0:	bf00      	nop
 8101ec2:	e7fd      	b.n	8101ec0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8101ec4:	f7ff fbe8 	bl	8101698 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8101ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8101ecc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8101ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101ed0:	2b00      	cmp	r3, #0
 8101ed2:	d01f      	beq.n	8101f14 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8101ed4:	68b9      	ldr	r1, [r7, #8]
 8101ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101ed8:	f000 f8f6 	bl	81020c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8101edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101ede:	1e5a      	subs	r2, r3, #1
 8101ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101ee2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8101ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101ee6:	691b      	ldr	r3, [r3, #16]
 8101ee8:	2b00      	cmp	r3, #0
 8101eea:	d00f      	beq.n	8101f0c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8101eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101eee:	3310      	adds	r3, #16
 8101ef0:	4618      	mov	r0, r3
 8101ef2:	f000 fe57 	bl	8102ba4 <xTaskRemoveFromEventList>
 8101ef6:	4603      	mov	r3, r0
 8101ef8:	2b00      	cmp	r3, #0
 8101efa:	d007      	beq.n	8101f0c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8101efc:	4b3c      	ldr	r3, [pc, #240]	@ (8101ff0 <xQueueReceive+0x1c0>)
 8101efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8101f02:	601a      	str	r2, [r3, #0]
 8101f04:	f3bf 8f4f 	dsb	sy
 8101f08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8101f0c:	f7ff fbf6 	bl	81016fc <vPortExitCritical>
				return pdPASS;
 8101f10:	2301      	movs	r3, #1
 8101f12:	e069      	b.n	8101fe8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8101f14:	687b      	ldr	r3, [r7, #4]
 8101f16:	2b00      	cmp	r3, #0
 8101f18:	d103      	bne.n	8101f22 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8101f1a:	f7ff fbef 	bl	81016fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8101f1e:	2300      	movs	r3, #0
 8101f20:	e062      	b.n	8101fe8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8101f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101f24:	2b00      	cmp	r3, #0
 8101f26:	d106      	bne.n	8101f36 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8101f28:	f107 0310 	add.w	r3, r7, #16
 8101f2c:	4618      	mov	r0, r3
 8101f2e:	f000 fe9d 	bl	8102c6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8101f32:	2301      	movs	r3, #1
 8101f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8101f36:	f7ff fbe1 	bl	81016fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8101f3a:	f000 fc0d 	bl	8102758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8101f3e:	f7ff fbab 	bl	8101698 <vPortEnterCritical>
 8101f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101f44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8101f48:	b25b      	sxtb	r3, r3
 8101f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101f4e:	d103      	bne.n	8101f58 <xQueueReceive+0x128>
 8101f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101f52:	2200      	movs	r2, #0
 8101f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8101f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8101f5e:	b25b      	sxtb	r3, r3
 8101f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101f64:	d103      	bne.n	8101f6e <xQueueReceive+0x13e>
 8101f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101f68:	2200      	movs	r2, #0
 8101f6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8101f6e:	f7ff fbc5 	bl	81016fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8101f72:	1d3a      	adds	r2, r7, #4
 8101f74:	f107 0310 	add.w	r3, r7, #16
 8101f78:	4611      	mov	r1, r2
 8101f7a:	4618      	mov	r0, r3
 8101f7c:	f000 fe8c 	bl	8102c98 <xTaskCheckForTimeOut>
 8101f80:	4603      	mov	r3, r0
 8101f82:	2b00      	cmp	r3, #0
 8101f84:	d123      	bne.n	8101fce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8101f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101f88:	f000 f916 	bl	81021b8 <prvIsQueueEmpty>
 8101f8c:	4603      	mov	r3, r0
 8101f8e:	2b00      	cmp	r3, #0
 8101f90:	d017      	beq.n	8101fc2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8101f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101f94:	3324      	adds	r3, #36	@ 0x24
 8101f96:	687a      	ldr	r2, [r7, #4]
 8101f98:	4611      	mov	r1, r2
 8101f9a:	4618      	mov	r0, r3
 8101f9c:	f000 fdb0 	bl	8102b00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8101fa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101fa2:	f000 f8b7 	bl	8102114 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8101fa6:	f000 fbe5 	bl	8102774 <xTaskResumeAll>
 8101faa:	4603      	mov	r3, r0
 8101fac:	2b00      	cmp	r3, #0
 8101fae:	d189      	bne.n	8101ec4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8101fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8101ff0 <xQueueReceive+0x1c0>)
 8101fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8101fb6:	601a      	str	r2, [r3, #0]
 8101fb8:	f3bf 8f4f 	dsb	sy
 8101fbc:	f3bf 8f6f 	isb	sy
 8101fc0:	e780      	b.n	8101ec4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8101fc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101fc4:	f000 f8a6 	bl	8102114 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8101fc8:	f000 fbd4 	bl	8102774 <xTaskResumeAll>
 8101fcc:	e77a      	b.n	8101ec4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8101fce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101fd0:	f000 f8a0 	bl	8102114 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8101fd4:	f000 fbce 	bl	8102774 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8101fd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8101fda:	f000 f8ed 	bl	81021b8 <prvIsQueueEmpty>
 8101fde:	4603      	mov	r3, r0
 8101fe0:	2b00      	cmp	r3, #0
 8101fe2:	f43f af6f 	beq.w	8101ec4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8101fe6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8101fe8:	4618      	mov	r0, r3
 8101fea:	3730      	adds	r7, #48	@ 0x30
 8101fec:	46bd      	mov	sp, r7
 8101fee:	bd80      	pop	{r7, pc}
 8101ff0:	e000ed04 	.word	0xe000ed04

08101ff4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8101ff4:	b580      	push	{r7, lr}
 8101ff6:	b086      	sub	sp, #24
 8101ff8:	af00      	add	r7, sp, #0
 8101ffa:	60f8      	str	r0, [r7, #12]
 8101ffc:	60b9      	str	r1, [r7, #8]
 8101ffe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8102000:	2300      	movs	r3, #0
 8102002:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8102004:	68fb      	ldr	r3, [r7, #12]
 8102006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102008:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 810200a:	68fb      	ldr	r3, [r7, #12]
 810200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810200e:	2b00      	cmp	r3, #0
 8102010:	d10d      	bne.n	810202e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8102012:	68fb      	ldr	r3, [r7, #12]
 8102014:	681b      	ldr	r3, [r3, #0]
 8102016:	2b00      	cmp	r3, #0
 8102018:	d14d      	bne.n	81020b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 810201a:	68fb      	ldr	r3, [r7, #12]
 810201c:	689b      	ldr	r3, [r3, #8]
 810201e:	4618      	mov	r0, r3
 8102020:	f000 ff9e 	bl	8102f60 <xTaskPriorityDisinherit>
 8102024:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8102026:	68fb      	ldr	r3, [r7, #12]
 8102028:	2200      	movs	r2, #0
 810202a:	609a      	str	r2, [r3, #8]
 810202c:	e043      	b.n	81020b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 810202e:	687b      	ldr	r3, [r7, #4]
 8102030:	2b00      	cmp	r3, #0
 8102032:	d119      	bne.n	8102068 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8102034:	68fb      	ldr	r3, [r7, #12]
 8102036:	6858      	ldr	r0, [r3, #4]
 8102038:	68fb      	ldr	r3, [r7, #12]
 810203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810203c:	461a      	mov	r2, r3
 810203e:	68b9      	ldr	r1, [r7, #8]
 8102040:	f001 fbd8 	bl	81037f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8102044:	68fb      	ldr	r3, [r7, #12]
 8102046:	685a      	ldr	r2, [r3, #4]
 8102048:	68fb      	ldr	r3, [r7, #12]
 810204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810204c:	441a      	add	r2, r3
 810204e:	68fb      	ldr	r3, [r7, #12]
 8102050:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102052:	68fb      	ldr	r3, [r7, #12]
 8102054:	685a      	ldr	r2, [r3, #4]
 8102056:	68fb      	ldr	r3, [r7, #12]
 8102058:	689b      	ldr	r3, [r3, #8]
 810205a:	429a      	cmp	r2, r3
 810205c:	d32b      	bcc.n	81020b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810205e:	68fb      	ldr	r3, [r7, #12]
 8102060:	681a      	ldr	r2, [r3, #0]
 8102062:	68fb      	ldr	r3, [r7, #12]
 8102064:	605a      	str	r2, [r3, #4]
 8102066:	e026      	b.n	81020b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8102068:	68fb      	ldr	r3, [r7, #12]
 810206a:	68d8      	ldr	r0, [r3, #12]
 810206c:	68fb      	ldr	r3, [r7, #12]
 810206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102070:	461a      	mov	r2, r3
 8102072:	68b9      	ldr	r1, [r7, #8]
 8102074:	f001 fbbe 	bl	81037f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8102078:	68fb      	ldr	r3, [r7, #12]
 810207a:	68da      	ldr	r2, [r3, #12]
 810207c:	68fb      	ldr	r3, [r7, #12]
 810207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102080:	425b      	negs	r3, r3
 8102082:	441a      	add	r2, r3
 8102084:	68fb      	ldr	r3, [r7, #12]
 8102086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102088:	68fb      	ldr	r3, [r7, #12]
 810208a:	68da      	ldr	r2, [r3, #12]
 810208c:	68fb      	ldr	r3, [r7, #12]
 810208e:	681b      	ldr	r3, [r3, #0]
 8102090:	429a      	cmp	r2, r3
 8102092:	d207      	bcs.n	81020a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8102094:	68fb      	ldr	r3, [r7, #12]
 8102096:	689a      	ldr	r2, [r3, #8]
 8102098:	68fb      	ldr	r3, [r7, #12]
 810209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810209c:	425b      	negs	r3, r3
 810209e:	441a      	add	r2, r3
 81020a0:	68fb      	ldr	r3, [r7, #12]
 81020a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 81020a4:	687b      	ldr	r3, [r7, #4]
 81020a6:	2b02      	cmp	r3, #2
 81020a8:	d105      	bne.n	81020b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 81020aa:	693b      	ldr	r3, [r7, #16]
 81020ac:	2b00      	cmp	r3, #0
 81020ae:	d002      	beq.n	81020b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 81020b0:	693b      	ldr	r3, [r7, #16]
 81020b2:	3b01      	subs	r3, #1
 81020b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81020b6:	693b      	ldr	r3, [r7, #16]
 81020b8:	1c5a      	adds	r2, r3, #1
 81020ba:	68fb      	ldr	r3, [r7, #12]
 81020bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 81020be:	697b      	ldr	r3, [r7, #20]
}
 81020c0:	4618      	mov	r0, r3
 81020c2:	3718      	adds	r7, #24
 81020c4:	46bd      	mov	sp, r7
 81020c6:	bd80      	pop	{r7, pc}

081020c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 81020c8:	b580      	push	{r7, lr}
 81020ca:	b082      	sub	sp, #8
 81020cc:	af00      	add	r7, sp, #0
 81020ce:	6078      	str	r0, [r7, #4]
 81020d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81020d6:	2b00      	cmp	r3, #0
 81020d8:	d018      	beq.n	810210c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81020da:	687b      	ldr	r3, [r7, #4]
 81020dc:	68da      	ldr	r2, [r3, #12]
 81020de:	687b      	ldr	r3, [r7, #4]
 81020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81020e2:	441a      	add	r2, r3
 81020e4:	687b      	ldr	r3, [r7, #4]
 81020e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81020e8:	687b      	ldr	r3, [r7, #4]
 81020ea:	68da      	ldr	r2, [r3, #12]
 81020ec:	687b      	ldr	r3, [r7, #4]
 81020ee:	689b      	ldr	r3, [r3, #8]
 81020f0:	429a      	cmp	r2, r3
 81020f2:	d303      	bcc.n	81020fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 81020f4:	687b      	ldr	r3, [r7, #4]
 81020f6:	681a      	ldr	r2, [r3, #0]
 81020f8:	687b      	ldr	r3, [r7, #4]
 81020fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 81020fc:	687b      	ldr	r3, [r7, #4]
 81020fe:	68d9      	ldr	r1, [r3, #12]
 8102100:	687b      	ldr	r3, [r7, #4]
 8102102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102104:	461a      	mov	r2, r3
 8102106:	6838      	ldr	r0, [r7, #0]
 8102108:	f001 fb74 	bl	81037f4 <memcpy>
	}
}
 810210c:	bf00      	nop
 810210e:	3708      	adds	r7, #8
 8102110:	46bd      	mov	sp, r7
 8102112:	bd80      	pop	{r7, pc}

08102114 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8102114:	b580      	push	{r7, lr}
 8102116:	b084      	sub	sp, #16
 8102118:	af00      	add	r7, sp, #0
 810211a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 810211c:	f7ff fabc 	bl	8101698 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8102120:	687b      	ldr	r3, [r7, #4]
 8102122:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8102126:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8102128:	e011      	b.n	810214e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810212a:	687b      	ldr	r3, [r7, #4]
 810212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810212e:	2b00      	cmp	r3, #0
 8102130:	d012      	beq.n	8102158 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8102132:	687b      	ldr	r3, [r7, #4]
 8102134:	3324      	adds	r3, #36	@ 0x24
 8102136:	4618      	mov	r0, r3
 8102138:	f000 fd34 	bl	8102ba4 <xTaskRemoveFromEventList>
 810213c:	4603      	mov	r3, r0
 810213e:	2b00      	cmp	r3, #0
 8102140:	d001      	beq.n	8102146 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8102142:	f000 fe0d 	bl	8102d60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8102146:	7bfb      	ldrb	r3, [r7, #15]
 8102148:	3b01      	subs	r3, #1
 810214a:	b2db      	uxtb	r3, r3
 810214c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810214e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8102152:	2b00      	cmp	r3, #0
 8102154:	dce9      	bgt.n	810212a <prvUnlockQueue+0x16>
 8102156:	e000      	b.n	810215a <prvUnlockQueue+0x46>
					break;
 8102158:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 810215a:	687b      	ldr	r3, [r7, #4]
 810215c:	22ff      	movs	r2, #255	@ 0xff
 810215e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8102162:	f7ff facb 	bl	81016fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8102166:	f7ff fa97 	bl	8101698 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 810216a:	687b      	ldr	r3, [r7, #4]
 810216c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8102170:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102172:	e011      	b.n	8102198 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102174:	687b      	ldr	r3, [r7, #4]
 8102176:	691b      	ldr	r3, [r3, #16]
 8102178:	2b00      	cmp	r3, #0
 810217a:	d012      	beq.n	81021a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810217c:	687b      	ldr	r3, [r7, #4]
 810217e:	3310      	adds	r3, #16
 8102180:	4618      	mov	r0, r3
 8102182:	f000 fd0f 	bl	8102ba4 <xTaskRemoveFromEventList>
 8102186:	4603      	mov	r3, r0
 8102188:	2b00      	cmp	r3, #0
 810218a:	d001      	beq.n	8102190 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 810218c:	f000 fde8 	bl	8102d60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8102190:	7bbb      	ldrb	r3, [r7, #14]
 8102192:	3b01      	subs	r3, #1
 8102194:	b2db      	uxtb	r3, r3
 8102196:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102198:	f997 300e 	ldrsb.w	r3, [r7, #14]
 810219c:	2b00      	cmp	r3, #0
 810219e:	dce9      	bgt.n	8102174 <prvUnlockQueue+0x60>
 81021a0:	e000      	b.n	81021a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 81021a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 81021a4:	687b      	ldr	r3, [r7, #4]
 81021a6:	22ff      	movs	r2, #255	@ 0xff
 81021a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 81021ac:	f7ff faa6 	bl	81016fc <vPortExitCritical>
}
 81021b0:	bf00      	nop
 81021b2:	3710      	adds	r7, #16
 81021b4:	46bd      	mov	sp, r7
 81021b6:	bd80      	pop	{r7, pc}

081021b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 81021b8:	b580      	push	{r7, lr}
 81021ba:	b084      	sub	sp, #16
 81021bc:	af00      	add	r7, sp, #0
 81021be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 81021c0:	f7ff fa6a 	bl	8101698 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 81021c4:	687b      	ldr	r3, [r7, #4]
 81021c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81021c8:	2b00      	cmp	r3, #0
 81021ca:	d102      	bne.n	81021d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 81021cc:	2301      	movs	r3, #1
 81021ce:	60fb      	str	r3, [r7, #12]
 81021d0:	e001      	b.n	81021d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 81021d2:	2300      	movs	r3, #0
 81021d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 81021d6:	f7ff fa91 	bl	81016fc <vPortExitCritical>

	return xReturn;
 81021da:	68fb      	ldr	r3, [r7, #12]
}
 81021dc:	4618      	mov	r0, r3
 81021de:	3710      	adds	r7, #16
 81021e0:	46bd      	mov	sp, r7
 81021e2:	bd80      	pop	{r7, pc}

081021e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 81021e4:	b580      	push	{r7, lr}
 81021e6:	b084      	sub	sp, #16
 81021e8:	af00      	add	r7, sp, #0
 81021ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 81021ec:	f7ff fa54 	bl	8101698 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 81021f0:	687b      	ldr	r3, [r7, #4]
 81021f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81021f4:	687b      	ldr	r3, [r7, #4]
 81021f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81021f8:	429a      	cmp	r2, r3
 81021fa:	d102      	bne.n	8102202 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 81021fc:	2301      	movs	r3, #1
 81021fe:	60fb      	str	r3, [r7, #12]
 8102200:	e001      	b.n	8102206 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8102202:	2300      	movs	r3, #0
 8102204:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8102206:	f7ff fa79 	bl	81016fc <vPortExitCritical>

	return xReturn;
 810220a:	68fb      	ldr	r3, [r7, #12]
}
 810220c:	4618      	mov	r0, r3
 810220e:	3710      	adds	r7, #16
 8102210:	46bd      	mov	sp, r7
 8102212:	bd80      	pop	{r7, pc}

08102214 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8102214:	b480      	push	{r7}
 8102216:	b085      	sub	sp, #20
 8102218:	af00      	add	r7, sp, #0
 810221a:	6078      	str	r0, [r7, #4]
 810221c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 810221e:	2300      	movs	r3, #0
 8102220:	60fb      	str	r3, [r7, #12]
 8102222:	e014      	b.n	810224e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8102224:	4a0f      	ldr	r2, [pc, #60]	@ (8102264 <vQueueAddToRegistry+0x50>)
 8102226:	68fb      	ldr	r3, [r7, #12]
 8102228:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 810222c:	2b00      	cmp	r3, #0
 810222e:	d10b      	bne.n	8102248 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8102230:	490c      	ldr	r1, [pc, #48]	@ (8102264 <vQueueAddToRegistry+0x50>)
 8102232:	68fb      	ldr	r3, [r7, #12]
 8102234:	683a      	ldr	r2, [r7, #0]
 8102236:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 810223a:	4a0a      	ldr	r2, [pc, #40]	@ (8102264 <vQueueAddToRegistry+0x50>)
 810223c:	68fb      	ldr	r3, [r7, #12]
 810223e:	00db      	lsls	r3, r3, #3
 8102240:	4413      	add	r3, r2
 8102242:	687a      	ldr	r2, [r7, #4]
 8102244:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8102246:	e006      	b.n	8102256 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8102248:	68fb      	ldr	r3, [r7, #12]
 810224a:	3301      	adds	r3, #1
 810224c:	60fb      	str	r3, [r7, #12]
 810224e:	68fb      	ldr	r3, [r7, #12]
 8102250:	2b07      	cmp	r3, #7
 8102252:	d9e7      	bls.n	8102224 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8102254:	bf00      	nop
 8102256:	bf00      	nop
 8102258:	3714      	adds	r7, #20
 810225a:	46bd      	mov	sp, r7
 810225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102260:	4770      	bx	lr
 8102262:	bf00      	nop
 8102264:	1000431c 	.word	0x1000431c

08102268 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8102268:	b580      	push	{r7, lr}
 810226a:	b086      	sub	sp, #24
 810226c:	af00      	add	r7, sp, #0
 810226e:	60f8      	str	r0, [r7, #12]
 8102270:	60b9      	str	r1, [r7, #8]
 8102272:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8102274:	68fb      	ldr	r3, [r7, #12]
 8102276:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8102278:	f7ff fa0e 	bl	8101698 <vPortEnterCritical>
 810227c:	697b      	ldr	r3, [r7, #20]
 810227e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8102282:	b25b      	sxtb	r3, r3
 8102284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102288:	d103      	bne.n	8102292 <vQueueWaitForMessageRestricted+0x2a>
 810228a:	697b      	ldr	r3, [r7, #20]
 810228c:	2200      	movs	r2, #0
 810228e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8102292:	697b      	ldr	r3, [r7, #20]
 8102294:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8102298:	b25b      	sxtb	r3, r3
 810229a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810229e:	d103      	bne.n	81022a8 <vQueueWaitForMessageRestricted+0x40>
 81022a0:	697b      	ldr	r3, [r7, #20]
 81022a2:	2200      	movs	r2, #0
 81022a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81022a8:	f7ff fa28 	bl	81016fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 81022ac:	697b      	ldr	r3, [r7, #20]
 81022ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81022b0:	2b00      	cmp	r3, #0
 81022b2:	d106      	bne.n	81022c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 81022b4:	697b      	ldr	r3, [r7, #20]
 81022b6:	3324      	adds	r3, #36	@ 0x24
 81022b8:	687a      	ldr	r2, [r7, #4]
 81022ba:	68b9      	ldr	r1, [r7, #8]
 81022bc:	4618      	mov	r0, r3
 81022be:	f000 fc45 	bl	8102b4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 81022c2:	6978      	ldr	r0, [r7, #20]
 81022c4:	f7ff ff26 	bl	8102114 <prvUnlockQueue>
	}
 81022c8:	bf00      	nop
 81022ca:	3718      	adds	r7, #24
 81022cc:	46bd      	mov	sp, r7
 81022ce:	bd80      	pop	{r7, pc}

081022d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 81022d0:	b580      	push	{r7, lr}
 81022d2:	b08e      	sub	sp, #56	@ 0x38
 81022d4:	af04      	add	r7, sp, #16
 81022d6:	60f8      	str	r0, [r7, #12]
 81022d8:	60b9      	str	r1, [r7, #8]
 81022da:	607a      	str	r2, [r7, #4]
 81022dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 81022de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81022e0:	2b00      	cmp	r3, #0
 81022e2:	d10b      	bne.n	81022fc <xTaskCreateStatic+0x2c>
	__asm volatile
 81022e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81022e8:	f383 8811 	msr	BASEPRI, r3
 81022ec:	f3bf 8f6f 	isb	sy
 81022f0:	f3bf 8f4f 	dsb	sy
 81022f4:	623b      	str	r3, [r7, #32]
}
 81022f6:	bf00      	nop
 81022f8:	bf00      	nop
 81022fa:	e7fd      	b.n	81022f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 81022fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81022fe:	2b00      	cmp	r3, #0
 8102300:	d10b      	bne.n	810231a <xTaskCreateStatic+0x4a>
	__asm volatile
 8102302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102306:	f383 8811 	msr	BASEPRI, r3
 810230a:	f3bf 8f6f 	isb	sy
 810230e:	f3bf 8f4f 	dsb	sy
 8102312:	61fb      	str	r3, [r7, #28]
}
 8102314:	bf00      	nop
 8102316:	bf00      	nop
 8102318:	e7fd      	b.n	8102316 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 810231a:	235c      	movs	r3, #92	@ 0x5c
 810231c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810231e:	693b      	ldr	r3, [r7, #16]
 8102320:	2b5c      	cmp	r3, #92	@ 0x5c
 8102322:	d00b      	beq.n	810233c <xTaskCreateStatic+0x6c>
	__asm volatile
 8102324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102328:	f383 8811 	msr	BASEPRI, r3
 810232c:	f3bf 8f6f 	isb	sy
 8102330:	f3bf 8f4f 	dsb	sy
 8102334:	61bb      	str	r3, [r7, #24]
}
 8102336:	bf00      	nop
 8102338:	bf00      	nop
 810233a:	e7fd      	b.n	8102338 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 810233c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810233e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8102340:	2b00      	cmp	r3, #0
 8102342:	d01e      	beq.n	8102382 <xTaskCreateStatic+0xb2>
 8102344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8102346:	2b00      	cmp	r3, #0
 8102348:	d01b      	beq.n	8102382 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810234a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810234c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810234e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8102350:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8102352:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8102354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8102356:	2202      	movs	r2, #2
 8102358:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 810235c:	2300      	movs	r3, #0
 810235e:	9303      	str	r3, [sp, #12]
 8102360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8102362:	9302      	str	r3, [sp, #8]
 8102364:	f107 0314 	add.w	r3, r7, #20
 8102368:	9301      	str	r3, [sp, #4]
 810236a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810236c:	9300      	str	r3, [sp, #0]
 810236e:	683b      	ldr	r3, [r7, #0]
 8102370:	687a      	ldr	r2, [r7, #4]
 8102372:	68b9      	ldr	r1, [r7, #8]
 8102374:	68f8      	ldr	r0, [r7, #12]
 8102376:	f000 f850 	bl	810241a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810237a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 810237c:	f000 f8de 	bl	810253c <prvAddNewTaskToReadyList>
 8102380:	e001      	b.n	8102386 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8102382:	2300      	movs	r3, #0
 8102384:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8102386:	697b      	ldr	r3, [r7, #20]
	}
 8102388:	4618      	mov	r0, r3
 810238a:	3728      	adds	r7, #40	@ 0x28
 810238c:	46bd      	mov	sp, r7
 810238e:	bd80      	pop	{r7, pc}

08102390 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8102390:	b580      	push	{r7, lr}
 8102392:	b08c      	sub	sp, #48	@ 0x30
 8102394:	af04      	add	r7, sp, #16
 8102396:	60f8      	str	r0, [r7, #12]
 8102398:	60b9      	str	r1, [r7, #8]
 810239a:	603b      	str	r3, [r7, #0]
 810239c:	4613      	mov	r3, r2
 810239e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 81023a0:	88fb      	ldrh	r3, [r7, #6]
 81023a2:	009b      	lsls	r3, r3, #2
 81023a4:	4618      	mov	r0, r3
 81023a6:	f7fe fda7 	bl	8100ef8 <pvPortMalloc>
 81023aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 81023ac:	697b      	ldr	r3, [r7, #20]
 81023ae:	2b00      	cmp	r3, #0
 81023b0:	d00e      	beq.n	81023d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 81023b2:	205c      	movs	r0, #92	@ 0x5c
 81023b4:	f7fe fda0 	bl	8100ef8 <pvPortMalloc>
 81023b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 81023ba:	69fb      	ldr	r3, [r7, #28]
 81023bc:	2b00      	cmp	r3, #0
 81023be:	d003      	beq.n	81023c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 81023c0:	69fb      	ldr	r3, [r7, #28]
 81023c2:	697a      	ldr	r2, [r7, #20]
 81023c4:	631a      	str	r2, [r3, #48]	@ 0x30
 81023c6:	e005      	b.n	81023d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 81023c8:	6978      	ldr	r0, [r7, #20]
 81023ca:	f7fe fe63 	bl	8101094 <vPortFree>
 81023ce:	e001      	b.n	81023d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 81023d0:	2300      	movs	r3, #0
 81023d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 81023d4:	69fb      	ldr	r3, [r7, #28]
 81023d6:	2b00      	cmp	r3, #0
 81023d8:	d017      	beq.n	810240a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 81023da:	69fb      	ldr	r3, [r7, #28]
 81023dc:	2200      	movs	r2, #0
 81023de:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 81023e2:	88fa      	ldrh	r2, [r7, #6]
 81023e4:	2300      	movs	r3, #0
 81023e6:	9303      	str	r3, [sp, #12]
 81023e8:	69fb      	ldr	r3, [r7, #28]
 81023ea:	9302      	str	r3, [sp, #8]
 81023ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81023ee:	9301      	str	r3, [sp, #4]
 81023f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81023f2:	9300      	str	r3, [sp, #0]
 81023f4:	683b      	ldr	r3, [r7, #0]
 81023f6:	68b9      	ldr	r1, [r7, #8]
 81023f8:	68f8      	ldr	r0, [r7, #12]
 81023fa:	f000 f80e 	bl	810241a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 81023fe:	69f8      	ldr	r0, [r7, #28]
 8102400:	f000 f89c 	bl	810253c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8102404:	2301      	movs	r3, #1
 8102406:	61bb      	str	r3, [r7, #24]
 8102408:	e002      	b.n	8102410 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 810240a:	f04f 33ff 	mov.w	r3, #4294967295
 810240e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8102410:	69bb      	ldr	r3, [r7, #24]
	}
 8102412:	4618      	mov	r0, r3
 8102414:	3720      	adds	r7, #32
 8102416:	46bd      	mov	sp, r7
 8102418:	bd80      	pop	{r7, pc}

0810241a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 810241a:	b580      	push	{r7, lr}
 810241c:	b088      	sub	sp, #32
 810241e:	af00      	add	r7, sp, #0
 8102420:	60f8      	str	r0, [r7, #12]
 8102422:	60b9      	str	r1, [r7, #8]
 8102424:	607a      	str	r2, [r7, #4]
 8102426:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8102428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810242a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 810242c:	687b      	ldr	r3, [r7, #4]
 810242e:	009b      	lsls	r3, r3, #2
 8102430:	461a      	mov	r2, r3
 8102432:	21a5      	movs	r1, #165	@ 0xa5
 8102434:	f001 f9b2 	bl	810379c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8102438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810243a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810243c:	687b      	ldr	r3, [r7, #4]
 810243e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8102442:	3b01      	subs	r3, #1
 8102444:	009b      	lsls	r3, r3, #2
 8102446:	4413      	add	r3, r2
 8102448:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 810244a:	69bb      	ldr	r3, [r7, #24]
 810244c:	f023 0307 	bic.w	r3, r3, #7
 8102450:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8102452:	69bb      	ldr	r3, [r7, #24]
 8102454:	f003 0307 	and.w	r3, r3, #7
 8102458:	2b00      	cmp	r3, #0
 810245a:	d00b      	beq.n	8102474 <prvInitialiseNewTask+0x5a>
	__asm volatile
 810245c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102460:	f383 8811 	msr	BASEPRI, r3
 8102464:	f3bf 8f6f 	isb	sy
 8102468:	f3bf 8f4f 	dsb	sy
 810246c:	617b      	str	r3, [r7, #20]
}
 810246e:	bf00      	nop
 8102470:	bf00      	nop
 8102472:	e7fd      	b.n	8102470 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8102474:	68bb      	ldr	r3, [r7, #8]
 8102476:	2b00      	cmp	r3, #0
 8102478:	d01f      	beq.n	81024ba <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810247a:	2300      	movs	r3, #0
 810247c:	61fb      	str	r3, [r7, #28]
 810247e:	e012      	b.n	81024a6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8102480:	68ba      	ldr	r2, [r7, #8]
 8102482:	69fb      	ldr	r3, [r7, #28]
 8102484:	4413      	add	r3, r2
 8102486:	7819      	ldrb	r1, [r3, #0]
 8102488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810248a:	69fb      	ldr	r3, [r7, #28]
 810248c:	4413      	add	r3, r2
 810248e:	3334      	adds	r3, #52	@ 0x34
 8102490:	460a      	mov	r2, r1
 8102492:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8102494:	68ba      	ldr	r2, [r7, #8]
 8102496:	69fb      	ldr	r3, [r7, #28]
 8102498:	4413      	add	r3, r2
 810249a:	781b      	ldrb	r3, [r3, #0]
 810249c:	2b00      	cmp	r3, #0
 810249e:	d006      	beq.n	81024ae <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 81024a0:	69fb      	ldr	r3, [r7, #28]
 81024a2:	3301      	adds	r3, #1
 81024a4:	61fb      	str	r3, [r7, #28]
 81024a6:	69fb      	ldr	r3, [r7, #28]
 81024a8:	2b0f      	cmp	r3, #15
 81024aa:	d9e9      	bls.n	8102480 <prvInitialiseNewTask+0x66>
 81024ac:	e000      	b.n	81024b0 <prvInitialiseNewTask+0x96>
			{
				break;
 81024ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 81024b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024b2:	2200      	movs	r2, #0
 81024b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 81024b8:	e003      	b.n	81024c2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 81024ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024bc:	2200      	movs	r2, #0
 81024be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 81024c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81024c4:	2b37      	cmp	r3, #55	@ 0x37
 81024c6:	d901      	bls.n	81024cc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 81024c8:	2337      	movs	r3, #55	@ 0x37
 81024ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 81024cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 81024d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 81024d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 81024d6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 81024d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024da:	2200      	movs	r2, #0
 81024dc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 81024de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024e0:	3304      	adds	r3, #4
 81024e2:	4618      	mov	r0, r3
 81024e4:	f7fe ff16 	bl	8101314 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 81024e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024ea:	3318      	adds	r3, #24
 81024ec:	4618      	mov	r0, r3
 81024ee:	f7fe ff11 	bl	8101314 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 81024f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81024f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81024f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81024fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 81024fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8102500:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8102502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8102504:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8102506:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8102508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810250a:	2200      	movs	r2, #0
 810250c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 810250e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8102510:	2200      	movs	r2, #0
 8102512:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8102516:	683a      	ldr	r2, [r7, #0]
 8102518:	68f9      	ldr	r1, [r7, #12]
 810251a:	69b8      	ldr	r0, [r7, #24]
 810251c:	f7fe ff8e 	bl	810143c <pxPortInitialiseStack>
 8102520:	4602      	mov	r2, r0
 8102522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8102524:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8102526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8102528:	2b00      	cmp	r3, #0
 810252a:	d002      	beq.n	8102532 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 810252c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810252e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8102530:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8102532:	bf00      	nop
 8102534:	3720      	adds	r7, #32
 8102536:	46bd      	mov	sp, r7
 8102538:	bd80      	pop	{r7, pc}
	...

0810253c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 810253c:	b580      	push	{r7, lr}
 810253e:	b082      	sub	sp, #8
 8102540:	af00      	add	r7, sp, #0
 8102542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8102544:	f7ff f8a8 	bl	8101698 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8102548:	4b2d      	ldr	r3, [pc, #180]	@ (8102600 <prvAddNewTaskToReadyList+0xc4>)
 810254a:	681b      	ldr	r3, [r3, #0]
 810254c:	3301      	adds	r3, #1
 810254e:	4a2c      	ldr	r2, [pc, #176]	@ (8102600 <prvAddNewTaskToReadyList+0xc4>)
 8102550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8102552:	4b2c      	ldr	r3, [pc, #176]	@ (8102604 <prvAddNewTaskToReadyList+0xc8>)
 8102554:	681b      	ldr	r3, [r3, #0]
 8102556:	2b00      	cmp	r3, #0
 8102558:	d109      	bne.n	810256e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810255a:	4a2a      	ldr	r2, [pc, #168]	@ (8102604 <prvAddNewTaskToReadyList+0xc8>)
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8102560:	4b27      	ldr	r3, [pc, #156]	@ (8102600 <prvAddNewTaskToReadyList+0xc4>)
 8102562:	681b      	ldr	r3, [r3, #0]
 8102564:	2b01      	cmp	r3, #1
 8102566:	d110      	bne.n	810258a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8102568:	f000 fc1e 	bl	8102da8 <prvInitialiseTaskLists>
 810256c:	e00d      	b.n	810258a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 810256e:	4b26      	ldr	r3, [pc, #152]	@ (8102608 <prvAddNewTaskToReadyList+0xcc>)
 8102570:	681b      	ldr	r3, [r3, #0]
 8102572:	2b00      	cmp	r3, #0
 8102574:	d109      	bne.n	810258a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8102576:	4b23      	ldr	r3, [pc, #140]	@ (8102604 <prvAddNewTaskToReadyList+0xc8>)
 8102578:	681b      	ldr	r3, [r3, #0]
 810257a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810257c:	687b      	ldr	r3, [r7, #4]
 810257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102580:	429a      	cmp	r2, r3
 8102582:	d802      	bhi.n	810258a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8102584:	4a1f      	ldr	r2, [pc, #124]	@ (8102604 <prvAddNewTaskToReadyList+0xc8>)
 8102586:	687b      	ldr	r3, [r7, #4]
 8102588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810258a:	4b20      	ldr	r3, [pc, #128]	@ (810260c <prvAddNewTaskToReadyList+0xd0>)
 810258c:	681b      	ldr	r3, [r3, #0]
 810258e:	3301      	adds	r3, #1
 8102590:	4a1e      	ldr	r2, [pc, #120]	@ (810260c <prvAddNewTaskToReadyList+0xd0>)
 8102592:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8102594:	4b1d      	ldr	r3, [pc, #116]	@ (810260c <prvAddNewTaskToReadyList+0xd0>)
 8102596:	681a      	ldr	r2, [r3, #0]
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 810259c:	687b      	ldr	r3, [r7, #4]
 810259e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81025a0:	4b1b      	ldr	r3, [pc, #108]	@ (8102610 <prvAddNewTaskToReadyList+0xd4>)
 81025a2:	681b      	ldr	r3, [r3, #0]
 81025a4:	429a      	cmp	r2, r3
 81025a6:	d903      	bls.n	81025b0 <prvAddNewTaskToReadyList+0x74>
 81025a8:	687b      	ldr	r3, [r7, #4]
 81025aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81025ac:	4a18      	ldr	r2, [pc, #96]	@ (8102610 <prvAddNewTaskToReadyList+0xd4>)
 81025ae:	6013      	str	r3, [r2, #0]
 81025b0:	687b      	ldr	r3, [r7, #4]
 81025b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81025b4:	4613      	mov	r3, r2
 81025b6:	009b      	lsls	r3, r3, #2
 81025b8:	4413      	add	r3, r2
 81025ba:	009b      	lsls	r3, r3, #2
 81025bc:	4a15      	ldr	r2, [pc, #84]	@ (8102614 <prvAddNewTaskToReadyList+0xd8>)
 81025be:	441a      	add	r2, r3
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	3304      	adds	r3, #4
 81025c4:	4619      	mov	r1, r3
 81025c6:	4610      	mov	r0, r2
 81025c8:	f7fe feb1 	bl	810132e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 81025cc:	f7ff f896 	bl	81016fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 81025d0:	4b0d      	ldr	r3, [pc, #52]	@ (8102608 <prvAddNewTaskToReadyList+0xcc>)
 81025d2:	681b      	ldr	r3, [r3, #0]
 81025d4:	2b00      	cmp	r3, #0
 81025d6:	d00e      	beq.n	81025f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 81025d8:	4b0a      	ldr	r3, [pc, #40]	@ (8102604 <prvAddNewTaskToReadyList+0xc8>)
 81025da:	681b      	ldr	r3, [r3, #0]
 81025dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81025de:	687b      	ldr	r3, [r7, #4]
 81025e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81025e2:	429a      	cmp	r2, r3
 81025e4:	d207      	bcs.n	81025f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 81025e6:	4b0c      	ldr	r3, [pc, #48]	@ (8102618 <prvAddNewTaskToReadyList+0xdc>)
 81025e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81025ec:	601a      	str	r2, [r3, #0]
 81025ee:	f3bf 8f4f 	dsb	sy
 81025f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81025f6:	bf00      	nop
 81025f8:	3708      	adds	r7, #8
 81025fa:	46bd      	mov	sp, r7
 81025fc:	bd80      	pop	{r7, pc}
 81025fe:	bf00      	nop
 8102600:	10004830 	.word	0x10004830
 8102604:	1000435c 	.word	0x1000435c
 8102608:	1000483c 	.word	0x1000483c
 810260c:	1000484c 	.word	0x1000484c
 8102610:	10004838 	.word	0x10004838
 8102614:	10004360 	.word	0x10004360
 8102618:	e000ed04 	.word	0xe000ed04

0810261c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 810261c:	b580      	push	{r7, lr}
 810261e:	b084      	sub	sp, #16
 8102620:	af00      	add	r7, sp, #0
 8102622:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8102624:	2300      	movs	r3, #0
 8102626:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8102628:	687b      	ldr	r3, [r7, #4]
 810262a:	2b00      	cmp	r3, #0
 810262c:	d018      	beq.n	8102660 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 810262e:	4b14      	ldr	r3, [pc, #80]	@ (8102680 <vTaskDelay+0x64>)
 8102630:	681b      	ldr	r3, [r3, #0]
 8102632:	2b00      	cmp	r3, #0
 8102634:	d00b      	beq.n	810264e <vTaskDelay+0x32>
	__asm volatile
 8102636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810263a:	f383 8811 	msr	BASEPRI, r3
 810263e:	f3bf 8f6f 	isb	sy
 8102642:	f3bf 8f4f 	dsb	sy
 8102646:	60bb      	str	r3, [r7, #8]
}
 8102648:	bf00      	nop
 810264a:	bf00      	nop
 810264c:	e7fd      	b.n	810264a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 810264e:	f000 f883 	bl	8102758 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8102652:	2100      	movs	r1, #0
 8102654:	6878      	ldr	r0, [r7, #4]
 8102656:	f000 fcf3 	bl	8103040 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810265a:	f000 f88b 	bl	8102774 <xTaskResumeAll>
 810265e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8102660:	68fb      	ldr	r3, [r7, #12]
 8102662:	2b00      	cmp	r3, #0
 8102664:	d107      	bne.n	8102676 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8102666:	4b07      	ldr	r3, [pc, #28]	@ (8102684 <vTaskDelay+0x68>)
 8102668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810266c:	601a      	str	r2, [r3, #0]
 810266e:	f3bf 8f4f 	dsb	sy
 8102672:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8102676:	bf00      	nop
 8102678:	3710      	adds	r7, #16
 810267a:	46bd      	mov	sp, r7
 810267c:	bd80      	pop	{r7, pc}
 810267e:	bf00      	nop
 8102680:	10004858 	.word	0x10004858
 8102684:	e000ed04 	.word	0xe000ed04

08102688 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8102688:	b580      	push	{r7, lr}
 810268a:	b08a      	sub	sp, #40	@ 0x28
 810268c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810268e:	2300      	movs	r3, #0
 8102690:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8102692:	2300      	movs	r3, #0
 8102694:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8102696:	463a      	mov	r2, r7
 8102698:	1d39      	adds	r1, r7, #4
 810269a:	f107 0308 	add.w	r3, r7, #8
 810269e:	4618      	mov	r0, r3
 81026a0:	f7fe fbf6 	bl	8100e90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 81026a4:	6839      	ldr	r1, [r7, #0]
 81026a6:	687b      	ldr	r3, [r7, #4]
 81026a8:	68ba      	ldr	r2, [r7, #8]
 81026aa:	9202      	str	r2, [sp, #8]
 81026ac:	9301      	str	r3, [sp, #4]
 81026ae:	2300      	movs	r3, #0
 81026b0:	9300      	str	r3, [sp, #0]
 81026b2:	2300      	movs	r3, #0
 81026b4:	460a      	mov	r2, r1
 81026b6:	4922      	ldr	r1, [pc, #136]	@ (8102740 <vTaskStartScheduler+0xb8>)
 81026b8:	4822      	ldr	r0, [pc, #136]	@ (8102744 <vTaskStartScheduler+0xbc>)
 81026ba:	f7ff fe09 	bl	81022d0 <xTaskCreateStatic>
 81026be:	4603      	mov	r3, r0
 81026c0:	4a21      	ldr	r2, [pc, #132]	@ (8102748 <vTaskStartScheduler+0xc0>)
 81026c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 81026c4:	4b20      	ldr	r3, [pc, #128]	@ (8102748 <vTaskStartScheduler+0xc0>)
 81026c6:	681b      	ldr	r3, [r3, #0]
 81026c8:	2b00      	cmp	r3, #0
 81026ca:	d002      	beq.n	81026d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 81026cc:	2301      	movs	r3, #1
 81026ce:	617b      	str	r3, [r7, #20]
 81026d0:	e001      	b.n	81026d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 81026d2:	2300      	movs	r3, #0
 81026d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 81026d6:	697b      	ldr	r3, [r7, #20]
 81026d8:	2b01      	cmp	r3, #1
 81026da:	d102      	bne.n	81026e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 81026dc:	f000 fd04 	bl	81030e8 <xTimerCreateTimerTask>
 81026e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 81026e2:	697b      	ldr	r3, [r7, #20]
 81026e4:	2b01      	cmp	r3, #1
 81026e6:	d116      	bne.n	8102716 <vTaskStartScheduler+0x8e>
	__asm volatile
 81026e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81026ec:	f383 8811 	msr	BASEPRI, r3
 81026f0:	f3bf 8f6f 	isb	sy
 81026f4:	f3bf 8f4f 	dsb	sy
 81026f8:	613b      	str	r3, [r7, #16]
}
 81026fa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 81026fc:	4b13      	ldr	r3, [pc, #76]	@ (810274c <vTaskStartScheduler+0xc4>)
 81026fe:	f04f 32ff 	mov.w	r2, #4294967295
 8102702:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8102704:	4b12      	ldr	r3, [pc, #72]	@ (8102750 <vTaskStartScheduler+0xc8>)
 8102706:	2201      	movs	r2, #1
 8102708:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 810270a:	4b12      	ldr	r3, [pc, #72]	@ (8102754 <vTaskStartScheduler+0xcc>)
 810270c:	2200      	movs	r2, #0
 810270e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8102710:	f7fe ff1e 	bl	8101550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8102714:	e00f      	b.n	8102736 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8102716:	697b      	ldr	r3, [r7, #20]
 8102718:	f1b3 3fff 	cmp.w	r3, #4294967295
 810271c:	d10b      	bne.n	8102736 <vTaskStartScheduler+0xae>
	__asm volatile
 810271e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102722:	f383 8811 	msr	BASEPRI, r3
 8102726:	f3bf 8f6f 	isb	sy
 810272a:	f3bf 8f4f 	dsb	sy
 810272e:	60fb      	str	r3, [r7, #12]
}
 8102730:	bf00      	nop
 8102732:	bf00      	nop
 8102734:	e7fd      	b.n	8102732 <vTaskStartScheduler+0xaa>
}
 8102736:	bf00      	nop
 8102738:	3718      	adds	r7, #24
 810273a:	46bd      	mov	sp, r7
 810273c:	bd80      	pop	{r7, pc}
 810273e:	bf00      	nop
 8102740:	08103834 	.word	0x08103834
 8102744:	08102d79 	.word	0x08102d79
 8102748:	10004854 	.word	0x10004854
 810274c:	10004850 	.word	0x10004850
 8102750:	1000483c 	.word	0x1000483c
 8102754:	10004834 	.word	0x10004834

08102758 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8102758:	b480      	push	{r7}
 810275a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 810275c:	4b04      	ldr	r3, [pc, #16]	@ (8102770 <vTaskSuspendAll+0x18>)
 810275e:	681b      	ldr	r3, [r3, #0]
 8102760:	3301      	adds	r3, #1
 8102762:	4a03      	ldr	r2, [pc, #12]	@ (8102770 <vTaskSuspendAll+0x18>)
 8102764:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8102766:	bf00      	nop
 8102768:	46bd      	mov	sp, r7
 810276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810276e:	4770      	bx	lr
 8102770:	10004858 	.word	0x10004858

08102774 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8102774:	b580      	push	{r7, lr}
 8102776:	b084      	sub	sp, #16
 8102778:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810277a:	2300      	movs	r3, #0
 810277c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810277e:	2300      	movs	r3, #0
 8102780:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8102782:	4b42      	ldr	r3, [pc, #264]	@ (810288c <xTaskResumeAll+0x118>)
 8102784:	681b      	ldr	r3, [r3, #0]
 8102786:	2b00      	cmp	r3, #0
 8102788:	d10b      	bne.n	81027a2 <xTaskResumeAll+0x2e>
	__asm volatile
 810278a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810278e:	f383 8811 	msr	BASEPRI, r3
 8102792:	f3bf 8f6f 	isb	sy
 8102796:	f3bf 8f4f 	dsb	sy
 810279a:	603b      	str	r3, [r7, #0]
}
 810279c:	bf00      	nop
 810279e:	bf00      	nop
 81027a0:	e7fd      	b.n	810279e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 81027a2:	f7fe ff79 	bl	8101698 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 81027a6:	4b39      	ldr	r3, [pc, #228]	@ (810288c <xTaskResumeAll+0x118>)
 81027a8:	681b      	ldr	r3, [r3, #0]
 81027aa:	3b01      	subs	r3, #1
 81027ac:	4a37      	ldr	r2, [pc, #220]	@ (810288c <xTaskResumeAll+0x118>)
 81027ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81027b0:	4b36      	ldr	r3, [pc, #216]	@ (810288c <xTaskResumeAll+0x118>)
 81027b2:	681b      	ldr	r3, [r3, #0]
 81027b4:	2b00      	cmp	r3, #0
 81027b6:	d162      	bne.n	810287e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 81027b8:	4b35      	ldr	r3, [pc, #212]	@ (8102890 <xTaskResumeAll+0x11c>)
 81027ba:	681b      	ldr	r3, [r3, #0]
 81027bc:	2b00      	cmp	r3, #0
 81027be:	d05e      	beq.n	810287e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81027c0:	e02f      	b.n	8102822 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81027c2:	4b34      	ldr	r3, [pc, #208]	@ (8102894 <xTaskResumeAll+0x120>)
 81027c4:	68db      	ldr	r3, [r3, #12]
 81027c6:	68db      	ldr	r3, [r3, #12]
 81027c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 81027ca:	68fb      	ldr	r3, [r7, #12]
 81027cc:	3318      	adds	r3, #24
 81027ce:	4618      	mov	r0, r3
 81027d0:	f7fe fe0a 	bl	81013e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81027d4:	68fb      	ldr	r3, [r7, #12]
 81027d6:	3304      	adds	r3, #4
 81027d8:	4618      	mov	r0, r3
 81027da:	f7fe fe05 	bl	81013e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 81027de:	68fb      	ldr	r3, [r7, #12]
 81027e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81027e2:	4b2d      	ldr	r3, [pc, #180]	@ (8102898 <xTaskResumeAll+0x124>)
 81027e4:	681b      	ldr	r3, [r3, #0]
 81027e6:	429a      	cmp	r2, r3
 81027e8:	d903      	bls.n	81027f2 <xTaskResumeAll+0x7e>
 81027ea:	68fb      	ldr	r3, [r7, #12]
 81027ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81027ee:	4a2a      	ldr	r2, [pc, #168]	@ (8102898 <xTaskResumeAll+0x124>)
 81027f0:	6013      	str	r3, [r2, #0]
 81027f2:	68fb      	ldr	r3, [r7, #12]
 81027f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81027f6:	4613      	mov	r3, r2
 81027f8:	009b      	lsls	r3, r3, #2
 81027fa:	4413      	add	r3, r2
 81027fc:	009b      	lsls	r3, r3, #2
 81027fe:	4a27      	ldr	r2, [pc, #156]	@ (810289c <xTaskResumeAll+0x128>)
 8102800:	441a      	add	r2, r3
 8102802:	68fb      	ldr	r3, [r7, #12]
 8102804:	3304      	adds	r3, #4
 8102806:	4619      	mov	r1, r3
 8102808:	4610      	mov	r0, r2
 810280a:	f7fe fd90 	bl	810132e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810280e:	68fb      	ldr	r3, [r7, #12]
 8102810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102812:	4b23      	ldr	r3, [pc, #140]	@ (81028a0 <xTaskResumeAll+0x12c>)
 8102814:	681b      	ldr	r3, [r3, #0]
 8102816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102818:	429a      	cmp	r2, r3
 810281a:	d302      	bcc.n	8102822 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 810281c:	4b21      	ldr	r3, [pc, #132]	@ (81028a4 <xTaskResumeAll+0x130>)
 810281e:	2201      	movs	r2, #1
 8102820:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8102822:	4b1c      	ldr	r3, [pc, #112]	@ (8102894 <xTaskResumeAll+0x120>)
 8102824:	681b      	ldr	r3, [r3, #0]
 8102826:	2b00      	cmp	r3, #0
 8102828:	d1cb      	bne.n	81027c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 810282a:	68fb      	ldr	r3, [r7, #12]
 810282c:	2b00      	cmp	r3, #0
 810282e:	d001      	beq.n	8102834 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8102830:	f000 fb58 	bl	8102ee4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8102834:	4b1c      	ldr	r3, [pc, #112]	@ (81028a8 <xTaskResumeAll+0x134>)
 8102836:	681b      	ldr	r3, [r3, #0]
 8102838:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 810283a:	687b      	ldr	r3, [r7, #4]
 810283c:	2b00      	cmp	r3, #0
 810283e:	d010      	beq.n	8102862 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8102840:	f000 f846 	bl	81028d0 <xTaskIncrementTick>
 8102844:	4603      	mov	r3, r0
 8102846:	2b00      	cmp	r3, #0
 8102848:	d002      	beq.n	8102850 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 810284a:	4b16      	ldr	r3, [pc, #88]	@ (81028a4 <xTaskResumeAll+0x130>)
 810284c:	2201      	movs	r2, #1
 810284e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8102850:	687b      	ldr	r3, [r7, #4]
 8102852:	3b01      	subs	r3, #1
 8102854:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8102856:	687b      	ldr	r3, [r7, #4]
 8102858:	2b00      	cmp	r3, #0
 810285a:	d1f1      	bne.n	8102840 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 810285c:	4b12      	ldr	r3, [pc, #72]	@ (81028a8 <xTaskResumeAll+0x134>)
 810285e:	2200      	movs	r2, #0
 8102860:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8102862:	4b10      	ldr	r3, [pc, #64]	@ (81028a4 <xTaskResumeAll+0x130>)
 8102864:	681b      	ldr	r3, [r3, #0]
 8102866:	2b00      	cmp	r3, #0
 8102868:	d009      	beq.n	810287e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 810286a:	2301      	movs	r3, #1
 810286c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810286e:	4b0f      	ldr	r3, [pc, #60]	@ (81028ac <xTaskResumeAll+0x138>)
 8102870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8102874:	601a      	str	r2, [r3, #0]
 8102876:	f3bf 8f4f 	dsb	sy
 810287a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810287e:	f7fe ff3d 	bl	81016fc <vPortExitCritical>

	return xAlreadyYielded;
 8102882:	68bb      	ldr	r3, [r7, #8]
}
 8102884:	4618      	mov	r0, r3
 8102886:	3710      	adds	r7, #16
 8102888:	46bd      	mov	sp, r7
 810288a:	bd80      	pop	{r7, pc}
 810288c:	10004858 	.word	0x10004858
 8102890:	10004830 	.word	0x10004830
 8102894:	100047f0 	.word	0x100047f0
 8102898:	10004838 	.word	0x10004838
 810289c:	10004360 	.word	0x10004360
 81028a0:	1000435c 	.word	0x1000435c
 81028a4:	10004844 	.word	0x10004844
 81028a8:	10004840 	.word	0x10004840
 81028ac:	e000ed04 	.word	0xe000ed04

081028b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 81028b0:	b480      	push	{r7}
 81028b2:	b083      	sub	sp, #12
 81028b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 81028b6:	4b05      	ldr	r3, [pc, #20]	@ (81028cc <xTaskGetTickCount+0x1c>)
 81028b8:	681b      	ldr	r3, [r3, #0]
 81028ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 81028bc:	687b      	ldr	r3, [r7, #4]
}
 81028be:	4618      	mov	r0, r3
 81028c0:	370c      	adds	r7, #12
 81028c2:	46bd      	mov	sp, r7
 81028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028c8:	4770      	bx	lr
 81028ca:	bf00      	nop
 81028cc:	10004834 	.word	0x10004834

081028d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 81028d0:	b580      	push	{r7, lr}
 81028d2:	b086      	sub	sp, #24
 81028d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 81028d6:	2300      	movs	r3, #0
 81028d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81028da:	4b4f      	ldr	r3, [pc, #316]	@ (8102a18 <xTaskIncrementTick+0x148>)
 81028dc:	681b      	ldr	r3, [r3, #0]
 81028de:	2b00      	cmp	r3, #0
 81028e0:	f040 8090 	bne.w	8102a04 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 81028e4:	4b4d      	ldr	r3, [pc, #308]	@ (8102a1c <xTaskIncrementTick+0x14c>)
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	3301      	adds	r3, #1
 81028ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 81028ec:	4a4b      	ldr	r2, [pc, #300]	@ (8102a1c <xTaskIncrementTick+0x14c>)
 81028ee:	693b      	ldr	r3, [r7, #16]
 81028f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 81028f2:	693b      	ldr	r3, [r7, #16]
 81028f4:	2b00      	cmp	r3, #0
 81028f6:	d121      	bne.n	810293c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 81028f8:	4b49      	ldr	r3, [pc, #292]	@ (8102a20 <xTaskIncrementTick+0x150>)
 81028fa:	681b      	ldr	r3, [r3, #0]
 81028fc:	681b      	ldr	r3, [r3, #0]
 81028fe:	2b00      	cmp	r3, #0
 8102900:	d00b      	beq.n	810291a <xTaskIncrementTick+0x4a>
	__asm volatile
 8102902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102906:	f383 8811 	msr	BASEPRI, r3
 810290a:	f3bf 8f6f 	isb	sy
 810290e:	f3bf 8f4f 	dsb	sy
 8102912:	603b      	str	r3, [r7, #0]
}
 8102914:	bf00      	nop
 8102916:	bf00      	nop
 8102918:	e7fd      	b.n	8102916 <xTaskIncrementTick+0x46>
 810291a:	4b41      	ldr	r3, [pc, #260]	@ (8102a20 <xTaskIncrementTick+0x150>)
 810291c:	681b      	ldr	r3, [r3, #0]
 810291e:	60fb      	str	r3, [r7, #12]
 8102920:	4b40      	ldr	r3, [pc, #256]	@ (8102a24 <xTaskIncrementTick+0x154>)
 8102922:	681b      	ldr	r3, [r3, #0]
 8102924:	4a3e      	ldr	r2, [pc, #248]	@ (8102a20 <xTaskIncrementTick+0x150>)
 8102926:	6013      	str	r3, [r2, #0]
 8102928:	4a3e      	ldr	r2, [pc, #248]	@ (8102a24 <xTaskIncrementTick+0x154>)
 810292a:	68fb      	ldr	r3, [r7, #12]
 810292c:	6013      	str	r3, [r2, #0]
 810292e:	4b3e      	ldr	r3, [pc, #248]	@ (8102a28 <xTaskIncrementTick+0x158>)
 8102930:	681b      	ldr	r3, [r3, #0]
 8102932:	3301      	adds	r3, #1
 8102934:	4a3c      	ldr	r2, [pc, #240]	@ (8102a28 <xTaskIncrementTick+0x158>)
 8102936:	6013      	str	r3, [r2, #0]
 8102938:	f000 fad4 	bl	8102ee4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810293c:	4b3b      	ldr	r3, [pc, #236]	@ (8102a2c <xTaskIncrementTick+0x15c>)
 810293e:	681b      	ldr	r3, [r3, #0]
 8102940:	693a      	ldr	r2, [r7, #16]
 8102942:	429a      	cmp	r2, r3
 8102944:	d349      	bcc.n	81029da <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8102946:	4b36      	ldr	r3, [pc, #216]	@ (8102a20 <xTaskIncrementTick+0x150>)
 8102948:	681b      	ldr	r3, [r3, #0]
 810294a:	681b      	ldr	r3, [r3, #0]
 810294c:	2b00      	cmp	r3, #0
 810294e:	d104      	bne.n	810295a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8102950:	4b36      	ldr	r3, [pc, #216]	@ (8102a2c <xTaskIncrementTick+0x15c>)
 8102952:	f04f 32ff 	mov.w	r2, #4294967295
 8102956:	601a      	str	r2, [r3, #0]
					break;
 8102958:	e03f      	b.n	81029da <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810295a:	4b31      	ldr	r3, [pc, #196]	@ (8102a20 <xTaskIncrementTick+0x150>)
 810295c:	681b      	ldr	r3, [r3, #0]
 810295e:	68db      	ldr	r3, [r3, #12]
 8102960:	68db      	ldr	r3, [r3, #12]
 8102962:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8102964:	68bb      	ldr	r3, [r7, #8]
 8102966:	685b      	ldr	r3, [r3, #4]
 8102968:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 810296a:	693a      	ldr	r2, [r7, #16]
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	429a      	cmp	r2, r3
 8102970:	d203      	bcs.n	810297a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8102972:	4a2e      	ldr	r2, [pc, #184]	@ (8102a2c <xTaskIncrementTick+0x15c>)
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8102978:	e02f      	b.n	81029da <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810297a:	68bb      	ldr	r3, [r7, #8]
 810297c:	3304      	adds	r3, #4
 810297e:	4618      	mov	r0, r3
 8102980:	f7fe fd32 	bl	81013e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8102984:	68bb      	ldr	r3, [r7, #8]
 8102986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102988:	2b00      	cmp	r3, #0
 810298a:	d004      	beq.n	8102996 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810298c:	68bb      	ldr	r3, [r7, #8]
 810298e:	3318      	adds	r3, #24
 8102990:	4618      	mov	r0, r3
 8102992:	f7fe fd29 	bl	81013e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8102996:	68bb      	ldr	r3, [r7, #8]
 8102998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810299a:	4b25      	ldr	r3, [pc, #148]	@ (8102a30 <xTaskIncrementTick+0x160>)
 810299c:	681b      	ldr	r3, [r3, #0]
 810299e:	429a      	cmp	r2, r3
 81029a0:	d903      	bls.n	81029aa <xTaskIncrementTick+0xda>
 81029a2:	68bb      	ldr	r3, [r7, #8]
 81029a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81029a6:	4a22      	ldr	r2, [pc, #136]	@ (8102a30 <xTaskIncrementTick+0x160>)
 81029a8:	6013      	str	r3, [r2, #0]
 81029aa:	68bb      	ldr	r3, [r7, #8]
 81029ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81029ae:	4613      	mov	r3, r2
 81029b0:	009b      	lsls	r3, r3, #2
 81029b2:	4413      	add	r3, r2
 81029b4:	009b      	lsls	r3, r3, #2
 81029b6:	4a1f      	ldr	r2, [pc, #124]	@ (8102a34 <xTaskIncrementTick+0x164>)
 81029b8:	441a      	add	r2, r3
 81029ba:	68bb      	ldr	r3, [r7, #8]
 81029bc:	3304      	adds	r3, #4
 81029be:	4619      	mov	r1, r3
 81029c0:	4610      	mov	r0, r2
 81029c2:	f7fe fcb4 	bl	810132e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81029c6:	68bb      	ldr	r3, [r7, #8]
 81029c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81029ca:	4b1b      	ldr	r3, [pc, #108]	@ (8102a38 <xTaskIncrementTick+0x168>)
 81029cc:	681b      	ldr	r3, [r3, #0]
 81029ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81029d0:	429a      	cmp	r2, r3
 81029d2:	d3b8      	bcc.n	8102946 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 81029d4:	2301      	movs	r3, #1
 81029d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81029d8:	e7b5      	b.n	8102946 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 81029da:	4b17      	ldr	r3, [pc, #92]	@ (8102a38 <xTaskIncrementTick+0x168>)
 81029dc:	681b      	ldr	r3, [r3, #0]
 81029de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81029e0:	4914      	ldr	r1, [pc, #80]	@ (8102a34 <xTaskIncrementTick+0x164>)
 81029e2:	4613      	mov	r3, r2
 81029e4:	009b      	lsls	r3, r3, #2
 81029e6:	4413      	add	r3, r2
 81029e8:	009b      	lsls	r3, r3, #2
 81029ea:	440b      	add	r3, r1
 81029ec:	681b      	ldr	r3, [r3, #0]
 81029ee:	2b01      	cmp	r3, #1
 81029f0:	d901      	bls.n	81029f6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 81029f2:	2301      	movs	r3, #1
 81029f4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 81029f6:	4b11      	ldr	r3, [pc, #68]	@ (8102a3c <xTaskIncrementTick+0x16c>)
 81029f8:	681b      	ldr	r3, [r3, #0]
 81029fa:	2b00      	cmp	r3, #0
 81029fc:	d007      	beq.n	8102a0e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 81029fe:	2301      	movs	r3, #1
 8102a00:	617b      	str	r3, [r7, #20]
 8102a02:	e004      	b.n	8102a0e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8102a04:	4b0e      	ldr	r3, [pc, #56]	@ (8102a40 <xTaskIncrementTick+0x170>)
 8102a06:	681b      	ldr	r3, [r3, #0]
 8102a08:	3301      	adds	r3, #1
 8102a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8102a40 <xTaskIncrementTick+0x170>)
 8102a0c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8102a0e:	697b      	ldr	r3, [r7, #20]
}
 8102a10:	4618      	mov	r0, r3
 8102a12:	3718      	adds	r7, #24
 8102a14:	46bd      	mov	sp, r7
 8102a16:	bd80      	pop	{r7, pc}
 8102a18:	10004858 	.word	0x10004858
 8102a1c:	10004834 	.word	0x10004834
 8102a20:	100047e8 	.word	0x100047e8
 8102a24:	100047ec 	.word	0x100047ec
 8102a28:	10004848 	.word	0x10004848
 8102a2c:	10004850 	.word	0x10004850
 8102a30:	10004838 	.word	0x10004838
 8102a34:	10004360 	.word	0x10004360
 8102a38:	1000435c 	.word	0x1000435c
 8102a3c:	10004844 	.word	0x10004844
 8102a40:	10004840 	.word	0x10004840

08102a44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8102a44:	b480      	push	{r7}
 8102a46:	b085      	sub	sp, #20
 8102a48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8102a4a:	4b28      	ldr	r3, [pc, #160]	@ (8102aec <vTaskSwitchContext+0xa8>)
 8102a4c:	681b      	ldr	r3, [r3, #0]
 8102a4e:	2b00      	cmp	r3, #0
 8102a50:	d003      	beq.n	8102a5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8102a52:	4b27      	ldr	r3, [pc, #156]	@ (8102af0 <vTaskSwitchContext+0xac>)
 8102a54:	2201      	movs	r2, #1
 8102a56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8102a58:	e042      	b.n	8102ae0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8102a5a:	4b25      	ldr	r3, [pc, #148]	@ (8102af0 <vTaskSwitchContext+0xac>)
 8102a5c:	2200      	movs	r2, #0
 8102a5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8102a60:	4b24      	ldr	r3, [pc, #144]	@ (8102af4 <vTaskSwitchContext+0xb0>)
 8102a62:	681b      	ldr	r3, [r3, #0]
 8102a64:	60fb      	str	r3, [r7, #12]
 8102a66:	e011      	b.n	8102a8c <vTaskSwitchContext+0x48>
 8102a68:	68fb      	ldr	r3, [r7, #12]
 8102a6a:	2b00      	cmp	r3, #0
 8102a6c:	d10b      	bne.n	8102a86 <vTaskSwitchContext+0x42>
	__asm volatile
 8102a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102a72:	f383 8811 	msr	BASEPRI, r3
 8102a76:	f3bf 8f6f 	isb	sy
 8102a7a:	f3bf 8f4f 	dsb	sy
 8102a7e:	607b      	str	r3, [r7, #4]
}
 8102a80:	bf00      	nop
 8102a82:	bf00      	nop
 8102a84:	e7fd      	b.n	8102a82 <vTaskSwitchContext+0x3e>
 8102a86:	68fb      	ldr	r3, [r7, #12]
 8102a88:	3b01      	subs	r3, #1
 8102a8a:	60fb      	str	r3, [r7, #12]
 8102a8c:	491a      	ldr	r1, [pc, #104]	@ (8102af8 <vTaskSwitchContext+0xb4>)
 8102a8e:	68fa      	ldr	r2, [r7, #12]
 8102a90:	4613      	mov	r3, r2
 8102a92:	009b      	lsls	r3, r3, #2
 8102a94:	4413      	add	r3, r2
 8102a96:	009b      	lsls	r3, r3, #2
 8102a98:	440b      	add	r3, r1
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	2b00      	cmp	r3, #0
 8102a9e:	d0e3      	beq.n	8102a68 <vTaskSwitchContext+0x24>
 8102aa0:	68fa      	ldr	r2, [r7, #12]
 8102aa2:	4613      	mov	r3, r2
 8102aa4:	009b      	lsls	r3, r3, #2
 8102aa6:	4413      	add	r3, r2
 8102aa8:	009b      	lsls	r3, r3, #2
 8102aaa:	4a13      	ldr	r2, [pc, #76]	@ (8102af8 <vTaskSwitchContext+0xb4>)
 8102aac:	4413      	add	r3, r2
 8102aae:	60bb      	str	r3, [r7, #8]
 8102ab0:	68bb      	ldr	r3, [r7, #8]
 8102ab2:	685b      	ldr	r3, [r3, #4]
 8102ab4:	685a      	ldr	r2, [r3, #4]
 8102ab6:	68bb      	ldr	r3, [r7, #8]
 8102ab8:	605a      	str	r2, [r3, #4]
 8102aba:	68bb      	ldr	r3, [r7, #8]
 8102abc:	685a      	ldr	r2, [r3, #4]
 8102abe:	68bb      	ldr	r3, [r7, #8]
 8102ac0:	3308      	adds	r3, #8
 8102ac2:	429a      	cmp	r2, r3
 8102ac4:	d104      	bne.n	8102ad0 <vTaskSwitchContext+0x8c>
 8102ac6:	68bb      	ldr	r3, [r7, #8]
 8102ac8:	685b      	ldr	r3, [r3, #4]
 8102aca:	685a      	ldr	r2, [r3, #4]
 8102acc:	68bb      	ldr	r3, [r7, #8]
 8102ace:	605a      	str	r2, [r3, #4]
 8102ad0:	68bb      	ldr	r3, [r7, #8]
 8102ad2:	685b      	ldr	r3, [r3, #4]
 8102ad4:	68db      	ldr	r3, [r3, #12]
 8102ad6:	4a09      	ldr	r2, [pc, #36]	@ (8102afc <vTaskSwitchContext+0xb8>)
 8102ad8:	6013      	str	r3, [r2, #0]
 8102ada:	4a06      	ldr	r2, [pc, #24]	@ (8102af4 <vTaskSwitchContext+0xb0>)
 8102adc:	68fb      	ldr	r3, [r7, #12]
 8102ade:	6013      	str	r3, [r2, #0]
}
 8102ae0:	bf00      	nop
 8102ae2:	3714      	adds	r7, #20
 8102ae4:	46bd      	mov	sp, r7
 8102ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102aea:	4770      	bx	lr
 8102aec:	10004858 	.word	0x10004858
 8102af0:	10004844 	.word	0x10004844
 8102af4:	10004838 	.word	0x10004838
 8102af8:	10004360 	.word	0x10004360
 8102afc:	1000435c 	.word	0x1000435c

08102b00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8102b00:	b580      	push	{r7, lr}
 8102b02:	b084      	sub	sp, #16
 8102b04:	af00      	add	r7, sp, #0
 8102b06:	6078      	str	r0, [r7, #4]
 8102b08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8102b0a:	687b      	ldr	r3, [r7, #4]
 8102b0c:	2b00      	cmp	r3, #0
 8102b0e:	d10b      	bne.n	8102b28 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8102b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102b14:	f383 8811 	msr	BASEPRI, r3
 8102b18:	f3bf 8f6f 	isb	sy
 8102b1c:	f3bf 8f4f 	dsb	sy
 8102b20:	60fb      	str	r3, [r7, #12]
}
 8102b22:	bf00      	nop
 8102b24:	bf00      	nop
 8102b26:	e7fd      	b.n	8102b24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8102b28:	4b07      	ldr	r3, [pc, #28]	@ (8102b48 <vTaskPlaceOnEventList+0x48>)
 8102b2a:	681b      	ldr	r3, [r3, #0]
 8102b2c:	3318      	adds	r3, #24
 8102b2e:	4619      	mov	r1, r3
 8102b30:	6878      	ldr	r0, [r7, #4]
 8102b32:	f7fe fc20 	bl	8101376 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8102b36:	2101      	movs	r1, #1
 8102b38:	6838      	ldr	r0, [r7, #0]
 8102b3a:	f000 fa81 	bl	8103040 <prvAddCurrentTaskToDelayedList>
}
 8102b3e:	bf00      	nop
 8102b40:	3710      	adds	r7, #16
 8102b42:	46bd      	mov	sp, r7
 8102b44:	bd80      	pop	{r7, pc}
 8102b46:	bf00      	nop
 8102b48:	1000435c 	.word	0x1000435c

08102b4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8102b4c:	b580      	push	{r7, lr}
 8102b4e:	b086      	sub	sp, #24
 8102b50:	af00      	add	r7, sp, #0
 8102b52:	60f8      	str	r0, [r7, #12]
 8102b54:	60b9      	str	r1, [r7, #8]
 8102b56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8102b58:	68fb      	ldr	r3, [r7, #12]
 8102b5a:	2b00      	cmp	r3, #0
 8102b5c:	d10b      	bne.n	8102b76 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8102b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102b62:	f383 8811 	msr	BASEPRI, r3
 8102b66:	f3bf 8f6f 	isb	sy
 8102b6a:	f3bf 8f4f 	dsb	sy
 8102b6e:	617b      	str	r3, [r7, #20]
}
 8102b70:	bf00      	nop
 8102b72:	bf00      	nop
 8102b74:	e7fd      	b.n	8102b72 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8102b76:	4b0a      	ldr	r3, [pc, #40]	@ (8102ba0 <vTaskPlaceOnEventListRestricted+0x54>)
 8102b78:	681b      	ldr	r3, [r3, #0]
 8102b7a:	3318      	adds	r3, #24
 8102b7c:	4619      	mov	r1, r3
 8102b7e:	68f8      	ldr	r0, [r7, #12]
 8102b80:	f7fe fbd5 	bl	810132e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8102b84:	687b      	ldr	r3, [r7, #4]
 8102b86:	2b00      	cmp	r3, #0
 8102b88:	d002      	beq.n	8102b90 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8102b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8102b8e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8102b90:	6879      	ldr	r1, [r7, #4]
 8102b92:	68b8      	ldr	r0, [r7, #8]
 8102b94:	f000 fa54 	bl	8103040 <prvAddCurrentTaskToDelayedList>
	}
 8102b98:	bf00      	nop
 8102b9a:	3718      	adds	r7, #24
 8102b9c:	46bd      	mov	sp, r7
 8102b9e:	bd80      	pop	{r7, pc}
 8102ba0:	1000435c 	.word	0x1000435c

08102ba4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8102ba4:	b580      	push	{r7, lr}
 8102ba6:	b086      	sub	sp, #24
 8102ba8:	af00      	add	r7, sp, #0
 8102baa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	68db      	ldr	r3, [r3, #12]
 8102bb0:	68db      	ldr	r3, [r3, #12]
 8102bb2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8102bb4:	693b      	ldr	r3, [r7, #16]
 8102bb6:	2b00      	cmp	r3, #0
 8102bb8:	d10b      	bne.n	8102bd2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8102bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102bbe:	f383 8811 	msr	BASEPRI, r3
 8102bc2:	f3bf 8f6f 	isb	sy
 8102bc6:	f3bf 8f4f 	dsb	sy
 8102bca:	60fb      	str	r3, [r7, #12]
}
 8102bcc:	bf00      	nop
 8102bce:	bf00      	nop
 8102bd0:	e7fd      	b.n	8102bce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8102bd2:	693b      	ldr	r3, [r7, #16]
 8102bd4:	3318      	adds	r3, #24
 8102bd6:	4618      	mov	r0, r3
 8102bd8:	f7fe fc06 	bl	81013e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8102bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8102c54 <xTaskRemoveFromEventList+0xb0>)
 8102bde:	681b      	ldr	r3, [r3, #0]
 8102be0:	2b00      	cmp	r3, #0
 8102be2:	d11d      	bne.n	8102c20 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8102be4:	693b      	ldr	r3, [r7, #16]
 8102be6:	3304      	adds	r3, #4
 8102be8:	4618      	mov	r0, r3
 8102bea:	f7fe fbfd 	bl	81013e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8102bee:	693b      	ldr	r3, [r7, #16]
 8102bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102bf2:	4b19      	ldr	r3, [pc, #100]	@ (8102c58 <xTaskRemoveFromEventList+0xb4>)
 8102bf4:	681b      	ldr	r3, [r3, #0]
 8102bf6:	429a      	cmp	r2, r3
 8102bf8:	d903      	bls.n	8102c02 <xTaskRemoveFromEventList+0x5e>
 8102bfa:	693b      	ldr	r3, [r7, #16]
 8102bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102bfe:	4a16      	ldr	r2, [pc, #88]	@ (8102c58 <xTaskRemoveFromEventList+0xb4>)
 8102c00:	6013      	str	r3, [r2, #0]
 8102c02:	693b      	ldr	r3, [r7, #16]
 8102c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102c06:	4613      	mov	r3, r2
 8102c08:	009b      	lsls	r3, r3, #2
 8102c0a:	4413      	add	r3, r2
 8102c0c:	009b      	lsls	r3, r3, #2
 8102c0e:	4a13      	ldr	r2, [pc, #76]	@ (8102c5c <xTaskRemoveFromEventList+0xb8>)
 8102c10:	441a      	add	r2, r3
 8102c12:	693b      	ldr	r3, [r7, #16]
 8102c14:	3304      	adds	r3, #4
 8102c16:	4619      	mov	r1, r3
 8102c18:	4610      	mov	r0, r2
 8102c1a:	f7fe fb88 	bl	810132e <vListInsertEnd>
 8102c1e:	e005      	b.n	8102c2c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8102c20:	693b      	ldr	r3, [r7, #16]
 8102c22:	3318      	adds	r3, #24
 8102c24:	4619      	mov	r1, r3
 8102c26:	480e      	ldr	r0, [pc, #56]	@ (8102c60 <xTaskRemoveFromEventList+0xbc>)
 8102c28:	f7fe fb81 	bl	810132e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8102c2c:	693b      	ldr	r3, [r7, #16]
 8102c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102c30:	4b0c      	ldr	r3, [pc, #48]	@ (8102c64 <xTaskRemoveFromEventList+0xc0>)
 8102c32:	681b      	ldr	r3, [r3, #0]
 8102c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102c36:	429a      	cmp	r2, r3
 8102c38:	d905      	bls.n	8102c46 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8102c3a:	2301      	movs	r3, #1
 8102c3c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8102c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8102c68 <xTaskRemoveFromEventList+0xc4>)
 8102c40:	2201      	movs	r2, #1
 8102c42:	601a      	str	r2, [r3, #0]
 8102c44:	e001      	b.n	8102c4a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8102c46:	2300      	movs	r3, #0
 8102c48:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8102c4a:	697b      	ldr	r3, [r7, #20]
}
 8102c4c:	4618      	mov	r0, r3
 8102c4e:	3718      	adds	r7, #24
 8102c50:	46bd      	mov	sp, r7
 8102c52:	bd80      	pop	{r7, pc}
 8102c54:	10004858 	.word	0x10004858
 8102c58:	10004838 	.word	0x10004838
 8102c5c:	10004360 	.word	0x10004360
 8102c60:	100047f0 	.word	0x100047f0
 8102c64:	1000435c 	.word	0x1000435c
 8102c68:	10004844 	.word	0x10004844

08102c6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8102c6c:	b480      	push	{r7}
 8102c6e:	b083      	sub	sp, #12
 8102c70:	af00      	add	r7, sp, #0
 8102c72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8102c74:	4b06      	ldr	r3, [pc, #24]	@ (8102c90 <vTaskInternalSetTimeOutState+0x24>)
 8102c76:	681a      	ldr	r2, [r3, #0]
 8102c78:	687b      	ldr	r3, [r7, #4]
 8102c7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8102c7c:	4b05      	ldr	r3, [pc, #20]	@ (8102c94 <vTaskInternalSetTimeOutState+0x28>)
 8102c7e:	681a      	ldr	r2, [r3, #0]
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	605a      	str	r2, [r3, #4]
}
 8102c84:	bf00      	nop
 8102c86:	370c      	adds	r7, #12
 8102c88:	46bd      	mov	sp, r7
 8102c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c8e:	4770      	bx	lr
 8102c90:	10004848 	.word	0x10004848
 8102c94:	10004834 	.word	0x10004834

08102c98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8102c98:	b580      	push	{r7, lr}
 8102c9a:	b088      	sub	sp, #32
 8102c9c:	af00      	add	r7, sp, #0
 8102c9e:	6078      	str	r0, [r7, #4]
 8102ca0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8102ca2:	687b      	ldr	r3, [r7, #4]
 8102ca4:	2b00      	cmp	r3, #0
 8102ca6:	d10b      	bne.n	8102cc0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8102ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102cac:	f383 8811 	msr	BASEPRI, r3
 8102cb0:	f3bf 8f6f 	isb	sy
 8102cb4:	f3bf 8f4f 	dsb	sy
 8102cb8:	613b      	str	r3, [r7, #16]
}
 8102cba:	bf00      	nop
 8102cbc:	bf00      	nop
 8102cbe:	e7fd      	b.n	8102cbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8102cc0:	683b      	ldr	r3, [r7, #0]
 8102cc2:	2b00      	cmp	r3, #0
 8102cc4:	d10b      	bne.n	8102cde <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8102cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102cca:	f383 8811 	msr	BASEPRI, r3
 8102cce:	f3bf 8f6f 	isb	sy
 8102cd2:	f3bf 8f4f 	dsb	sy
 8102cd6:	60fb      	str	r3, [r7, #12]
}
 8102cd8:	bf00      	nop
 8102cda:	bf00      	nop
 8102cdc:	e7fd      	b.n	8102cda <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8102cde:	f7fe fcdb 	bl	8101698 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8102ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8102d58 <xTaskCheckForTimeOut+0xc0>)
 8102ce4:	681b      	ldr	r3, [r3, #0]
 8102ce6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8102ce8:	687b      	ldr	r3, [r7, #4]
 8102cea:	685b      	ldr	r3, [r3, #4]
 8102cec:	69ba      	ldr	r2, [r7, #24]
 8102cee:	1ad3      	subs	r3, r2, r3
 8102cf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8102cf2:	683b      	ldr	r3, [r7, #0]
 8102cf4:	681b      	ldr	r3, [r3, #0]
 8102cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102cfa:	d102      	bne.n	8102d02 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8102cfc:	2300      	movs	r3, #0
 8102cfe:	61fb      	str	r3, [r7, #28]
 8102d00:	e023      	b.n	8102d4a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8102d02:	687b      	ldr	r3, [r7, #4]
 8102d04:	681a      	ldr	r2, [r3, #0]
 8102d06:	4b15      	ldr	r3, [pc, #84]	@ (8102d5c <xTaskCheckForTimeOut+0xc4>)
 8102d08:	681b      	ldr	r3, [r3, #0]
 8102d0a:	429a      	cmp	r2, r3
 8102d0c:	d007      	beq.n	8102d1e <xTaskCheckForTimeOut+0x86>
 8102d0e:	687b      	ldr	r3, [r7, #4]
 8102d10:	685b      	ldr	r3, [r3, #4]
 8102d12:	69ba      	ldr	r2, [r7, #24]
 8102d14:	429a      	cmp	r2, r3
 8102d16:	d302      	bcc.n	8102d1e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8102d18:	2301      	movs	r3, #1
 8102d1a:	61fb      	str	r3, [r7, #28]
 8102d1c:	e015      	b.n	8102d4a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8102d1e:	683b      	ldr	r3, [r7, #0]
 8102d20:	681b      	ldr	r3, [r3, #0]
 8102d22:	697a      	ldr	r2, [r7, #20]
 8102d24:	429a      	cmp	r2, r3
 8102d26:	d20b      	bcs.n	8102d40 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8102d28:	683b      	ldr	r3, [r7, #0]
 8102d2a:	681a      	ldr	r2, [r3, #0]
 8102d2c:	697b      	ldr	r3, [r7, #20]
 8102d2e:	1ad2      	subs	r2, r2, r3
 8102d30:	683b      	ldr	r3, [r7, #0]
 8102d32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8102d34:	6878      	ldr	r0, [r7, #4]
 8102d36:	f7ff ff99 	bl	8102c6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8102d3a:	2300      	movs	r3, #0
 8102d3c:	61fb      	str	r3, [r7, #28]
 8102d3e:	e004      	b.n	8102d4a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8102d40:	683b      	ldr	r3, [r7, #0]
 8102d42:	2200      	movs	r2, #0
 8102d44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8102d46:	2301      	movs	r3, #1
 8102d48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8102d4a:	f7fe fcd7 	bl	81016fc <vPortExitCritical>

	return xReturn;
 8102d4e:	69fb      	ldr	r3, [r7, #28]
}
 8102d50:	4618      	mov	r0, r3
 8102d52:	3720      	adds	r7, #32
 8102d54:	46bd      	mov	sp, r7
 8102d56:	bd80      	pop	{r7, pc}
 8102d58:	10004834 	.word	0x10004834
 8102d5c:	10004848 	.word	0x10004848

08102d60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8102d60:	b480      	push	{r7}
 8102d62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8102d64:	4b03      	ldr	r3, [pc, #12]	@ (8102d74 <vTaskMissedYield+0x14>)
 8102d66:	2201      	movs	r2, #1
 8102d68:	601a      	str	r2, [r3, #0]
}
 8102d6a:	bf00      	nop
 8102d6c:	46bd      	mov	sp, r7
 8102d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d72:	4770      	bx	lr
 8102d74:	10004844 	.word	0x10004844

08102d78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8102d78:	b580      	push	{r7, lr}
 8102d7a:	b082      	sub	sp, #8
 8102d7c:	af00      	add	r7, sp, #0
 8102d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8102d80:	f000 f852 	bl	8102e28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8102d84:	4b06      	ldr	r3, [pc, #24]	@ (8102da0 <prvIdleTask+0x28>)
 8102d86:	681b      	ldr	r3, [r3, #0]
 8102d88:	2b01      	cmp	r3, #1
 8102d8a:	d9f9      	bls.n	8102d80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8102d8c:	4b05      	ldr	r3, [pc, #20]	@ (8102da4 <prvIdleTask+0x2c>)
 8102d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8102d92:	601a      	str	r2, [r3, #0]
 8102d94:	f3bf 8f4f 	dsb	sy
 8102d98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8102d9c:	e7f0      	b.n	8102d80 <prvIdleTask+0x8>
 8102d9e:	bf00      	nop
 8102da0:	10004360 	.word	0x10004360
 8102da4:	e000ed04 	.word	0xe000ed04

08102da8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8102da8:	b580      	push	{r7, lr}
 8102daa:	b082      	sub	sp, #8
 8102dac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8102dae:	2300      	movs	r3, #0
 8102db0:	607b      	str	r3, [r7, #4]
 8102db2:	e00c      	b.n	8102dce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8102db4:	687a      	ldr	r2, [r7, #4]
 8102db6:	4613      	mov	r3, r2
 8102db8:	009b      	lsls	r3, r3, #2
 8102dba:	4413      	add	r3, r2
 8102dbc:	009b      	lsls	r3, r3, #2
 8102dbe:	4a12      	ldr	r2, [pc, #72]	@ (8102e08 <prvInitialiseTaskLists+0x60>)
 8102dc0:	4413      	add	r3, r2
 8102dc2:	4618      	mov	r0, r3
 8102dc4:	f7fe fa86 	bl	81012d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8102dc8:	687b      	ldr	r3, [r7, #4]
 8102dca:	3301      	adds	r3, #1
 8102dcc:	607b      	str	r3, [r7, #4]
 8102dce:	687b      	ldr	r3, [r7, #4]
 8102dd0:	2b37      	cmp	r3, #55	@ 0x37
 8102dd2:	d9ef      	bls.n	8102db4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8102dd4:	480d      	ldr	r0, [pc, #52]	@ (8102e0c <prvInitialiseTaskLists+0x64>)
 8102dd6:	f7fe fa7d 	bl	81012d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8102dda:	480d      	ldr	r0, [pc, #52]	@ (8102e10 <prvInitialiseTaskLists+0x68>)
 8102ddc:	f7fe fa7a 	bl	81012d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8102de0:	480c      	ldr	r0, [pc, #48]	@ (8102e14 <prvInitialiseTaskLists+0x6c>)
 8102de2:	f7fe fa77 	bl	81012d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8102de6:	480c      	ldr	r0, [pc, #48]	@ (8102e18 <prvInitialiseTaskLists+0x70>)
 8102de8:	f7fe fa74 	bl	81012d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8102dec:	480b      	ldr	r0, [pc, #44]	@ (8102e1c <prvInitialiseTaskLists+0x74>)
 8102dee:	f7fe fa71 	bl	81012d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8102df2:	4b0b      	ldr	r3, [pc, #44]	@ (8102e20 <prvInitialiseTaskLists+0x78>)
 8102df4:	4a05      	ldr	r2, [pc, #20]	@ (8102e0c <prvInitialiseTaskLists+0x64>)
 8102df6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8102df8:	4b0a      	ldr	r3, [pc, #40]	@ (8102e24 <prvInitialiseTaskLists+0x7c>)
 8102dfa:	4a05      	ldr	r2, [pc, #20]	@ (8102e10 <prvInitialiseTaskLists+0x68>)
 8102dfc:	601a      	str	r2, [r3, #0]
}
 8102dfe:	bf00      	nop
 8102e00:	3708      	adds	r7, #8
 8102e02:	46bd      	mov	sp, r7
 8102e04:	bd80      	pop	{r7, pc}
 8102e06:	bf00      	nop
 8102e08:	10004360 	.word	0x10004360
 8102e0c:	100047c0 	.word	0x100047c0
 8102e10:	100047d4 	.word	0x100047d4
 8102e14:	100047f0 	.word	0x100047f0
 8102e18:	10004804 	.word	0x10004804
 8102e1c:	1000481c 	.word	0x1000481c
 8102e20:	100047e8 	.word	0x100047e8
 8102e24:	100047ec 	.word	0x100047ec

08102e28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8102e28:	b580      	push	{r7, lr}
 8102e2a:	b082      	sub	sp, #8
 8102e2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8102e2e:	e019      	b.n	8102e64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8102e30:	f7fe fc32 	bl	8101698 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8102e34:	4b10      	ldr	r3, [pc, #64]	@ (8102e78 <prvCheckTasksWaitingTermination+0x50>)
 8102e36:	68db      	ldr	r3, [r3, #12]
 8102e38:	68db      	ldr	r3, [r3, #12]
 8102e3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8102e3c:	687b      	ldr	r3, [r7, #4]
 8102e3e:	3304      	adds	r3, #4
 8102e40:	4618      	mov	r0, r3
 8102e42:	f7fe fad1 	bl	81013e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8102e46:	4b0d      	ldr	r3, [pc, #52]	@ (8102e7c <prvCheckTasksWaitingTermination+0x54>)
 8102e48:	681b      	ldr	r3, [r3, #0]
 8102e4a:	3b01      	subs	r3, #1
 8102e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8102e7c <prvCheckTasksWaitingTermination+0x54>)
 8102e4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8102e50:	4b0b      	ldr	r3, [pc, #44]	@ (8102e80 <prvCheckTasksWaitingTermination+0x58>)
 8102e52:	681b      	ldr	r3, [r3, #0]
 8102e54:	3b01      	subs	r3, #1
 8102e56:	4a0a      	ldr	r2, [pc, #40]	@ (8102e80 <prvCheckTasksWaitingTermination+0x58>)
 8102e58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8102e5a:	f7fe fc4f 	bl	81016fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8102e5e:	6878      	ldr	r0, [r7, #4]
 8102e60:	f000 f810 	bl	8102e84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8102e64:	4b06      	ldr	r3, [pc, #24]	@ (8102e80 <prvCheckTasksWaitingTermination+0x58>)
 8102e66:	681b      	ldr	r3, [r3, #0]
 8102e68:	2b00      	cmp	r3, #0
 8102e6a:	d1e1      	bne.n	8102e30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8102e6c:	bf00      	nop
 8102e6e:	bf00      	nop
 8102e70:	3708      	adds	r7, #8
 8102e72:	46bd      	mov	sp, r7
 8102e74:	bd80      	pop	{r7, pc}
 8102e76:	bf00      	nop
 8102e78:	10004804 	.word	0x10004804
 8102e7c:	10004830 	.word	0x10004830
 8102e80:	10004818 	.word	0x10004818

08102e84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8102e84:	b580      	push	{r7, lr}
 8102e86:	b084      	sub	sp, #16
 8102e88:	af00      	add	r7, sp, #0
 8102e8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8102e8c:	687b      	ldr	r3, [r7, #4]
 8102e8e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8102e92:	2b00      	cmp	r3, #0
 8102e94:	d108      	bne.n	8102ea8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8102e96:	687b      	ldr	r3, [r7, #4]
 8102e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102e9a:	4618      	mov	r0, r3
 8102e9c:	f7fe f8fa 	bl	8101094 <vPortFree>
				vPortFree( pxTCB );
 8102ea0:	6878      	ldr	r0, [r7, #4]
 8102ea2:	f7fe f8f7 	bl	8101094 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8102ea6:	e019      	b.n	8102edc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8102ea8:	687b      	ldr	r3, [r7, #4]
 8102eaa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8102eae:	2b01      	cmp	r3, #1
 8102eb0:	d103      	bne.n	8102eba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8102eb2:	6878      	ldr	r0, [r7, #4]
 8102eb4:	f7fe f8ee 	bl	8101094 <vPortFree>
	}
 8102eb8:	e010      	b.n	8102edc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8102eba:	687b      	ldr	r3, [r7, #4]
 8102ebc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8102ec0:	2b02      	cmp	r3, #2
 8102ec2:	d00b      	beq.n	8102edc <prvDeleteTCB+0x58>
	__asm volatile
 8102ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102ec8:	f383 8811 	msr	BASEPRI, r3
 8102ecc:	f3bf 8f6f 	isb	sy
 8102ed0:	f3bf 8f4f 	dsb	sy
 8102ed4:	60fb      	str	r3, [r7, #12]
}
 8102ed6:	bf00      	nop
 8102ed8:	bf00      	nop
 8102eda:	e7fd      	b.n	8102ed8 <prvDeleteTCB+0x54>
	}
 8102edc:	bf00      	nop
 8102ede:	3710      	adds	r7, #16
 8102ee0:	46bd      	mov	sp, r7
 8102ee2:	bd80      	pop	{r7, pc}

08102ee4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8102ee4:	b480      	push	{r7}
 8102ee6:	b083      	sub	sp, #12
 8102ee8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8102eea:	4b0c      	ldr	r3, [pc, #48]	@ (8102f1c <prvResetNextTaskUnblockTime+0x38>)
 8102eec:	681b      	ldr	r3, [r3, #0]
 8102eee:	681b      	ldr	r3, [r3, #0]
 8102ef0:	2b00      	cmp	r3, #0
 8102ef2:	d104      	bne.n	8102efe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8102ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8102f20 <prvResetNextTaskUnblockTime+0x3c>)
 8102ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8102efa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8102efc:	e008      	b.n	8102f10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8102efe:	4b07      	ldr	r3, [pc, #28]	@ (8102f1c <prvResetNextTaskUnblockTime+0x38>)
 8102f00:	681b      	ldr	r3, [r3, #0]
 8102f02:	68db      	ldr	r3, [r3, #12]
 8102f04:	68db      	ldr	r3, [r3, #12]
 8102f06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8102f08:	687b      	ldr	r3, [r7, #4]
 8102f0a:	685b      	ldr	r3, [r3, #4]
 8102f0c:	4a04      	ldr	r2, [pc, #16]	@ (8102f20 <prvResetNextTaskUnblockTime+0x3c>)
 8102f0e:	6013      	str	r3, [r2, #0]
}
 8102f10:	bf00      	nop
 8102f12:	370c      	adds	r7, #12
 8102f14:	46bd      	mov	sp, r7
 8102f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f1a:	4770      	bx	lr
 8102f1c:	100047e8 	.word	0x100047e8
 8102f20:	10004850 	.word	0x10004850

08102f24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8102f24:	b480      	push	{r7}
 8102f26:	b083      	sub	sp, #12
 8102f28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8102f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8102f58 <xTaskGetSchedulerState+0x34>)
 8102f2c:	681b      	ldr	r3, [r3, #0]
 8102f2e:	2b00      	cmp	r3, #0
 8102f30:	d102      	bne.n	8102f38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8102f32:	2301      	movs	r3, #1
 8102f34:	607b      	str	r3, [r7, #4]
 8102f36:	e008      	b.n	8102f4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8102f38:	4b08      	ldr	r3, [pc, #32]	@ (8102f5c <xTaskGetSchedulerState+0x38>)
 8102f3a:	681b      	ldr	r3, [r3, #0]
 8102f3c:	2b00      	cmp	r3, #0
 8102f3e:	d102      	bne.n	8102f46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8102f40:	2302      	movs	r3, #2
 8102f42:	607b      	str	r3, [r7, #4]
 8102f44:	e001      	b.n	8102f4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8102f46:	2300      	movs	r3, #0
 8102f48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8102f4a:	687b      	ldr	r3, [r7, #4]
	}
 8102f4c:	4618      	mov	r0, r3
 8102f4e:	370c      	adds	r7, #12
 8102f50:	46bd      	mov	sp, r7
 8102f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f56:	4770      	bx	lr
 8102f58:	1000483c 	.word	0x1000483c
 8102f5c:	10004858 	.word	0x10004858

08102f60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8102f60:	b580      	push	{r7, lr}
 8102f62:	b086      	sub	sp, #24
 8102f64:	af00      	add	r7, sp, #0
 8102f66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8102f6c:	2300      	movs	r3, #0
 8102f6e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8102f70:	687b      	ldr	r3, [r7, #4]
 8102f72:	2b00      	cmp	r3, #0
 8102f74:	d058      	beq.n	8103028 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8102f76:	4b2f      	ldr	r3, [pc, #188]	@ (8103034 <xTaskPriorityDisinherit+0xd4>)
 8102f78:	681b      	ldr	r3, [r3, #0]
 8102f7a:	693a      	ldr	r2, [r7, #16]
 8102f7c:	429a      	cmp	r2, r3
 8102f7e:	d00b      	beq.n	8102f98 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8102f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102f84:	f383 8811 	msr	BASEPRI, r3
 8102f88:	f3bf 8f6f 	isb	sy
 8102f8c:	f3bf 8f4f 	dsb	sy
 8102f90:	60fb      	str	r3, [r7, #12]
}
 8102f92:	bf00      	nop
 8102f94:	bf00      	nop
 8102f96:	e7fd      	b.n	8102f94 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8102f98:	693b      	ldr	r3, [r7, #16]
 8102f9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102f9c:	2b00      	cmp	r3, #0
 8102f9e:	d10b      	bne.n	8102fb8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8102fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8102fa4:	f383 8811 	msr	BASEPRI, r3
 8102fa8:	f3bf 8f6f 	isb	sy
 8102fac:	f3bf 8f4f 	dsb	sy
 8102fb0:	60bb      	str	r3, [r7, #8]
}
 8102fb2:	bf00      	nop
 8102fb4:	bf00      	nop
 8102fb6:	e7fd      	b.n	8102fb4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8102fb8:	693b      	ldr	r3, [r7, #16]
 8102fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102fbc:	1e5a      	subs	r2, r3, #1
 8102fbe:	693b      	ldr	r3, [r7, #16]
 8102fc0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8102fc2:	693b      	ldr	r3, [r7, #16]
 8102fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102fc6:	693b      	ldr	r3, [r7, #16]
 8102fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102fca:	429a      	cmp	r2, r3
 8102fcc:	d02c      	beq.n	8103028 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8102fce:	693b      	ldr	r3, [r7, #16]
 8102fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102fd2:	2b00      	cmp	r3, #0
 8102fd4:	d128      	bne.n	8103028 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8102fd6:	693b      	ldr	r3, [r7, #16]
 8102fd8:	3304      	adds	r3, #4
 8102fda:	4618      	mov	r0, r3
 8102fdc:	f7fe fa04 	bl	81013e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8102fe0:	693b      	ldr	r3, [r7, #16]
 8102fe2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8102fe4:	693b      	ldr	r3, [r7, #16]
 8102fe6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8102fe8:	693b      	ldr	r3, [r7, #16]
 8102fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102fec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8102ff0:	693b      	ldr	r3, [r7, #16]
 8102ff2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8102ff4:	693b      	ldr	r3, [r7, #16]
 8102ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8103038 <xTaskPriorityDisinherit+0xd8>)
 8102ffa:	681b      	ldr	r3, [r3, #0]
 8102ffc:	429a      	cmp	r2, r3
 8102ffe:	d903      	bls.n	8103008 <xTaskPriorityDisinherit+0xa8>
 8103000:	693b      	ldr	r3, [r7, #16]
 8103002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103004:	4a0c      	ldr	r2, [pc, #48]	@ (8103038 <xTaskPriorityDisinherit+0xd8>)
 8103006:	6013      	str	r3, [r2, #0]
 8103008:	693b      	ldr	r3, [r7, #16]
 810300a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810300c:	4613      	mov	r3, r2
 810300e:	009b      	lsls	r3, r3, #2
 8103010:	4413      	add	r3, r2
 8103012:	009b      	lsls	r3, r3, #2
 8103014:	4a09      	ldr	r2, [pc, #36]	@ (810303c <xTaskPriorityDisinherit+0xdc>)
 8103016:	441a      	add	r2, r3
 8103018:	693b      	ldr	r3, [r7, #16]
 810301a:	3304      	adds	r3, #4
 810301c:	4619      	mov	r1, r3
 810301e:	4610      	mov	r0, r2
 8103020:	f7fe f985 	bl	810132e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8103024:	2301      	movs	r3, #1
 8103026:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8103028:	697b      	ldr	r3, [r7, #20]
	}
 810302a:	4618      	mov	r0, r3
 810302c:	3718      	adds	r7, #24
 810302e:	46bd      	mov	sp, r7
 8103030:	bd80      	pop	{r7, pc}
 8103032:	bf00      	nop
 8103034:	1000435c 	.word	0x1000435c
 8103038:	10004838 	.word	0x10004838
 810303c:	10004360 	.word	0x10004360

08103040 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8103040:	b580      	push	{r7, lr}
 8103042:	b084      	sub	sp, #16
 8103044:	af00      	add	r7, sp, #0
 8103046:	6078      	str	r0, [r7, #4]
 8103048:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810304a:	4b21      	ldr	r3, [pc, #132]	@ (81030d0 <prvAddCurrentTaskToDelayedList+0x90>)
 810304c:	681b      	ldr	r3, [r3, #0]
 810304e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8103050:	4b20      	ldr	r3, [pc, #128]	@ (81030d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	3304      	adds	r3, #4
 8103056:	4618      	mov	r0, r3
 8103058:	f7fe f9c6 	bl	81013e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 810305c:	687b      	ldr	r3, [r7, #4]
 810305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103062:	d10a      	bne.n	810307a <prvAddCurrentTaskToDelayedList+0x3a>
 8103064:	683b      	ldr	r3, [r7, #0]
 8103066:	2b00      	cmp	r3, #0
 8103068:	d007      	beq.n	810307a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810306a:	4b1a      	ldr	r3, [pc, #104]	@ (81030d4 <prvAddCurrentTaskToDelayedList+0x94>)
 810306c:	681b      	ldr	r3, [r3, #0]
 810306e:	3304      	adds	r3, #4
 8103070:	4619      	mov	r1, r3
 8103072:	4819      	ldr	r0, [pc, #100]	@ (81030d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8103074:	f7fe f95b 	bl	810132e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8103078:	e026      	b.n	81030c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810307a:	68fa      	ldr	r2, [r7, #12]
 810307c:	687b      	ldr	r3, [r7, #4]
 810307e:	4413      	add	r3, r2
 8103080:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8103082:	4b14      	ldr	r3, [pc, #80]	@ (81030d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8103084:	681b      	ldr	r3, [r3, #0]
 8103086:	68ba      	ldr	r2, [r7, #8]
 8103088:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810308a:	68ba      	ldr	r2, [r7, #8]
 810308c:	68fb      	ldr	r3, [r7, #12]
 810308e:	429a      	cmp	r2, r3
 8103090:	d209      	bcs.n	81030a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103092:	4b12      	ldr	r3, [pc, #72]	@ (81030dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8103094:	681a      	ldr	r2, [r3, #0]
 8103096:	4b0f      	ldr	r3, [pc, #60]	@ (81030d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8103098:	681b      	ldr	r3, [r3, #0]
 810309a:	3304      	adds	r3, #4
 810309c:	4619      	mov	r1, r3
 810309e:	4610      	mov	r0, r2
 81030a0:	f7fe f969 	bl	8101376 <vListInsert>
}
 81030a4:	e010      	b.n	81030c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 81030a6:	4b0e      	ldr	r3, [pc, #56]	@ (81030e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 81030a8:	681a      	ldr	r2, [r3, #0]
 81030aa:	4b0a      	ldr	r3, [pc, #40]	@ (81030d4 <prvAddCurrentTaskToDelayedList+0x94>)
 81030ac:	681b      	ldr	r3, [r3, #0]
 81030ae:	3304      	adds	r3, #4
 81030b0:	4619      	mov	r1, r3
 81030b2:	4610      	mov	r0, r2
 81030b4:	f7fe f95f 	bl	8101376 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 81030b8:	4b0a      	ldr	r3, [pc, #40]	@ (81030e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 81030ba:	681b      	ldr	r3, [r3, #0]
 81030bc:	68ba      	ldr	r2, [r7, #8]
 81030be:	429a      	cmp	r2, r3
 81030c0:	d202      	bcs.n	81030c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 81030c2:	4a08      	ldr	r2, [pc, #32]	@ (81030e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 81030c4:	68bb      	ldr	r3, [r7, #8]
 81030c6:	6013      	str	r3, [r2, #0]
}
 81030c8:	bf00      	nop
 81030ca:	3710      	adds	r7, #16
 81030cc:	46bd      	mov	sp, r7
 81030ce:	bd80      	pop	{r7, pc}
 81030d0:	10004834 	.word	0x10004834
 81030d4:	1000435c 	.word	0x1000435c
 81030d8:	1000481c 	.word	0x1000481c
 81030dc:	100047ec 	.word	0x100047ec
 81030e0:	100047e8 	.word	0x100047e8
 81030e4:	10004850 	.word	0x10004850

081030e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 81030e8:	b580      	push	{r7, lr}
 81030ea:	b08a      	sub	sp, #40	@ 0x28
 81030ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 81030ee:	2300      	movs	r3, #0
 81030f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 81030f2:	f000 fb13 	bl	810371c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 81030f6:	4b1d      	ldr	r3, [pc, #116]	@ (810316c <xTimerCreateTimerTask+0x84>)
 81030f8:	681b      	ldr	r3, [r3, #0]
 81030fa:	2b00      	cmp	r3, #0
 81030fc:	d021      	beq.n	8103142 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 81030fe:	2300      	movs	r3, #0
 8103100:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8103102:	2300      	movs	r3, #0
 8103104:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8103106:	1d3a      	adds	r2, r7, #4
 8103108:	f107 0108 	add.w	r1, r7, #8
 810310c:	f107 030c 	add.w	r3, r7, #12
 8103110:	4618      	mov	r0, r3
 8103112:	f7fd fed7 	bl	8100ec4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8103116:	6879      	ldr	r1, [r7, #4]
 8103118:	68bb      	ldr	r3, [r7, #8]
 810311a:	68fa      	ldr	r2, [r7, #12]
 810311c:	9202      	str	r2, [sp, #8]
 810311e:	9301      	str	r3, [sp, #4]
 8103120:	2302      	movs	r3, #2
 8103122:	9300      	str	r3, [sp, #0]
 8103124:	2300      	movs	r3, #0
 8103126:	460a      	mov	r2, r1
 8103128:	4911      	ldr	r1, [pc, #68]	@ (8103170 <xTimerCreateTimerTask+0x88>)
 810312a:	4812      	ldr	r0, [pc, #72]	@ (8103174 <xTimerCreateTimerTask+0x8c>)
 810312c:	f7ff f8d0 	bl	81022d0 <xTaskCreateStatic>
 8103130:	4603      	mov	r3, r0
 8103132:	4a11      	ldr	r2, [pc, #68]	@ (8103178 <xTimerCreateTimerTask+0x90>)
 8103134:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8103136:	4b10      	ldr	r3, [pc, #64]	@ (8103178 <xTimerCreateTimerTask+0x90>)
 8103138:	681b      	ldr	r3, [r3, #0]
 810313a:	2b00      	cmp	r3, #0
 810313c:	d001      	beq.n	8103142 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 810313e:	2301      	movs	r3, #1
 8103140:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8103142:	697b      	ldr	r3, [r7, #20]
 8103144:	2b00      	cmp	r3, #0
 8103146:	d10b      	bne.n	8103160 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8103148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810314c:	f383 8811 	msr	BASEPRI, r3
 8103150:	f3bf 8f6f 	isb	sy
 8103154:	f3bf 8f4f 	dsb	sy
 8103158:	613b      	str	r3, [r7, #16]
}
 810315a:	bf00      	nop
 810315c:	bf00      	nop
 810315e:	e7fd      	b.n	810315c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8103160:	697b      	ldr	r3, [r7, #20]
}
 8103162:	4618      	mov	r0, r3
 8103164:	3718      	adds	r7, #24
 8103166:	46bd      	mov	sp, r7
 8103168:	bd80      	pop	{r7, pc}
 810316a:	bf00      	nop
 810316c:	1000488c 	.word	0x1000488c
 8103170:	0810383c 	.word	0x0810383c
 8103174:	081032b5 	.word	0x081032b5
 8103178:	10004890 	.word	0x10004890

0810317c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 810317c:	b580      	push	{r7, lr}
 810317e:	b08a      	sub	sp, #40	@ 0x28
 8103180:	af00      	add	r7, sp, #0
 8103182:	60f8      	str	r0, [r7, #12]
 8103184:	60b9      	str	r1, [r7, #8]
 8103186:	607a      	str	r2, [r7, #4]
 8103188:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 810318a:	2300      	movs	r3, #0
 810318c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 810318e:	68fb      	ldr	r3, [r7, #12]
 8103190:	2b00      	cmp	r3, #0
 8103192:	d10b      	bne.n	81031ac <xTimerGenericCommand+0x30>
	__asm volatile
 8103194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103198:	f383 8811 	msr	BASEPRI, r3
 810319c:	f3bf 8f6f 	isb	sy
 81031a0:	f3bf 8f4f 	dsb	sy
 81031a4:	623b      	str	r3, [r7, #32]
}
 81031a6:	bf00      	nop
 81031a8:	bf00      	nop
 81031aa:	e7fd      	b.n	81031a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 81031ac:	4b19      	ldr	r3, [pc, #100]	@ (8103214 <xTimerGenericCommand+0x98>)
 81031ae:	681b      	ldr	r3, [r3, #0]
 81031b0:	2b00      	cmp	r3, #0
 81031b2:	d02a      	beq.n	810320a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 81031b4:	68bb      	ldr	r3, [r7, #8]
 81031b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 81031b8:	687b      	ldr	r3, [r7, #4]
 81031ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 81031bc:	68fb      	ldr	r3, [r7, #12]
 81031be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 81031c0:	68bb      	ldr	r3, [r7, #8]
 81031c2:	2b05      	cmp	r3, #5
 81031c4:	dc18      	bgt.n	81031f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 81031c6:	f7ff fead 	bl	8102f24 <xTaskGetSchedulerState>
 81031ca:	4603      	mov	r3, r0
 81031cc:	2b02      	cmp	r3, #2
 81031ce:	d109      	bne.n	81031e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 81031d0:	4b10      	ldr	r3, [pc, #64]	@ (8103214 <xTimerGenericCommand+0x98>)
 81031d2:	6818      	ldr	r0, [r3, #0]
 81031d4:	f107 0110 	add.w	r1, r7, #16
 81031d8:	2300      	movs	r3, #0
 81031da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81031dc:	f7fe fc88 	bl	8101af0 <xQueueGenericSend>
 81031e0:	6278      	str	r0, [r7, #36]	@ 0x24
 81031e2:	e012      	b.n	810320a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 81031e4:	4b0b      	ldr	r3, [pc, #44]	@ (8103214 <xTimerGenericCommand+0x98>)
 81031e6:	6818      	ldr	r0, [r3, #0]
 81031e8:	f107 0110 	add.w	r1, r7, #16
 81031ec:	2300      	movs	r3, #0
 81031ee:	2200      	movs	r2, #0
 81031f0:	f7fe fc7e 	bl	8101af0 <xQueueGenericSend>
 81031f4:	6278      	str	r0, [r7, #36]	@ 0x24
 81031f6:	e008      	b.n	810320a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 81031f8:	4b06      	ldr	r3, [pc, #24]	@ (8103214 <xTimerGenericCommand+0x98>)
 81031fa:	6818      	ldr	r0, [r3, #0]
 81031fc:	f107 0110 	add.w	r1, r7, #16
 8103200:	2300      	movs	r3, #0
 8103202:	683a      	ldr	r2, [r7, #0]
 8103204:	f7fe fd76 	bl	8101cf4 <xQueueGenericSendFromISR>
 8103208:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 810320a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 810320c:	4618      	mov	r0, r3
 810320e:	3728      	adds	r7, #40	@ 0x28
 8103210:	46bd      	mov	sp, r7
 8103212:	bd80      	pop	{r7, pc}
 8103214:	1000488c 	.word	0x1000488c

08103218 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8103218:	b580      	push	{r7, lr}
 810321a:	b088      	sub	sp, #32
 810321c:	af02      	add	r7, sp, #8
 810321e:	6078      	str	r0, [r7, #4]
 8103220:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103222:	4b23      	ldr	r3, [pc, #140]	@ (81032b0 <prvProcessExpiredTimer+0x98>)
 8103224:	681b      	ldr	r3, [r3, #0]
 8103226:	68db      	ldr	r3, [r3, #12]
 8103228:	68db      	ldr	r3, [r3, #12]
 810322a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 810322c:	697b      	ldr	r3, [r7, #20]
 810322e:	3304      	adds	r3, #4
 8103230:	4618      	mov	r0, r3
 8103232:	f7fe f8d9 	bl	81013e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8103236:	697b      	ldr	r3, [r7, #20]
 8103238:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810323c:	f003 0304 	and.w	r3, r3, #4
 8103240:	2b00      	cmp	r3, #0
 8103242:	d023      	beq.n	810328c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8103244:	697b      	ldr	r3, [r7, #20]
 8103246:	699a      	ldr	r2, [r3, #24]
 8103248:	687b      	ldr	r3, [r7, #4]
 810324a:	18d1      	adds	r1, r2, r3
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	683a      	ldr	r2, [r7, #0]
 8103250:	6978      	ldr	r0, [r7, #20]
 8103252:	f000 f8d5 	bl	8103400 <prvInsertTimerInActiveList>
 8103256:	4603      	mov	r3, r0
 8103258:	2b00      	cmp	r3, #0
 810325a:	d020      	beq.n	810329e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 810325c:	2300      	movs	r3, #0
 810325e:	9300      	str	r3, [sp, #0]
 8103260:	2300      	movs	r3, #0
 8103262:	687a      	ldr	r2, [r7, #4]
 8103264:	2100      	movs	r1, #0
 8103266:	6978      	ldr	r0, [r7, #20]
 8103268:	f7ff ff88 	bl	810317c <xTimerGenericCommand>
 810326c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 810326e:	693b      	ldr	r3, [r7, #16]
 8103270:	2b00      	cmp	r3, #0
 8103272:	d114      	bne.n	810329e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8103274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103278:	f383 8811 	msr	BASEPRI, r3
 810327c:	f3bf 8f6f 	isb	sy
 8103280:	f3bf 8f4f 	dsb	sy
 8103284:	60fb      	str	r3, [r7, #12]
}
 8103286:	bf00      	nop
 8103288:	bf00      	nop
 810328a:	e7fd      	b.n	8103288 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810328c:	697b      	ldr	r3, [r7, #20]
 810328e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8103292:	f023 0301 	bic.w	r3, r3, #1
 8103296:	b2da      	uxtb	r2, r3
 8103298:	697b      	ldr	r3, [r7, #20]
 810329a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810329e:	697b      	ldr	r3, [r7, #20]
 81032a0:	6a1b      	ldr	r3, [r3, #32]
 81032a2:	6978      	ldr	r0, [r7, #20]
 81032a4:	4798      	blx	r3
}
 81032a6:	bf00      	nop
 81032a8:	3718      	adds	r7, #24
 81032aa:	46bd      	mov	sp, r7
 81032ac:	bd80      	pop	{r7, pc}
 81032ae:	bf00      	nop
 81032b0:	10004884 	.word	0x10004884

081032b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 81032b4:	b580      	push	{r7, lr}
 81032b6:	b084      	sub	sp, #16
 81032b8:	af00      	add	r7, sp, #0
 81032ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 81032bc:	f107 0308 	add.w	r3, r7, #8
 81032c0:	4618      	mov	r0, r3
 81032c2:	f000 f859 	bl	8103378 <prvGetNextExpireTime>
 81032c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 81032c8:	68bb      	ldr	r3, [r7, #8]
 81032ca:	4619      	mov	r1, r3
 81032cc:	68f8      	ldr	r0, [r7, #12]
 81032ce:	f000 f805 	bl	81032dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 81032d2:	f000 f8d7 	bl	8103484 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 81032d6:	bf00      	nop
 81032d8:	e7f0      	b.n	81032bc <prvTimerTask+0x8>
	...

081032dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 81032dc:	b580      	push	{r7, lr}
 81032de:	b084      	sub	sp, #16
 81032e0:	af00      	add	r7, sp, #0
 81032e2:	6078      	str	r0, [r7, #4]
 81032e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 81032e6:	f7ff fa37 	bl	8102758 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 81032ea:	f107 0308 	add.w	r3, r7, #8
 81032ee:	4618      	mov	r0, r3
 81032f0:	f000 f866 	bl	81033c0 <prvSampleTimeNow>
 81032f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 81032f6:	68bb      	ldr	r3, [r7, #8]
 81032f8:	2b00      	cmp	r3, #0
 81032fa:	d130      	bne.n	810335e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 81032fc:	683b      	ldr	r3, [r7, #0]
 81032fe:	2b00      	cmp	r3, #0
 8103300:	d10a      	bne.n	8103318 <prvProcessTimerOrBlockTask+0x3c>
 8103302:	687a      	ldr	r2, [r7, #4]
 8103304:	68fb      	ldr	r3, [r7, #12]
 8103306:	429a      	cmp	r2, r3
 8103308:	d806      	bhi.n	8103318 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 810330a:	f7ff fa33 	bl	8102774 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 810330e:	68f9      	ldr	r1, [r7, #12]
 8103310:	6878      	ldr	r0, [r7, #4]
 8103312:	f7ff ff81 	bl	8103218 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8103316:	e024      	b.n	8103362 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8103318:	683b      	ldr	r3, [r7, #0]
 810331a:	2b00      	cmp	r3, #0
 810331c:	d008      	beq.n	8103330 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 810331e:	4b13      	ldr	r3, [pc, #76]	@ (810336c <prvProcessTimerOrBlockTask+0x90>)
 8103320:	681b      	ldr	r3, [r3, #0]
 8103322:	681b      	ldr	r3, [r3, #0]
 8103324:	2b00      	cmp	r3, #0
 8103326:	d101      	bne.n	810332c <prvProcessTimerOrBlockTask+0x50>
 8103328:	2301      	movs	r3, #1
 810332a:	e000      	b.n	810332e <prvProcessTimerOrBlockTask+0x52>
 810332c:	2300      	movs	r3, #0
 810332e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8103330:	4b0f      	ldr	r3, [pc, #60]	@ (8103370 <prvProcessTimerOrBlockTask+0x94>)
 8103332:	6818      	ldr	r0, [r3, #0]
 8103334:	687a      	ldr	r2, [r7, #4]
 8103336:	68fb      	ldr	r3, [r7, #12]
 8103338:	1ad3      	subs	r3, r2, r3
 810333a:	683a      	ldr	r2, [r7, #0]
 810333c:	4619      	mov	r1, r3
 810333e:	f7fe ff93 	bl	8102268 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8103342:	f7ff fa17 	bl	8102774 <xTaskResumeAll>
 8103346:	4603      	mov	r3, r0
 8103348:	2b00      	cmp	r3, #0
 810334a:	d10a      	bne.n	8103362 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 810334c:	4b09      	ldr	r3, [pc, #36]	@ (8103374 <prvProcessTimerOrBlockTask+0x98>)
 810334e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8103352:	601a      	str	r2, [r3, #0]
 8103354:	f3bf 8f4f 	dsb	sy
 8103358:	f3bf 8f6f 	isb	sy
}
 810335c:	e001      	b.n	8103362 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 810335e:	f7ff fa09 	bl	8102774 <xTaskResumeAll>
}
 8103362:	bf00      	nop
 8103364:	3710      	adds	r7, #16
 8103366:	46bd      	mov	sp, r7
 8103368:	bd80      	pop	{r7, pc}
 810336a:	bf00      	nop
 810336c:	10004888 	.word	0x10004888
 8103370:	1000488c 	.word	0x1000488c
 8103374:	e000ed04 	.word	0xe000ed04

08103378 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8103378:	b480      	push	{r7}
 810337a:	b085      	sub	sp, #20
 810337c:	af00      	add	r7, sp, #0
 810337e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8103380:	4b0e      	ldr	r3, [pc, #56]	@ (81033bc <prvGetNextExpireTime+0x44>)
 8103382:	681b      	ldr	r3, [r3, #0]
 8103384:	681b      	ldr	r3, [r3, #0]
 8103386:	2b00      	cmp	r3, #0
 8103388:	d101      	bne.n	810338e <prvGetNextExpireTime+0x16>
 810338a:	2201      	movs	r2, #1
 810338c:	e000      	b.n	8103390 <prvGetNextExpireTime+0x18>
 810338e:	2200      	movs	r2, #0
 8103390:	687b      	ldr	r3, [r7, #4]
 8103392:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	681b      	ldr	r3, [r3, #0]
 8103398:	2b00      	cmp	r3, #0
 810339a:	d105      	bne.n	81033a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 810339c:	4b07      	ldr	r3, [pc, #28]	@ (81033bc <prvGetNextExpireTime+0x44>)
 810339e:	681b      	ldr	r3, [r3, #0]
 81033a0:	68db      	ldr	r3, [r3, #12]
 81033a2:	681b      	ldr	r3, [r3, #0]
 81033a4:	60fb      	str	r3, [r7, #12]
 81033a6:	e001      	b.n	81033ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 81033a8:	2300      	movs	r3, #0
 81033aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 81033ac:	68fb      	ldr	r3, [r7, #12]
}
 81033ae:	4618      	mov	r0, r3
 81033b0:	3714      	adds	r7, #20
 81033b2:	46bd      	mov	sp, r7
 81033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033b8:	4770      	bx	lr
 81033ba:	bf00      	nop
 81033bc:	10004884 	.word	0x10004884

081033c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 81033c0:	b580      	push	{r7, lr}
 81033c2:	b084      	sub	sp, #16
 81033c4:	af00      	add	r7, sp, #0
 81033c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 81033c8:	f7ff fa72 	bl	81028b0 <xTaskGetTickCount>
 81033cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 81033ce:	4b0b      	ldr	r3, [pc, #44]	@ (81033fc <prvSampleTimeNow+0x3c>)
 81033d0:	681b      	ldr	r3, [r3, #0]
 81033d2:	68fa      	ldr	r2, [r7, #12]
 81033d4:	429a      	cmp	r2, r3
 81033d6:	d205      	bcs.n	81033e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 81033d8:	f000 f93a 	bl	8103650 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 81033dc:	687b      	ldr	r3, [r7, #4]
 81033de:	2201      	movs	r2, #1
 81033e0:	601a      	str	r2, [r3, #0]
 81033e2:	e002      	b.n	81033ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 81033e4:	687b      	ldr	r3, [r7, #4]
 81033e6:	2200      	movs	r2, #0
 81033e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 81033ea:	4a04      	ldr	r2, [pc, #16]	@ (81033fc <prvSampleTimeNow+0x3c>)
 81033ec:	68fb      	ldr	r3, [r7, #12]
 81033ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 81033f0:	68fb      	ldr	r3, [r7, #12]
}
 81033f2:	4618      	mov	r0, r3
 81033f4:	3710      	adds	r7, #16
 81033f6:	46bd      	mov	sp, r7
 81033f8:	bd80      	pop	{r7, pc}
 81033fa:	bf00      	nop
 81033fc:	10004894 	.word	0x10004894

08103400 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8103400:	b580      	push	{r7, lr}
 8103402:	b086      	sub	sp, #24
 8103404:	af00      	add	r7, sp, #0
 8103406:	60f8      	str	r0, [r7, #12]
 8103408:	60b9      	str	r1, [r7, #8]
 810340a:	607a      	str	r2, [r7, #4]
 810340c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 810340e:	2300      	movs	r3, #0
 8103410:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8103412:	68fb      	ldr	r3, [r7, #12]
 8103414:	68ba      	ldr	r2, [r7, #8]
 8103416:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8103418:	68fb      	ldr	r3, [r7, #12]
 810341a:	68fa      	ldr	r2, [r7, #12]
 810341c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 810341e:	68ba      	ldr	r2, [r7, #8]
 8103420:	687b      	ldr	r3, [r7, #4]
 8103422:	429a      	cmp	r2, r3
 8103424:	d812      	bhi.n	810344c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8103426:	687a      	ldr	r2, [r7, #4]
 8103428:	683b      	ldr	r3, [r7, #0]
 810342a:	1ad2      	subs	r2, r2, r3
 810342c:	68fb      	ldr	r3, [r7, #12]
 810342e:	699b      	ldr	r3, [r3, #24]
 8103430:	429a      	cmp	r2, r3
 8103432:	d302      	bcc.n	810343a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8103434:	2301      	movs	r3, #1
 8103436:	617b      	str	r3, [r7, #20]
 8103438:	e01b      	b.n	8103472 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 810343a:	4b10      	ldr	r3, [pc, #64]	@ (810347c <prvInsertTimerInActiveList+0x7c>)
 810343c:	681a      	ldr	r2, [r3, #0]
 810343e:	68fb      	ldr	r3, [r7, #12]
 8103440:	3304      	adds	r3, #4
 8103442:	4619      	mov	r1, r3
 8103444:	4610      	mov	r0, r2
 8103446:	f7fd ff96 	bl	8101376 <vListInsert>
 810344a:	e012      	b.n	8103472 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 810344c:	687a      	ldr	r2, [r7, #4]
 810344e:	683b      	ldr	r3, [r7, #0]
 8103450:	429a      	cmp	r2, r3
 8103452:	d206      	bcs.n	8103462 <prvInsertTimerInActiveList+0x62>
 8103454:	68ba      	ldr	r2, [r7, #8]
 8103456:	683b      	ldr	r3, [r7, #0]
 8103458:	429a      	cmp	r2, r3
 810345a:	d302      	bcc.n	8103462 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 810345c:	2301      	movs	r3, #1
 810345e:	617b      	str	r3, [r7, #20]
 8103460:	e007      	b.n	8103472 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8103462:	4b07      	ldr	r3, [pc, #28]	@ (8103480 <prvInsertTimerInActiveList+0x80>)
 8103464:	681a      	ldr	r2, [r3, #0]
 8103466:	68fb      	ldr	r3, [r7, #12]
 8103468:	3304      	adds	r3, #4
 810346a:	4619      	mov	r1, r3
 810346c:	4610      	mov	r0, r2
 810346e:	f7fd ff82 	bl	8101376 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8103472:	697b      	ldr	r3, [r7, #20]
}
 8103474:	4618      	mov	r0, r3
 8103476:	3718      	adds	r7, #24
 8103478:	46bd      	mov	sp, r7
 810347a:	bd80      	pop	{r7, pc}
 810347c:	10004888 	.word	0x10004888
 8103480:	10004884 	.word	0x10004884

08103484 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8103484:	b580      	push	{r7, lr}
 8103486:	b08e      	sub	sp, #56	@ 0x38
 8103488:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810348a:	e0ce      	b.n	810362a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 810348c:	687b      	ldr	r3, [r7, #4]
 810348e:	2b00      	cmp	r3, #0
 8103490:	da19      	bge.n	81034c6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8103492:	1d3b      	adds	r3, r7, #4
 8103494:	3304      	adds	r3, #4
 8103496:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8103498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810349a:	2b00      	cmp	r3, #0
 810349c:	d10b      	bne.n	81034b6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 810349e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81034a2:	f383 8811 	msr	BASEPRI, r3
 81034a6:	f3bf 8f6f 	isb	sy
 81034aa:	f3bf 8f4f 	dsb	sy
 81034ae:	61fb      	str	r3, [r7, #28]
}
 81034b0:	bf00      	nop
 81034b2:	bf00      	nop
 81034b4:	e7fd      	b.n	81034b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 81034b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81034b8:	681b      	ldr	r3, [r3, #0]
 81034ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81034bc:	6850      	ldr	r0, [r2, #4]
 81034be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81034c0:	6892      	ldr	r2, [r2, #8]
 81034c2:	4611      	mov	r1, r2
 81034c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	2b00      	cmp	r3, #0
 81034ca:	f2c0 80ae 	blt.w	810362a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 81034ce:	68fb      	ldr	r3, [r7, #12]
 81034d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 81034d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81034d4:	695b      	ldr	r3, [r3, #20]
 81034d6:	2b00      	cmp	r3, #0
 81034d8:	d004      	beq.n	81034e4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 81034da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81034dc:	3304      	adds	r3, #4
 81034de:	4618      	mov	r0, r3
 81034e0:	f7fd ff82 	bl	81013e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 81034e4:	463b      	mov	r3, r7
 81034e6:	4618      	mov	r0, r3
 81034e8:	f7ff ff6a 	bl	81033c0 <prvSampleTimeNow>
 81034ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	2b09      	cmp	r3, #9
 81034f2:	f200 8097 	bhi.w	8103624 <prvProcessReceivedCommands+0x1a0>
 81034f6:	a201      	add	r2, pc, #4	@ (adr r2, 81034fc <prvProcessReceivedCommands+0x78>)
 81034f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81034fc:	08103525 	.word	0x08103525
 8103500:	08103525 	.word	0x08103525
 8103504:	08103525 	.word	0x08103525
 8103508:	0810359b 	.word	0x0810359b
 810350c:	081035af 	.word	0x081035af
 8103510:	081035fb 	.word	0x081035fb
 8103514:	08103525 	.word	0x08103525
 8103518:	08103525 	.word	0x08103525
 810351c:	0810359b 	.word	0x0810359b
 8103520:	081035af 	.word	0x081035af
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8103524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103526:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810352a:	f043 0301 	orr.w	r3, r3, #1
 810352e:	b2da      	uxtb	r2, r3
 8103530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103532:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8103536:	68ba      	ldr	r2, [r7, #8]
 8103538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810353a:	699b      	ldr	r3, [r3, #24]
 810353c:	18d1      	adds	r1, r2, r3
 810353e:	68bb      	ldr	r3, [r7, #8]
 8103540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103542:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8103544:	f7ff ff5c 	bl	8103400 <prvInsertTimerInActiveList>
 8103548:	4603      	mov	r3, r0
 810354a:	2b00      	cmp	r3, #0
 810354c:	d06c      	beq.n	8103628 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103550:	6a1b      	ldr	r3, [r3, #32]
 8103552:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8103554:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8103556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103558:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810355c:	f003 0304 	and.w	r3, r3, #4
 8103560:	2b00      	cmp	r3, #0
 8103562:	d061      	beq.n	8103628 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8103564:	68ba      	ldr	r2, [r7, #8]
 8103566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103568:	699b      	ldr	r3, [r3, #24]
 810356a:	441a      	add	r2, r3
 810356c:	2300      	movs	r3, #0
 810356e:	9300      	str	r3, [sp, #0]
 8103570:	2300      	movs	r3, #0
 8103572:	2100      	movs	r1, #0
 8103574:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8103576:	f7ff fe01 	bl	810317c <xTimerGenericCommand>
 810357a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 810357c:	6a3b      	ldr	r3, [r7, #32]
 810357e:	2b00      	cmp	r3, #0
 8103580:	d152      	bne.n	8103628 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8103582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103586:	f383 8811 	msr	BASEPRI, r3
 810358a:	f3bf 8f6f 	isb	sy
 810358e:	f3bf 8f4f 	dsb	sy
 8103592:	61bb      	str	r3, [r7, #24]
}
 8103594:	bf00      	nop
 8103596:	bf00      	nop
 8103598:	e7fd      	b.n	8103596 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810359a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810359c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81035a0:	f023 0301 	bic.w	r3, r3, #1
 81035a4:	b2da      	uxtb	r2, r3
 81035a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 81035ac:	e03d      	b.n	810362a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81035ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81035b4:	f043 0301 	orr.w	r3, r3, #1
 81035b8:	b2da      	uxtb	r2, r3
 81035ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81035c0:	68ba      	ldr	r2, [r7, #8]
 81035c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 81035c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035c8:	699b      	ldr	r3, [r3, #24]
 81035ca:	2b00      	cmp	r3, #0
 81035cc:	d10b      	bne.n	81035e6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 81035ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81035d2:	f383 8811 	msr	BASEPRI, r3
 81035d6:	f3bf 8f6f 	isb	sy
 81035da:	f3bf 8f4f 	dsb	sy
 81035de:	617b      	str	r3, [r7, #20]
}
 81035e0:	bf00      	nop
 81035e2:	bf00      	nop
 81035e4:	e7fd      	b.n	81035e2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 81035e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035e8:	699a      	ldr	r2, [r3, #24]
 81035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81035ec:	18d1      	adds	r1, r2, r3
 81035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81035f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 81035f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81035f4:	f7ff ff04 	bl	8103400 <prvInsertTimerInActiveList>
					break;
 81035f8:	e017      	b.n	810362a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 81035fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81035fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8103600:	f003 0302 	and.w	r3, r3, #2
 8103604:	2b00      	cmp	r3, #0
 8103606:	d103      	bne.n	8103610 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8103608:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810360a:	f7fd fd43 	bl	8101094 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 810360e:	e00c      	b.n	810362a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8103610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103612:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8103616:	f023 0301 	bic.w	r3, r3, #1
 810361a:	b2da      	uxtb	r2, r3
 810361c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810361e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8103622:	e002      	b.n	810362a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8103624:	bf00      	nop
 8103626:	e000      	b.n	810362a <prvProcessReceivedCommands+0x1a6>
					break;
 8103628:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810362a:	4b08      	ldr	r3, [pc, #32]	@ (810364c <prvProcessReceivedCommands+0x1c8>)
 810362c:	681b      	ldr	r3, [r3, #0]
 810362e:	1d39      	adds	r1, r7, #4
 8103630:	2200      	movs	r2, #0
 8103632:	4618      	mov	r0, r3
 8103634:	f7fe fbfc 	bl	8101e30 <xQueueReceive>
 8103638:	4603      	mov	r3, r0
 810363a:	2b00      	cmp	r3, #0
 810363c:	f47f af26 	bne.w	810348c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8103640:	bf00      	nop
 8103642:	bf00      	nop
 8103644:	3730      	adds	r7, #48	@ 0x30
 8103646:	46bd      	mov	sp, r7
 8103648:	bd80      	pop	{r7, pc}
 810364a:	bf00      	nop
 810364c:	1000488c 	.word	0x1000488c

08103650 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8103650:	b580      	push	{r7, lr}
 8103652:	b088      	sub	sp, #32
 8103654:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8103656:	e049      	b.n	81036ec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8103658:	4b2e      	ldr	r3, [pc, #184]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 810365a:	681b      	ldr	r3, [r3, #0]
 810365c:	68db      	ldr	r3, [r3, #12]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103662:	4b2c      	ldr	r3, [pc, #176]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 8103664:	681b      	ldr	r3, [r3, #0]
 8103666:	68db      	ldr	r3, [r3, #12]
 8103668:	68db      	ldr	r3, [r3, #12]
 810366a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 810366c:	68fb      	ldr	r3, [r7, #12]
 810366e:	3304      	adds	r3, #4
 8103670:	4618      	mov	r0, r3
 8103672:	f7fd feb9 	bl	81013e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8103676:	68fb      	ldr	r3, [r7, #12]
 8103678:	6a1b      	ldr	r3, [r3, #32]
 810367a:	68f8      	ldr	r0, [r7, #12]
 810367c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810367e:	68fb      	ldr	r3, [r7, #12]
 8103680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8103684:	f003 0304 	and.w	r3, r3, #4
 8103688:	2b00      	cmp	r3, #0
 810368a:	d02f      	beq.n	81036ec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 810368c:	68fb      	ldr	r3, [r7, #12]
 810368e:	699b      	ldr	r3, [r3, #24]
 8103690:	693a      	ldr	r2, [r7, #16]
 8103692:	4413      	add	r3, r2
 8103694:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8103696:	68ba      	ldr	r2, [r7, #8]
 8103698:	693b      	ldr	r3, [r7, #16]
 810369a:	429a      	cmp	r2, r3
 810369c:	d90e      	bls.n	81036bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 810369e:	68fb      	ldr	r3, [r7, #12]
 81036a0:	68ba      	ldr	r2, [r7, #8]
 81036a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 81036a4:	68fb      	ldr	r3, [r7, #12]
 81036a6:	68fa      	ldr	r2, [r7, #12]
 81036a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 81036aa:	4b1a      	ldr	r3, [pc, #104]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 81036ac:	681a      	ldr	r2, [r3, #0]
 81036ae:	68fb      	ldr	r3, [r7, #12]
 81036b0:	3304      	adds	r3, #4
 81036b2:	4619      	mov	r1, r3
 81036b4:	4610      	mov	r0, r2
 81036b6:	f7fd fe5e 	bl	8101376 <vListInsert>
 81036ba:	e017      	b.n	81036ec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 81036bc:	2300      	movs	r3, #0
 81036be:	9300      	str	r3, [sp, #0]
 81036c0:	2300      	movs	r3, #0
 81036c2:	693a      	ldr	r2, [r7, #16]
 81036c4:	2100      	movs	r1, #0
 81036c6:	68f8      	ldr	r0, [r7, #12]
 81036c8:	f7ff fd58 	bl	810317c <xTimerGenericCommand>
 81036cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 81036ce:	687b      	ldr	r3, [r7, #4]
 81036d0:	2b00      	cmp	r3, #0
 81036d2:	d10b      	bne.n	81036ec <prvSwitchTimerLists+0x9c>
	__asm volatile
 81036d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81036d8:	f383 8811 	msr	BASEPRI, r3
 81036dc:	f3bf 8f6f 	isb	sy
 81036e0:	f3bf 8f4f 	dsb	sy
 81036e4:	603b      	str	r3, [r7, #0]
}
 81036e6:	bf00      	nop
 81036e8:	bf00      	nop
 81036ea:	e7fd      	b.n	81036e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 81036ec:	4b09      	ldr	r3, [pc, #36]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 81036ee:	681b      	ldr	r3, [r3, #0]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	2b00      	cmp	r3, #0
 81036f4:	d1b0      	bne.n	8103658 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 81036f6:	4b07      	ldr	r3, [pc, #28]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 81036fc:	4b06      	ldr	r3, [pc, #24]	@ (8103718 <prvSwitchTimerLists+0xc8>)
 81036fe:	681b      	ldr	r3, [r3, #0]
 8103700:	4a04      	ldr	r2, [pc, #16]	@ (8103714 <prvSwitchTimerLists+0xc4>)
 8103702:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8103704:	4a04      	ldr	r2, [pc, #16]	@ (8103718 <prvSwitchTimerLists+0xc8>)
 8103706:	697b      	ldr	r3, [r7, #20]
 8103708:	6013      	str	r3, [r2, #0]
}
 810370a:	bf00      	nop
 810370c:	3718      	adds	r7, #24
 810370e:	46bd      	mov	sp, r7
 8103710:	bd80      	pop	{r7, pc}
 8103712:	bf00      	nop
 8103714:	10004884 	.word	0x10004884
 8103718:	10004888 	.word	0x10004888

0810371c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 810371c:	b580      	push	{r7, lr}
 810371e:	b082      	sub	sp, #8
 8103720:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8103722:	f7fd ffb9 	bl	8101698 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8103726:	4b15      	ldr	r3, [pc, #84]	@ (810377c <prvCheckForValidListAndQueue+0x60>)
 8103728:	681b      	ldr	r3, [r3, #0]
 810372a:	2b00      	cmp	r3, #0
 810372c:	d120      	bne.n	8103770 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 810372e:	4814      	ldr	r0, [pc, #80]	@ (8103780 <prvCheckForValidListAndQueue+0x64>)
 8103730:	f7fd fdd0 	bl	81012d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8103734:	4813      	ldr	r0, [pc, #76]	@ (8103784 <prvCheckForValidListAndQueue+0x68>)
 8103736:	f7fd fdcd 	bl	81012d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810373a:	4b13      	ldr	r3, [pc, #76]	@ (8103788 <prvCheckForValidListAndQueue+0x6c>)
 810373c:	4a10      	ldr	r2, [pc, #64]	@ (8103780 <prvCheckForValidListAndQueue+0x64>)
 810373e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8103740:	4b12      	ldr	r3, [pc, #72]	@ (810378c <prvCheckForValidListAndQueue+0x70>)
 8103742:	4a10      	ldr	r2, [pc, #64]	@ (8103784 <prvCheckForValidListAndQueue+0x68>)
 8103744:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8103746:	2300      	movs	r3, #0
 8103748:	9300      	str	r3, [sp, #0]
 810374a:	4b11      	ldr	r3, [pc, #68]	@ (8103790 <prvCheckForValidListAndQueue+0x74>)
 810374c:	4a11      	ldr	r2, [pc, #68]	@ (8103794 <prvCheckForValidListAndQueue+0x78>)
 810374e:	2110      	movs	r1, #16
 8103750:	200a      	movs	r0, #10
 8103752:	f7fe f92d 	bl	81019b0 <xQueueGenericCreateStatic>
 8103756:	4603      	mov	r3, r0
 8103758:	4a08      	ldr	r2, [pc, #32]	@ (810377c <prvCheckForValidListAndQueue+0x60>)
 810375a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 810375c:	4b07      	ldr	r3, [pc, #28]	@ (810377c <prvCheckForValidListAndQueue+0x60>)
 810375e:	681b      	ldr	r3, [r3, #0]
 8103760:	2b00      	cmp	r3, #0
 8103762:	d005      	beq.n	8103770 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8103764:	4b05      	ldr	r3, [pc, #20]	@ (810377c <prvCheckForValidListAndQueue+0x60>)
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	490b      	ldr	r1, [pc, #44]	@ (8103798 <prvCheckForValidListAndQueue+0x7c>)
 810376a:	4618      	mov	r0, r3
 810376c:	f7fe fd52 	bl	8102214 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8103770:	f7fd ffc4 	bl	81016fc <vPortExitCritical>
}
 8103774:	bf00      	nop
 8103776:	46bd      	mov	sp, r7
 8103778:	bd80      	pop	{r7, pc}
 810377a:	bf00      	nop
 810377c:	1000488c 	.word	0x1000488c
 8103780:	1000485c 	.word	0x1000485c
 8103784:	10004870 	.word	0x10004870
 8103788:	10004884 	.word	0x10004884
 810378c:	10004888 	.word	0x10004888
 8103790:	10004938 	.word	0x10004938
 8103794:	10004898 	.word	0x10004898
 8103798:	08103844 	.word	0x08103844

0810379c <memset>:
 810379c:	4402      	add	r2, r0
 810379e:	4603      	mov	r3, r0
 81037a0:	4293      	cmp	r3, r2
 81037a2:	d100      	bne.n	81037a6 <memset+0xa>
 81037a4:	4770      	bx	lr
 81037a6:	f803 1b01 	strb.w	r1, [r3], #1
 81037aa:	e7f9      	b.n	81037a0 <memset+0x4>

081037ac <__libc_init_array>:
 81037ac:	b570      	push	{r4, r5, r6, lr}
 81037ae:	4d0d      	ldr	r5, [pc, #52]	@ (81037e4 <__libc_init_array+0x38>)
 81037b0:	4c0d      	ldr	r4, [pc, #52]	@ (81037e8 <__libc_init_array+0x3c>)
 81037b2:	1b64      	subs	r4, r4, r5
 81037b4:	10a4      	asrs	r4, r4, #2
 81037b6:	2600      	movs	r6, #0
 81037b8:	42a6      	cmp	r6, r4
 81037ba:	d109      	bne.n	81037d0 <__libc_init_array+0x24>
 81037bc:	4d0b      	ldr	r5, [pc, #44]	@ (81037ec <__libc_init_array+0x40>)
 81037be:	4c0c      	ldr	r4, [pc, #48]	@ (81037f0 <__libc_init_array+0x44>)
 81037c0:	f000 f826 	bl	8103810 <_init>
 81037c4:	1b64      	subs	r4, r4, r5
 81037c6:	10a4      	asrs	r4, r4, #2
 81037c8:	2600      	movs	r6, #0
 81037ca:	42a6      	cmp	r6, r4
 81037cc:	d105      	bne.n	81037da <__libc_init_array+0x2e>
 81037ce:	bd70      	pop	{r4, r5, r6, pc}
 81037d0:	f855 3b04 	ldr.w	r3, [r5], #4
 81037d4:	4798      	blx	r3
 81037d6:	3601      	adds	r6, #1
 81037d8:	e7ee      	b.n	81037b8 <__libc_init_array+0xc>
 81037da:	f855 3b04 	ldr.w	r3, [r5], #4
 81037de:	4798      	blx	r3
 81037e0:	3601      	adds	r6, #1
 81037e2:	e7f2      	b.n	81037ca <__libc_init_array+0x1e>
 81037e4:	08103880 	.word	0x08103880
 81037e8:	08103880 	.word	0x08103880
 81037ec:	08103880 	.word	0x08103880
 81037f0:	08103884 	.word	0x08103884

081037f4 <memcpy>:
 81037f4:	440a      	add	r2, r1
 81037f6:	4291      	cmp	r1, r2
 81037f8:	f100 33ff 	add.w	r3, r0, #4294967295
 81037fc:	d100      	bne.n	8103800 <memcpy+0xc>
 81037fe:	4770      	bx	lr
 8103800:	b510      	push	{r4, lr}
 8103802:	f811 4b01 	ldrb.w	r4, [r1], #1
 8103806:	f803 4f01 	strb.w	r4, [r3, #1]!
 810380a:	4291      	cmp	r1, r2
 810380c:	d1f9      	bne.n	8103802 <memcpy+0xe>
 810380e:	bd10      	pop	{r4, pc}

08103810 <_init>:
 8103810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103812:	bf00      	nop
 8103814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103816:	bc08      	pop	{r3}
 8103818:	469e      	mov	lr, r3
 810381a:	4770      	bx	lr

0810381c <_fini>:
 810381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810381e:	bf00      	nop
 8103820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103822:	bc08      	pop	{r3}
 8103824:	469e      	mov	lr, r3
 8103826:	4770      	bx	lr
