

================================================================
== Vivado HLS Report for 'Block_preheader_i_i_04_proc27'
================================================================
* Date:           Tue Jul 18 15:03:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.axis.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %input_1_V_data_0_V, i32* %input_1_V_data_1_V, i32* %input_1_V_data_2_V, i32* %input_1_V_data_3_V, i32* %input_1_V_data_4_V, i32* %input_1_V_data_5_V, i32* %input_1_V_data_6_V, i32* %input_1_V_data_7_V, i32* %input_1_V_data_8_V, i32* %input_1_V_data_9_V, i32* %input_1_V_data_10_V, i32* %input_1_V_data_11_V, i32* %input_1_V_data_12_V, i32* %input_1_V_data_13_V, i32* %input_1_V_data_14_V, i32* %input_1_V_data_15_V, i32* %input_1_V_data_16_V, i32* %input_1_V_data_17_V, i32* %input_1_V_data_18_V, i32* %input_1_V_data_19_V, i32* %input_1_V_data_20_V, i32* %input_1_V_data_21_V, i32* %input_1_V_data_22_V, i32* %input_1_V_data_23_V, i32* %input_1_V_data_24_V, i32* %input_1_V_data_25_V, i32* %input_1_V_data_26_V, i32* %input_1_V_data_27_V, i32* %input_1_V_data_28_V, i32* %input_1_V_data_29_V, i32* %input_1_V_data_30_V, i32* %input_1_V_data_31_V)" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 33 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_1_01 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 0" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 34 'extractvalue' 'tmp_data_V_1_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_1_110 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 1" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 35 'extractvalue' 'tmp_data_V_1_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_1_211 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 2" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 36 'extractvalue' 'tmp_data_V_1_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V_1_312 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 3" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 37 'extractvalue' 'tmp_data_V_1_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_1_413 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 4" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 38 'extractvalue' 'tmp_data_V_1_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V_1_514 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 5" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 39 'extractvalue' 'tmp_data_V_1_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_1_615 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 6" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 40 'extractvalue' 'tmp_data_V_1_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V_1_716 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 7" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 41 'extractvalue' 'tmp_data_V_1_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_1_817 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 8" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 42 'extractvalue' 'tmp_data_V_1_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1_918 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 9" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 43 'extractvalue' 'tmp_data_V_1_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1019 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 10" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 44 'extractvalue' 'tmp_data_V_1_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1120 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 11" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 45 'extractvalue' 'tmp_data_V_1_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1221 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 12" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 46 'extractvalue' 'tmp_data_V_1_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1322 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 13" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 47 'extractvalue' 'tmp_data_V_1_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1423 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 14" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 48 'extractvalue' 'tmp_data_V_1_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1524 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 15" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 49 'extractvalue' 'tmp_data_V_1_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1625 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 16" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 50 'extractvalue' 'tmp_data_V_1_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1726 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 17" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 51 'extractvalue' 'tmp_data_V_1_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1827 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 18" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 52 'extractvalue' 'tmp_data_V_1_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V_1_1928 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 19" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 53 'extractvalue' 'tmp_data_V_1_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2029 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 20" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 54 'extractvalue' 'tmp_data_V_1_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2130 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 21" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 55 'extractvalue' 'tmp_data_V_1_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2231 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 22" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 56 'extractvalue' 'tmp_data_V_1_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2332 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 23" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 57 'extractvalue' 'tmp_data_V_1_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2433 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 24" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 58 'extractvalue' 'tmp_data_V_1_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2534 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 25" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 59 'extractvalue' 'tmp_data_V_1_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2635 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 26" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 60 'extractvalue' 'tmp_data_V_1_2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2736 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 27" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 61 'extractvalue' 'tmp_data_V_1_2736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2837 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 28" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 62 'extractvalue' 'tmp_data_V_1_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_1_2938 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 29" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 63 'extractvalue' 'tmp_data_V_1_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_V_1_3039 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 30" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 64 'extractvalue' 'tmp_data_V_1_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_1_3140 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %empty, 31" [firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 65 'extractvalue' 'tmp_data_V_1_3140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_01)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 66 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_110)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 67 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 68 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_211)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 68 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_312)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 69 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_413)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 70 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_514)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_615)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 72 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_716)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_817)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 74 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_918)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 75 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1019)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 76 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1120)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1221)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 78 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1322)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 79 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1423)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 80 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1524)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 81 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 82 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1625)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 82 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 83 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1726)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 83 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1827)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 84 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 85 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_1928)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 85 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2029)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 86 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 87 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2130)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 87 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 88 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2231)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 88 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 89 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2332)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 89 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 90 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2433)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 90 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2534)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 91 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2635)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 92 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2736)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2837)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 94 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_2938)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_3039)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 96 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_31_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_30_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_29_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_28_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_27_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_26_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_25_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_24_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_23_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_22_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_21_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_20_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_19_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_18_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_17_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_16_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_15_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_14_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_13_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_12_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_11_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_10_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmpdata1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 130 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V, i32 %tmp_data_V_1_3140)" [firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31]   --->   Operation 130 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	axis read on port 'input_1_V_data_0_V' (firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [67]  (0 ns)
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [100]  (2.19 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [101]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [102]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [103]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [104]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [105]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [106]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [107]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [108]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [109]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [110]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [111]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [112]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [113]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [114]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [115]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [116]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [117]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [118]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [119]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [120]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [121]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [122]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [123]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [124]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [125]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [126]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [127]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [128]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [129]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [130]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'tmpdata1_data_V' (firmware/nnet_utils/nnet_types.h:29->firmware/nnet_utils/nnet_dot_product_stream.h:23->firmware/myproject.cpp:31) [131]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
