# ë©´ì ‘ ê¸°ì¶œ ì˜ˆì‹œ

## ê°œë… ì§ˆë¬¸

### 1. Demand pagingì´ë€ ë¬´ì—‡ì¸ê°€? (P 23-24 First)
~~~
í”„ë¡œê·¸ë¨ì´ ì‹¤ì œë¡œ í•„ìš”ë¡œ í•  ë•Œ(ìš”êµ¬í•  ë•Œ)ì—ë§Œ í•´ë‹¹ í˜ì´ì§€ë¥¼ ë©”ëª¨ë¦¬ì— ë¶ˆëŸ¬ì˜¤ëŠ” ë°©ì‹
ì¦‰, í”„ë¡œê·¸ë¨ì˜ ì „ì²´ í˜ì´ì§€ë¥¼ í•œêº¼ë²ˆì— ë©”ëª¨ë¦¬ì— ì˜¬ë¦¬ì§€ ì•Šê³ , ì‹¤ì œë¡œ ì ‘ê·¼í•˜ëŠ” í˜ì´ì§€ë§Œ ë¡œë”©í•˜ëŠ” ê²ƒ
~~~

### 2. ìš”êµ¬ í˜ì´ì§•(demand-paging)ì—ì„œ í˜ì´ì§€ í´íŠ¸(page fault)ëŠ” ì–´ë–¤ ìƒí™©ì—ì„œ ë°œìƒí•˜ëŠ”ê°€? í˜ì´ì§€ í´íŠ¸ê°€ ë°œìƒí–ˆì„ ë•Œ ìš´ì˜ì²´ì œê°€ ìˆ˜í–‰í•˜ëŠ” ë™ì‘ë“¤ì„ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 Second)
âœ… Page Fault ë°œìƒ ì¡°ê±´:  
~~~
í”„ë¡œì„¸ìŠ¤ê°€ ì ‘ê·¼í•˜ë ¤ëŠ” í˜ì´ì§€ê°€ í˜„ì¬ ë©”ëª¨ë¦¬ì— ì—†ëŠ” ê²½ìš° (ì¦‰, ë””ìŠ¤í¬ì— ì¡´ì¬)
~~~

âœ… Page Fault ë°œìƒ ì‹œ OS ë™ì‘:  
~~~
1. Page Fault Exception ì²˜ë¦¬ => OSë¡œ ì œì–´ê¶Œ ë„˜ê¹€
2. í•´ë‹¹ Pageê°€ ë””ìŠ¤í¬ì— ìˆëŠ”ì§€ í™•ì¸
3. Frame í™•ë³´ (í•„ìš”ì‹œ Page êµì²´)
4. ë””ìŠ¤í¬ì—ì„œ ë©”ëª¨ë¦¬ë¡œ Page ë¡œë“œ
5. Page Table ì—…ë°ì´íŠ¸
6. ì¤‘ë‹¨ëœ ëª…ë ¹ì–´ ì¬ì‹¤í–‰
~~~

### 3. TLB(Translation Lookaside Buffer)ë€ ë¬´ì—‡ì¸ê°€? TLBì˜ ì—­í• ê³¼ ë™ì‘ ë°©ì‹ì— ëŒ€í•´ ëª…í™•íˆ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 First)
âœ… TLBë€ ë¬´ì—‡ì¸ê°€?  
~~~
ê°€ìƒ ì£¼ì†Œ => ë¬¼ë¦¬ ì£¼ì†Œ ë³€í™˜ì„ ë¹ ë¥´ê²Œ í•˜ê¸° ìœ„í•œ Cache ë©”ëª¨ë¦¬
(MMUì— ë‚´ì¥ë¨)
~~~

âœ… ì—­í•  ë° ê¸°ëŠ¥:  
~~~
ìì£¼ ì°¸ì¡°ë˜ëŠ” Page Table Entryë¥¼ ìºì‹±í•˜ì—¬
Page Tableì— ì ‘ê·¼í•  í•„ìš”ê°€ ì—†ê²Œë” í•˜ê³ ,
Address Translation ì†ë„ë¥¼ í–¥ìƒì‹œí‚¤ëŠ” ì—­í• 

TLB hitê°€ ë°œìƒí•˜ë©´ ë¹ ë¥¸ ë³€í™˜ì´ ì´ë£¨ì–´ì§
TLB missê°€ ë°œìƒí•˜ë©´ Page Table ì ‘ê·¼í•˜ì—¬ TLBì— í•­ëª© ì¶”ê°€ë¥¼ ê³ ë ¤
~~~

### 4. TLB ìŠ›ë‹¤ìš´(TLB shootdown)ì´ë€ ë¬´ì—‡ì¸ê°€? ê·¸ê²ƒì´ ì™œ (ë˜ëŠ” ì–¸ì œ) í•„ìš”í•œì§€ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 First)
âœ… TLB Shootdownì´ë€?  
~~~
ë©€í‹°ì½”ì–´ í™˜ê²½ì—ì„œ ì£¼ì†Œ ë§¤í•‘ ì¼ê´€ì„±ì„ ìœ ì§€í•˜ê¸° ìœ„í•œ
TLB ë¬´íš¨í™” ì‘ì—… (ê° ì½”ì–´ì˜ TLB í•­ëª© ë¬´íš¨í™”)
~~~

âœ… ì–¸ì œ ì™œ í•„ìš”í•œê°€?  
~~~
ì—¬ëŸ¬ ì½”ì–´(ì“°ë ˆë“œ)ì—ì„œ ê³µìœ ë˜ëŠ” Page Tableì´ ë³€ê²½ë  ë•Œ,
TLBëŠ” ê° ì½”ì–´ë§ˆë‹¤ ë”°ë¡œ ì¡´ì¬í•˜ê³ , 
Page Tableì´ ë³€ê²½ë˜ë©´ TLBì— ìºì‹œëœ ë‚´ìš©ê³¼ ë¶ˆì¼ì¹˜ ë¬¸ì œê°€ ë°œìƒ ê°€ëŠ¥í•¨

ë”°ë¼ì„œ, ì¼ê´€ì„±ì„ ìœ ì§€í•˜ê¸° ìœ„í•´ í•„ìš”í•¨
~~~

### 5. Copy-on-WriteëŠ” ë¬´ì—‡ì¸ê°€? ì‚¬ìš©í–ˆì„ ë•Œì˜ ì´ì ì€ ë¬´ì—‡ì¸ê°€?
âœ… CoWë€?
~~~
Writeí• ë•Œ Copyí•˜ìëŠ” ì˜ë¯¸ë¡œì¨ 
ì–´ë–¤ í•œ í”„ë¡œì„¸ìŠ¤ê°€ ê³µìœ  í˜ì´ì§€ë¥¼ ì‘ì„±í• ë•Œë§Œ í•´ë‹¹ ê³µìœ í˜ì´ì§€ë¥¼ ë³µì‚¬í•˜ëŠ” ë°©ë²•
~~~
âœ… ì´ì 
~~~
fork í–ˆì„ ë•Œ ë°”ë¡œ ë³µì‚¬í•˜ëŠ” ê²ƒë³´ë‹¤ ì“°ê¸°ê°€ ë°œìƒí•  ë•Œë§Œ ë³µì‚¬í•˜ì—¬ ì˜¤ë²„í—¤ë“œê°€ ì¤„ì–´ë“¦
~~~

### 6. DMA (Direct Memory Access)ê°€ ì–´ë–»ê²Œ ì‹œìŠ¤í…œì˜ ë™ì‹œì„±ì„ ë†’ì´ëŠ”ê°€? ì–´ë–»ê²Œ í•˜ë“œì›¨ì–´ì˜ ë³µì¡ì„±ì„ ë†’ì´ëŠ”ê°€? (P 22-23 First)
âœ… DMAê°€ ì‹œìŠ¤í…œì˜ ë™ì‹œì„±(System Concurrency)ì„ í–¥ìƒì‹œí‚¤ëŠ” ì´ìœ   
~~~
DMAëŠ” CPUì˜ ê°œì… ì—†ì´ ë©”ëª¨ë¦¬ì™€ ë°ì´í„°ë¥¼ ì£¼ê³ ë°›ì„ ìˆ˜ ìˆê²Œ í•˜ëŠ” ë°©ì‹

DMAë¥¼ ì‚¬ìš©í•˜ë©´,
â†’ CPUëŠ” I/O ì‘ì—…ì„ DMAì—ê²Œ ë§¡ê¸°ê³ 
â†’ ìì‹ ì€ ë‹¤ë¥¸ ì‘ì—…(ê³„ì‚° ë“±)ì„ ê³„ì† ìˆ˜í–‰í•  ìˆ˜ ìˆìŒ
~~~

âœ… DMAê°€ í•˜ë“œì›¨ì–´ ì„¤ê³„ë¥¼ ë³µì¡í•˜ê²Œ ë§Œë“œëŠ” ì´ìœ   
~~~
a. ë²„ìŠ¤ ì¶©ëŒ ê´€ë¦¬
CPUì™€ DMAê°€ ë™ì‹œì— ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•  ê²½ìš° ë²„ìŠ¤ ì¶©ëŒì´ ì¼ì–´ë‚˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ê¸° ìœ„í•œ ì œì–´ í•„ìš”

b. ë©”ëª¨ë¦¬ ì¼ê´€ì„± ë¬¸ì œ
DMAê°€ ë©”ëª¨ë¦¬ë¥¼ ì§ì ‘ ìˆ˜ì •í•˜ë©´ CPU ìºì‹œì™€ ë©”ëª¨ë¦¬ ì‚¬ì´ì— ì¼ê´€ì„± ì˜¤ë¥˜ê°€ ë°œìƒí•˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ê¸° ìœ„í•œ ì œì–´ í•„ìš”

c. ì¸í„°ëŸ½íŠ¸ ë° ìš°ì„ ìˆœìœ„ ì²˜ë¦¬
DMA ì™„ë£Œ ì‹œ ì¸í„°ëŸ½íŠ¸ë¥¼ í†µí•´ CPUì—ê²Œ ì•Œë¦¬ê¸° ìœ„í•œ ì¸í„°ëŸ½íŠ¸ ì œì–´ í•„ìš”
~~~

## ğŸ’ª Address Translation ê´€ë ¨ ì‹¬ì¸µ ë¬¸ì œ
### 1. Consider a logical address space of eight pages of 1024 words each, mapped onto a physical memory of 32 frames. How many bits are there in the logical address and the physical address? (P 24-25 Second)
~~~
ê°ê° 1024 ë°”ì´íŠ¸ (2^10) í¬ê¸°ì˜ Page
Virtual Memoryì˜ 8ê°œ Pageë¥¼
Physical memoryì˜ 32ê°œ Frameì— ë§¤í•‘

Virtual Address: 13 bits
Page offsetìœ¼ë¡œ 10 bits ì‚¬ìš©
Virtual Page Numberë¡œ 3 bits ì‚¬ìš©

Physical Address: 15 bits
Frame offsetìœ¼ë¡œ 10 bits ì‚¬ìš©
Physical Frame Numberë¡œ 5 bits ì‚¬ìš©
~~~

-----

### 2. A certain computer provides its users with a virtual-memory space of 2^32 bytes. The computer has 2^18 bytes of physical memory. The virtual memory is implemented by paging, and the page size is 4096 bytes (where 4096 = 2^12). A user process generates the virtual address 11123456 (that is, 0001 0001 0001 0010 0011 0100 0101 0110 in binary format). Explain how the system computes the corresponding physical location. (P 23-24 Second)

1ï¸âƒ£ Step 1. Virtual Address, Physical Address í•„ë“œ í•´ì„  
~~~
Page í•˜ë‚˜ì˜ í¬ê¸°ëŠ” 2^12 bytes ì´ë¯€ë¡œ, 12 bitsëŠ” Page Offsetìœ¼ë¡œ ì‚¬ìš©ëœë‹¤.
ë”°ë¼ì„œ, ì£¼ì–´ì§„ Virtual Addressì˜ 456 ("0100 0101 0110") ë¶€ë¶„ì´ Page Offsetì´ë‹¤.
ê·¸ë¦¬ê³  ë‚˜ë¨¸ì§€ 11123 ("0001 0001 0001 0010 0011") ë¶€ë¶„ì´ Virtual Page Numberì´ë‹¤.

Physical Memoryì˜ í¬ê¸°ëŠ” 2^18 bytesì´ë¯€ë¡œ, Physical AddressëŠ” ì´ 18 bitsë¡œ ì´ë£¨ì–´ì§€ë©°,
ì´ ì¤‘, 12 bitsëŠ” Frame Offsetë¡œ ì‚¬ìš©ë˜ê³ ,
ë‚˜ë¨¸ì§€ 6 bitsëŠ” Physical Frame Numberë¡œ ì‚¬ìš©ëœë‹¤.
~~~

2ï¸âƒ£ Step 2. Page Table: Virtual Page Number â†’ Physical Frame Number  
~~~
ì´ ë¶€ë¶„ì€ ì‹œìŠ¤í…œì— ì €ì¥ëœ Page Tableì— ë”°ë¼ ë‹¬ë¼ì§
â†’ ì¦‰, ì‹¤ì œ VPN 0x11123ì´ ì–´ë–¤ Physical Frame Number(PFN)ì— ë§¤í•‘ë˜ëŠ”ì§€ëŠ” Page Tableì´ í•„ìš”í•¨
~~~

3ï¸âƒ£ Step 3. PFNì„ ì°¾ì€ ì´í›„, ë³€í™˜ëœ Physical Address  
~~~
Page Tableì—ì„œ VPNì— í•´ë‹¹í•˜ëŠ” PFNì´ 0x15("00010101")ë¼ê³  ê°€ì •í•œë‹¤ë©´,

PFN ìƒìœ„ 6 bitsì™€ Offset 12 bitsë¥¼ í•©ì¹œ ê²ƒì´ Physical Addressê°€ ë¨
"0001 01" + "0100 0101 0110" â†’ "000101010001010110"
~~~

-----

### 3. For a processor with 64-bit virtual addresses, a single-level page table, a 34-bit physical address space, and 64KB pages, show a diagram depicting how a virtual address is translated into a physical address. Make sure to label each field and path with a name and the number of bits, and include the TLB and page table in your diagram (Assume no page faults). (P 22-23 First)
1ï¸âƒ£ Step 1. Virtual Address, Physical Address í•„ë“œ í•´ì„  
~~~
Virtual Address í•´ì„:
Page í•˜ë‚˜ì˜ í¬ê¸°ê°€ 64KB = 2^16 bytesì´ë¯€ë¡œ, 
    Page Offsetì€ 16 bits
Virtual Address(64 bits)ì—ì„œ Page Offset(16 bits)ë¥¼ ì œì™¸í•œ
    Virtual Page NumberëŠ” 48 bits

Physical Address í•´ì„:
Offset í¬ê¸°ëŠ” VAì˜ Page Offsetì˜ í¬ê¸°ì™€ ê°™ìœ¼ë¯€ë¡œ,
    Frame Offsetì€ 16bits
Physical Address(34 bits)ì—ì„œ Frame Offset(16 bits)ë¥¼ ì œì™¸í•œ
    Physical Frame NumberëŠ” 18 bits
~~~
2ï¸âƒ£ Step 2. TLB (hitì¼ ê²½ìš°): Virtual Page Number â†’ Physical Frame Number  
~~~
TLBë¥¼ íƒìƒ‰í•˜ì—¬ ëŒ€ìƒ VPN(48 bits)ì´ ë“±ë¡ë˜ì–´ ìˆìœ¼ë©´,
48ë¹„íŠ¸ VPNì„ ë°›ì•„ 18 bits PFNì„ ë°˜í™˜í•¨
ë°˜í™˜ëœ PFNê³¼ Page Offsetì„ í•©ì³ì„œ ìµœì¢… Physical Addressê°€ ë§Œë“¤ì–´ì§

ì´ì œ ì™„ì„±ëœ Physical Addressë¡œ ë¬¼ë¦¬ ë©”ëª¨ë¦¬ì˜ ë°ì´í„°ì— ì ‘ê·¼ ê°€ëŠ¥
~~~

2ï¸âƒ£ Step 3. TLB (missì¼ ê²½ìš°): Page Table ì ‘ê·¼  
~~~
TLBë¥¼ íƒìƒ‰í•˜ì—¬ ëŒ€ìƒ VPNì´ ë“±ë¡ë˜ì§€ ì•Šì•˜ë‹¤ë©´,
Page Tableì— ì ‘ê·¼í•˜ì—¬ Physical Frame Numberì„ ì–»ê³ ì í•¨
~~~

âœ… ë‹¤ì´ì–´ê·¸ë¨  
![page_table_and_tlb](../image_files/page_table_and_tlb.png)

-----

### 4. Assume a simple paging system with 232 bytes of physical memory, 248 bytes of logical address space and pages that are 220 bytes in size. Further assume that each page table entry contains 4 bits indicating protection and validity of the entry. (Cambridge 21 Second)

ì •ë¦¬í•˜ë©´,
* Physical Memory í¬ê¸°
    * 2^32 ë°”ì´íŠ¸ (4GB)
* Virtual Address Space í¬ê¸°
    * 2^48 ë°”ì´íŠ¸ (256TB)
* Page í¬ê¸°
    * 2^20 ë°”ì´íŠ¸ (1MB)
* PTEë‹¹ ì¶”ê°€ ì •ë³´
    * 4 ë¹„íŠ¸

#### 4.1. How many bits are used for the frame number and how many for the frame offset?
~~~
Page í•˜ë‚˜ì˜ í¬ê¸°ëŠ” 2^20 ë°”ì´íŠ¸ ì´ë¯€ë¡œ, Page OffsetëŠ” 20 ë¹„íŠ¸
Frame Offsetì€ Page Offsetê³¼ ë™ì¼í•˜ê²Œ 20 ë¹„íŠ¸ ì‚¬ìš©

Physical Addressë¥¼ ìœ„í•´ 32 ë¹„íŠ¸ ì‚¬ìš©
Frame NumberëŠ” 32 ë¹„íŠ¸ì—ì„œ 20 ë¹„íŠ¸(Frame Offset í•„ë“œ)ë¥¼ ì œì™¸í•œ 12 ë¹„íŠ¸
~~~

#### 4.2. What is the total size of the page table in number of bits?

1ï¸âƒ£ Step 1. Pageì˜ ê°œìˆ˜ êµ¬í•˜ê¸°  
~~~
Virtual Address Spaceì˜ í¬ê¸°ë¥¼ Page í•˜ë‚˜ì˜ í¬ê¸°ë¡œ ë‚˜ëˆ„ë©´, Page ê°œìˆ˜ë¥¼ êµ¬í•  ìˆ˜ ìˆìŒ

Page ê°œìˆ˜ = 2^48 / 2^20 = 2^28 ê°œ
~~~

2ï¸âƒ£ Step 2. Page Table Entry í¬ê¸° êµ¬í•˜ê¸°  
~~~
PTEëŠ” Frame Numberì™€ 4 ë¹„íŠ¸ë¡œ êµ¬ì„±ë˜ì—ˆìœ¼ë¯€ë¡œ,

PTE í¬ê¸° = Frame Number í¬ê¸° + 4 bits
    = 12 + 4 = 16 bits
~~~

3ï¸âƒ£ Step 3. Page Table í¬ê¸° êµ¬í•˜ê¸°  
~~~
ğŸ¯ Page Table í¬ê¸° = Page ê°œìˆ˜ x PTE í¬ê¸°
    = 2^28 x 2^4  = 2^32 bits (512MB)
~~~

#### 4.3. Assume that the working set of a typical process is fixed throughout the process lifetime and consists of 20 pages. How many entries would you suggest for the Translation Lookaside Buffer (TLB) for this system? What would its total size be in number of bits? Explain your answer.

1ï¸âƒ£ Step 1. TLBì— ëª‡ ê°œì˜ ì—”íŠ¸ë¦¬ë¥¼ ë„£ì„ ê²ƒì¸ê°€?  
~~~
working setì´ 20 í˜ì´ì§€ë¡œ êµ¬ì„±ë˜ë¯€ë¡œ,
TLBì—ì„œ 20ê°œì˜ í˜ì´ì§€ë¥¼ ìˆ˜ìš©í•  ìˆ˜ ìˆë‹¤ë©´, Missê°€ ë°œìƒí•˜ì§€ ì•Šê²Œ ìµœì í™” ê°€ëŠ¥í•¨

ğŸ¯ ë”°ë¼ì„œ, TLBì— 20ê°œì˜ ì—”íŠ¸ë¦¬ë¥¼ ë„£ì„ ê²ƒì„
~~~

2ï¸âƒ£ Step 2. TLB í¬ê¸° êµ¬í•˜ê¸°  
~~~
TLB ì—”íŠ¸ë¦¬ í•˜ë‚˜ì˜ í¬ê¸° = Frame Number í¬ê¸° + Page Number í¬ê¸° + ì¶”ê°€ ë¹„íŠ¸
PFN í¬ê¸°: 12 bits
VPN í¬ê¸°: 28 bits
ì¶”ê°€ ë¹„íŠ¸ í¬ê¸°: 4 bits

TLB Entry í¬ê¸° = 12 + 28 + 4 = 44 bits

TLB í¬ê¸° = TLB Entry í¬ê¸° x 20 = 44 x 20 = 880 bits

ğŸ¯ ë”°ë¼ì„œ, TLB í¬ê¸°ëŠ” 880 bits
~~~

#### 4.4. Further assume that TLB search time is 20ns, TLB hit ratio is 80% and memory access time is 100ns. How many page table levels would you need to achieve an effective access time of 160ns, and why?
~~~
TLB hit ratio: 0.8
TLB miss ratio: 0.2

160 ns = TLB hit ratio x (20 + Memory Access Time) + TLB Miss ratio x (20 + Memory Access Time x # of Levels + Memory Access Time)

160 ns = 0.8 x 120 + 0.2 x (120 + 100 x '# of Levels')
    = 96 + 24 + 20 x '# of levels'
    = 120 + 20 x '# of levels'

# of levels = 2

ğŸ¯ ë”°ë¼ì„œ, 2ë‹¨ê³„ì˜ Page Table Levelsê°€ í•„ìš”í•¨
~~~

## ğŸ’ª Performance ê´€ë ¨ ì‹¬ì¸µ ë¬¸ì œ

### 1. Consider a virtual memory system with paging. Assume there is no cache. A memory access is done by a page table lookup followed by an access to the target physical memory address. Now the system provides hardware support with translation look-aside buffers (TLBs) to accelerate the page table lookup time upon a TLB hit. Assume that it takes 20 nanoseconds to search the TLBs, and 100 nanoseconds to access from the main memory. (P 22-23 Second)

### 1.1. With 80% hit ratio of TLBs, calculate the average memory access time.  

AMAT = `TLB hit ratio x (TLB search time + Memory access time)` + `TLB miss ratio x (TLB search time + 2 x Memory access time)`
~~~
AMAT = 0.8 x (20 + 100) + 0.2 x (20 + 200) = 0.8 x 120 + 0.2 x 220 = 96 + 44 = 140 ns
~~~
### 1.2. With 98% hit ratio of TLBs, calculate the average memory access time.  
~~~
AMAT = 0.98 x (20 + 100) + 0.02 x (20 + 200) = 0.98 x 120 + 0.02 x 220 = 122 ns
~~~

## ğŸ’ª Page Replacement ê´€ë ¨ ì‹¬ì¸µ ë¬¸ì œ

### 1. Assume that there are five frames, and all frames are initially empty. For each of the following page replacement algorithms, how many page faults would occur? Consider the following page reference string: (P 22-23 Second)
~~~
1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,6
~~~

#### 1.1. LRU replacement algorithm
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         |           | 1,2,3,4,5   | X                   |
| 8     | 6         | 3         | 1,2,6,4,5   | O                   |
| 9     | 2         |           | 1,2,6,4,5   | X                   |
| 10    | 1         |           | 1,2,6,4,5   | X                   |
| 11    | 2         |           | 1,2,6,4,5   | X                   |
| 12    | 3         | 4         | 1,2,6,3,5   | O                   |
| 13    | 7         | 5         | 1,2,6,3,7   | O                   |
| 14    | 6         |           | 1,2,6,3,7   | X                   |
| 15    | 3         |           | 1,2,6,3,7   | X                   |
| 16    | 6         |           | 1,2,6,3,7   | X                   |

ğŸ¯ Page Fault `7ë²ˆ` ë°œìƒ  

#### 1.2. Optimal replacement algorithm

| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         |           | 1,2,3,4,5   | X                   |
| 8     | 6         | 4         | 1,2,3,6,5   | O                   |
| 9     | 2         |           | 1,2,3,6,5   | X                   |
| 10    | 1         |           | 1,2,3,6,5   | X                   |
| 11    | 2         |           | 1,2,3,6,5   | X                   |
| 12    | 3         |           | 1,2,3,6,5   | X                   |
| 13    | 7         | 1         | 7,2,3,6,5   | O                   |
| 14    | 6         |           | 7,2,3,6,5   | X                   |
| 15    | 3         |           | 7,2,3,6,5   | X                   |
| 16    | 6         |           | 7,2,3,6,5   | X                   |

ğŸ¯ Page Fault `6ë²ˆ` ë°œìƒ  

-----

### 2. How many page faults would occur for the following replacement algorithms, assuming one, four, or seven frames? Remember all frames are initially empty, so your first unique pages will all cost one fault each. Consider the following page reference string: (P 22-23 First)
~~~
1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2
~~~

#### 2.1. LRU replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 3         | 1,2,5,4     | O                   |
| 8     | 6         | 4         | 1,2,5,6     | O                   |
| 9     | 2         |           | 1,2,5,6     | X                   |
| 10    | 1         |           | 1,2,5,6     | X                   |
| 11    | 2         |           | 1,2,5,6     | X                   |
| 12    | 3         | 5         | 1,2,3,6     | O                   |
| 13    | 7         | 6         | 1,2,3,7     | O                   |
| 14    | 6         | 1         | 6,2,3,7     | O                   |
| 15    | 3         |           | 6,2,3,7     | X                   |
| 16    | 2         |           | 6,2,3,7     | X                   |

ğŸ¯ Page Fault `9ë²ˆ` ë°œìƒ  

#### 2.2. FIFO replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 1         | 5,2,3,4     | O                   |
| 8     | 6         | 2         | 5,6,3,4     | O                   |
| 9     | 2         | 3         | 5,6,2,4     | O                   |
| 10    | 1         | 4         | 5,6,2,1     | O                   |
| 11    | 2         |           | 5,6,2,1     | X                   |
| 12    | 3         | 5         | 3,6,2,1     | X                   |
| 13    | 7         | 6         | 3,7,2,1     | O                   |
| 14    | 6         | 2         | 3,7,6,1     | O                   |
| 15    | 3         |           | 3,7,6,1     | X                   |
| 16    | 2         | 1         | 3,7,6,2     | O                   |

ğŸ¯ Page Fault `11ë²ˆ` ë°œìƒ  

#### 2.3. Optimal replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 4         | 1,2,3,5     | O                   |
| 8     | 6         | 5         | 1,2,3,6     | O                   |
| 9     | 2         |           | 1,2,3,6     | X                   |
| 10    | 1         |           | 1,2,3,6     | X                   |
| 11    | 2         |           | 1,2,3,6     | X                   |
| 12    | 3         |           | 1,2,3,6     | X                   |
| 13    | 7         | 1         | 7,2,3,6     | O                   |
| 14    | 6         |           | 7,2,3,6     | X                   |
| 15    | 3         |           | 7,2,3,6     | X                   |
| 16    | 2         |           | 7,2,3,6     | X                   |

ğŸ¯ Page Fault `7ë²ˆ` ë°œìƒ  
