-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Apr 12 16:02:53 2022
-- Host        : F211-70 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pipe_red_sim_netlist.vhdl
-- Design      : pipe_red
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"013FFE01FE03F01FE00003000FE7FFFF0001FFF0000007FF80017FFFFFFFFFFF",
      INIT_02 => X"03E03F803FFFFFF1BFFC01FC1FC1FC07FFF87FF813FF007E03E03F81FFFF83FF",
      INIT_03 => X"F03FEBFFFFFF00FE03E03E03FF03FEBFFFFFE01FC1FC0FC03FF87FEBFFFE00FE",
      INIT_04 => X"F00FE03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E07E03F",
      INIT_05 => X"03FF03FEBFFFFFF007E03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFF",
      INIT_06 => X"FFFF003E03E07E03FF03FEBFFFFFF003E03E07E03FF03FEBFFFFFF003E03E07E",
      INIT_07 => X"07E03FF03FEBFFFFFF003E03E07E03FF03FEBFFFFFF003E03E07E03FF03FEBFF",
      INIT_08 => X"BFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E",
      INIT_09 => X"03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E07E03FF03FE",
      INIT_0A => X"0FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE",
      INIT_0B => X"0FE03E07E03FF03FEBFFFFFF00FE03E07E03FC01FEBFFFFFF00FE03E07E03FC0",
      INIT_0C => X"FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF00FE03E07E03FF03FEBFFFFFF0",
      INIT_0D => X"FF003E03E07E03FF03FEBFFFFFF003E03E07E03FF03FEBFFFFFF00FE03E07E03",
      INIT_0E => X"00FFFFFFEFFFFFFFC03FC1FC07F803FF013FFFFFF007E03E03F03FF87FEBFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFE001FFE0",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"E00FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0F17FEFFFFFE01F83F803C03F83F7FEFFFFFFFFC00007FFC00007FFEFFFFFFFF",
      INIT_14 => X"C1E1E1E1FC3F07870FFEFFFFFC1E1E3E1FC3F07870FFEFFFFFC1E1E1F87FFC0F",
      INIT_15 => X"F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFF",
      INIT_16 => X"FFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3",
      INIT_17 => X"FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F07870FFEFF",
      INIT_18 => X"EFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1",
      INIT_19 => X"1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FF",
      INIT_1A => X"0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E",
      INIT_1B => X"E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F",
      INIT_1C => X"78F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1",
      INIT_1D => X"FC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F0",
      INIT_1E => X"7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFF",
      INIT_1F => X"FFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1C1FC",
      INIT_20 => X"1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEF",
      INIT_21 => X"FEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E",
      INIT_22 => X"E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0F",
      INIT_23 => X"F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1",
      INIT_24 => X"1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078",
      INIT_25 => X"078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC",
      INIT_26 => X"FFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F",
      INIT_27 => X"C3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFF",
      INIT_28 => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_29 => X"E1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFE",
      INIT_2A => X"FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1",
      INIT_2B => X"1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870",
      INIT_2C => X"870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E",
      INIT_2D => X"C1E1E1C1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07",
      INIT_2E => X"F07870FFEFFFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1C1FC7F07870FFEFFFFF",
      INIT_2F => X"FFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1C1FC7",
      INIT_30 => X"FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFF",
      INIT_31 => X"EFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1",
      INIT_32 => X"1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FF",
      INIT_33 => X"0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E",
      INIT_34 => X"E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F",
      INIT_35 => X"78F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1",
      INIT_36 => X"FC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F0",
      INIT_37 => X"3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFF",
      INIT_38 => X"FFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC",
      INIT_39 => X"1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEF",
      INIT_3A => X"FEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E",
      INIT_3B => X"E1C1FC7F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870F",
      INIT_3C => X"F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1",
      INIT_3D => X"1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078",
      INIT_3E => X"078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC",
      INIT_3F => X"FFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F",
      INIT_40 => X"C3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFF",
      INIT_41 => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_42 => X"E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFE",
      INIT_43 => X"FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1",
      INIT_44 => X"1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870",
      INIT_45 => X"8F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E",
      INIT_46 => X"C1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F07",
      INIT_47 => X"F07870FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFF",
      INIT_48 => X"FFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7",
      INIT_49 => X"FC7F078F0FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFF",
      INIT_4A => X"EFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1",
      INIT_4B => X"1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FF",
      INIT_4C => X"0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E",
      INIT_4D => X"E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F",
      INIT_4E => X"7870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1",
      INIT_4F => X"FC1E1E1E1FC7F07870FFEFFFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1E1FC7F0",
      INIT_50 => X"3F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFF",
      INIT_51 => X"FFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC",
      INIT_52 => X"1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEF",
      INIT_53 => X"FEFFFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E",
      INIT_54 => X"E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0F",
      INIT_55 => X"F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1",
      INIT_56 => X"1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078",
      INIT_57 => X"078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC",
      INIT_58 => X"FFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F",
      INIT_59 => X"C3F078F0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFF",
      INIT_5A => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_5B => X"E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFE",
      INIT_5C => X"FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1",
      INIT_5D => X"1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870",
      INIT_5E => X"8F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E",
      INIT_5F => X"C1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F07",
      INIT_60 => X"F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFF",
      INIT_61 => X"FFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3",
      INIT_62 => X"FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFF",
      INIT_63 => X"EFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1",
      INIT_64 => X"1E1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FF",
      INIT_65 => X"0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E",
      INIT_66 => X"E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F0787",
      INIT_67 => X"7870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1",
      INIT_68 => X"FC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F0",
      INIT_69 => X"3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFF",
      INIT_6A => X"FFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC",
      INIT_6B => X"1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEF",
      INIT_6C => X"FEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C",
      INIT_6D => X"E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870F",
      INIT_6E => X"F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1",
      INIT_6F => X"1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078",
      INIT_70 => X"078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC",
      INIT_71 => X"FFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3F",
      INIT_72 => X"C7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFF",
      INIT_73 => X"FFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1F",
      INIT_74 => X"E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFE",
      INIT_75 => X"FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1",
      INIT_76 => X"1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0",
      INIT_77 => X"8F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E",
      INIT_78 => X"C1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F07",
      INIT_79 => X"F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFF",
      INIT_7A => X"FFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3",
      INIT_7B => X"FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFF",
      INIT_7C => X"EFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1",
      INIT_7D => X"1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FF",
      INIT_7E => X"0FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E",
      INIT_7F => X"E1E1C1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F0787",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1",
      INIT_01 => X"FC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F0",
      INIT_02 => X"7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFF",
      INIT_03 => X"FFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC",
      INIT_04 => X"1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1C1FC7F07870FFEF",
      INIT_05 => X"FEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E",
      INIT_06 => X"E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0F",
      INIT_07 => X"F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1",
      INIT_08 => X"1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078",
      INIT_09 => X"078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC",
      INIT_0A => X"FFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F",
      INIT_0B => X"C3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFF",
      INIT_0C => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_0D => X"E1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFE",
      INIT_0E => X"FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1",
      INIT_0F => X"1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870",
      INIT_10 => X"870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E",
      INIT_11 => X"C1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07",
      INIT_12 => X"F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFF",
      INIT_13 => X"FFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7",
      INIT_14 => X"FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFF",
      INIT_15 => X"EFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1",
      INIT_16 => X"1E1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FF",
      INIT_17 => X"0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E",
      INIT_18 => X"E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F",
      INIT_19 => X"78F0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1",
      INIT_1A => X"FC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F0",
      INIT_1B => X"3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFF",
      INIT_1C => X"FFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC",
      INIT_1D => X"1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEF",
      INIT_1E => X"FEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1E",
      INIT_1F => X"E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0F",
      INIT_20 => X"F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1",
      INIT_21 => X"1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078",
      INIT_22 => X"07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC",
      INIT_23 => X"FFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F",
      INIT_24 => X"C3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFF",
      INIT_25 => X"FFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1F",
      INIT_26 => X"E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFE",
      INIT_27 => X"FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1",
      INIT_28 => X"1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870",
      INIT_29 => X"8F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E",
      INIT_2A => X"C1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F07",
      INIT_2B => X"F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFF",
      INIT_2C => X"FFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3",
      INIT_2D => X"FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFF",
      INIT_2E => X"EFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1",
      INIT_2F => X"1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FF",
      INIT_30 => X"0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E",
      INIT_31 => X"E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F",
      INIT_32 => X"7870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1",
      INIT_33 => X"FC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F0",
      INIT_34 => X"3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFF",
      INIT_35 => X"FFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC",
      INIT_36 => X"1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEF",
      INIT_37 => X"FEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E",
      INIT_38 => X"E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0F",
      INIT_39 => X"F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1",
      INIT_3A => X"1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078",
      INIT_3B => X"078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC",
      INIT_3C => X"FFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F",
      INIT_3D => X"C3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFF",
      INIT_3E => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_3F => X"E1FC3F078F0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFE",
      INIT_40 => X"FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1",
      INIT_41 => X"1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC3F078F0",
      INIT_42 => X"8F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E",
      INIT_43 => X"C1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F07",
      INIT_44 => X"F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFF",
      INIT_45 => X"FFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7",
      INIT_46 => X"FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFF",
      INIT_47 => X"EFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1",
      INIT_48 => X"1E1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FF",
      INIT_49 => X"0FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E",
      INIT_4A => X"E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1C1FC7F0787",
      INIT_4B => X"7870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1",
      INIT_4C => X"FC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F0",
      INIT_4D => X"7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFF",
      INIT_4E => X"FFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1C1FC7F07870FFEFFFFFC1E1E1E1FC",
      INIT_4F => X"1FC3F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEF",
      INIT_50 => X"FEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E",
      INIT_51 => X"E1C1FC7F078F0FFEFFFFFC1E1E1C1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0F",
      INIT_52 => X"70FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1",
      INIT_53 => X"1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078",
      INIT_54 => X"078F0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC",
      INIT_55 => X"FFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F",
      INIT_56 => X"C3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFF",
      INIT_57 => X"FFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1F",
      INIT_58 => X"C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFE",
      INIT_59 => X"FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1",
      INIT_5A => X"1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0",
      INIT_5B => X"8F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E",
      INIT_5C => X"C1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07",
      INIT_5D => X"F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFF",
      INIT_5E => X"FFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3",
      INIT_5F => X"FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFF",
      INIT_60 => X"EFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1",
      INIT_61 => X"1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FF",
      INIT_62 => X"0FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E",
      INIT_63 => X"E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F0787",
      INIT_64 => X"78F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1",
      INIT_65 => X"FC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F0",
      INIT_66 => X"3F07870FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFF",
      INIT_67 => X"FFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1C1FC",
      INIT_68 => X"1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F07870FFEF",
      INIT_69 => X"FEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0FFEFFFFFC1E1E1C",
      INIT_6A => X"E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1FC3F078F0F",
      INIT_6B => X"F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1",
      INIT_6C => X"1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F078F0FFEFFFFFC1E1E1E1FC7F078",
      INIT_6D => X"07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC1E1E1E1FC7F07870FFEFFFFFC",
      INIT_6E => X"FFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFFFFC1E1E1E1FC7F",
      INIT_6F => X"C3F07870FFEFFFFFC1E1E1C1FC3F07870FFEFFFFFC1E1E1E1FC3F07870FFEFFF",
      INIT_70 => X"FFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1C1F",
      INIT_71 => X"E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFEFFFFFC1E1E1E1FC3F078F0FFE",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000EFFFFFC1E1E1",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"014001FFFE000FFFE00000000FF00000FFFFFFF0000000000001800000000000",
      INIT_02 => X"001FFF80000000014003FFFC003FFC00000780001400FFFE001FFF8000007C00",
      INIT_03 => X"0FC004000000FFFE001FFE0000FC004000001FFFC003FFC0000780040001FFFE",
      INIT_04 => X"0FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE000",
      INIT_05 => X"0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE0000FC00400000",
      INIT_06 => X"0000FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE",
      INIT_07 => X"FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE0000FC00400",
      INIT_08 => X"4000000FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001",
      INIT_09 => X"001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE0000FC00",
      INIT_0A => X"F004000000FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE",
      INIT_0B => X"FFE001FFE0000FC004000000FFFE001FFE0003FE004000000FFFE001FFE0003F",
      INIT_0C => X"00FC004000000FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000F",
      INIT_0D => X"00FFFE001FFE0000FC004000000FFFE001FFE0000FC004000000FFFE001FFE00",
      INIT_0E => X"00000000080000003FFFC003FFF80000014000000FFFE001FFF0000780040000",
      INIT_0F => X"0000000000000000000000000000000000000003FFFFFFFF000000001FFFFFE0",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"1810000000000000000000000080000000000000000000000000000000000000",
      INIT_12 => X"000000000000001FF80000000000000000000001F08000000000000000000000",
      INIT_13 => X"F019FE800001FFF8007FFFFC003F9FE800000003FFFFFFFFFFFF81FE80000000",
      INIT_14 => X"3FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FF800000F",
      INIT_15 => X"007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE80000",
      INIT_16 => X"0003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C",
      INIT_17 => X"03C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F809FE80",
      INIT_18 => X"E800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE0",
      INIT_19 => X"FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009F",
      INIT_1A => X"09FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01",
      INIT_1B => X"E01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE003C007F0",
      INIT_1C => X"7F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003F",
      INIT_1D => X"03FE01FE0038007F009FE800003FE01FE003C007F009FE800003FE01FE003C00",
      INIT_1E => X"8007F009FE800003FE01FC0038007F009FE800003FE01FE0038007F009FE8000",
      INIT_1F => X"00003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FC003",
      INIT_20 => X"0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE8",
      INIT_21 => X"FE800003FE01FC0038007F009FE800003FE01FE0038007F009FE800003FE01FE",
      INIT_22 => X"1FE0038007F009FE800003FE01FE0038007F009FE800003FE01FC0038007F009",
      INIT_23 => X"009FE800003FE01FE003C007F009FE800003FE01FE0038007F009FE800003FE0",
      INIT_24 => X"FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F",
      INIT_25 => X"07F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003",
      INIT_26 => X"003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C0",
      INIT_27 => X"3C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800",
      INIT_28 => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_29 => X"E0038007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F009FE",
      INIT_2A => X"9FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003FE01F",
      INIT_2B => X"01FE0038007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F80",
      INIT_2C => X"F809FE800003FE01FE003C007F809FE800003FE01FE0038007F809FE800003FE",
      INIT_2D => X"3FE01FC0038007F809FE800003FE01FE0038007F809FE800003FE01FE0038007",
      INIT_2E => X"007F809FE800003FE01FC0038007F809FE800003FE01FC0038007F809FE80000",
      INIT_2F => X"0003FE01FC003C007F809FE800003FE01FC0038007F809FE800003FE01FC0038",
      INIT_30 => X"03C007F809FE800003FE01FC003C007F809FE800003FE01FC003C007F809FE80",
      INIT_31 => X"E800003FE01FE003C007F009FE800003FE01FC003C007F009FE800003FE01FC0",
      INIT_32 => X"FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009F",
      INIT_33 => X"09FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01",
      INIT_34 => X"E01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F0",
      INIT_35 => X"7F009FE800003FE01FC003C007F809FE800003FE01FE003C007F009FE800003F",
      INIT_36 => X"03FE01FC003C007F009FE800003FE01FC003C007F009FE800003FE01FC003C00",
      INIT_37 => X"C007F009FE800003FE01FC003C007F009FE800003FE01FC003C007F009FE8000",
      INIT_38 => X"00003FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE003",
      INIT_39 => X"003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE8",
      INIT_3A => X"FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE",
      INIT_3B => X"1FC0038007F009FE800003FE01FC003C007F809FE800003FE01FE003C007F809",
      INIT_3C => X"009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE0",
      INIT_3D => X"FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F",
      INIT_3E => X"07F009FE800003FE01FC003C007F009FE800003FE01FE0038007F009FE800003",
      INIT_3F => X"003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC003C0",
      INIT_40 => X"3C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800",
      INIT_41 => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_42 => X"E003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE",
      INIT_43 => X"9FE800003FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01F",
      INIT_44 => X"01FC003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F80",
      INIT_45 => X"F009FE800003FE01FE003C007F009FE800003FE01FC003C007F009FE800003FE",
      INIT_46 => X"3FE01FE0038007F009FE800003FE01FE003C007F009FE800003FE01FE003C007",
      INIT_47 => X"007F809FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE80000",
      INIT_48 => X"0003FE01FE0038007F809FE800003FE01FE0038007F809FE800003FE01FE0038",
      INIT_49 => X"038007F009FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE80",
      INIT_4A => X"E800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0",
      INIT_4B => X"FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009F",
      INIT_4C => X"09FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01",
      INIT_4D => X"E01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE003C007F0",
      INIT_4E => X"7F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003F",
      INIT_4F => X"03FE01FE0038007F809FE800003FE01FC0038007F809FE800003FE01FE003800",
      INIT_50 => X"C007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE8000",
      INIT_51 => X"00003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003",
      INIT_52 => X"0038007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE8",
      INIT_53 => X"FE800003FE01FC0038007F809FE800003FE01FE0038007F809FE800003FE01FE",
      INIT_54 => X"1FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009",
      INIT_55 => X"009FE800003FE01FE003C007F009FE800003FE01FE0038007F009FE800003FE0",
      INIT_56 => X"FE01FC0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F",
      INIT_57 => X"07F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003",
      INIT_58 => X"003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE00380",
      INIT_59 => X"3C007F009FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800",
      INIT_5A => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_5B => X"E003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE",
      INIT_5C => X"9FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01F",
      INIT_5D => X"01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F80",
      INIT_5E => X"F009FE800003FE01FE003C007F009FE800003FE01FC003C007F809FE800003FE",
      INIT_5F => X"3FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007",
      INIT_60 => X"007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE80000",
      INIT_61 => X"0003FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE003C",
      INIT_62 => X"03C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE80",
      INIT_63 => X"E800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE0",
      INIT_64 => X"FE003C007F809FE800003FE01FC003C007F809FE800003FE01FE003C007F809F",
      INIT_65 => X"09FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01",
      INIT_66 => X"E01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F8",
      INIT_67 => X"7F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003F",
      INIT_68 => X"03FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C00",
      INIT_69 => X"C007F009FE800003FE01FE003C007F009FE800003FE01FC003C007F009FE8000",
      INIT_6A => X"00003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003",
      INIT_6B => X"003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE8",
      INIT_6C => X"FE800003FE01FC003C007F809FE800003FE01FC003C007F809FE800003FE01FC",
      INIT_6D => X"1FC003C007F009FE800003FE01FC003C007F809FE800003FE01FC003C007F809",
      INIT_6E => X"009FE800003FE01FC003C007F009FE800003FE01FC003C007F009FE800003FE0",
      INIT_6F => X"FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC003C007F",
      INIT_70 => X"07F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003",
      INIT_71 => X"003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE003C0",
      INIT_72 => X"38007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800",
      INIT_73 => X"800003FE01FE003C007F809FE800003FE01FE0038007F809FE800003FE01FE00",
      INIT_74 => X"E003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE",
      INIT_75 => X"9FE800003FE01FE003C007F009FE800003FE01FC003C007F009FE800003FE01F",
      INIT_76 => X"01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F00",
      INIT_77 => X"F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE",
      INIT_78 => X"3FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007",
      INIT_79 => X"007F009FE800003FE01FE003C007F009FE800003FE01FE0038007F009FE80000",
      INIT_7A => X"0003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE003C",
      INIT_7B => X"038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE80",
      INIT_7C => X"E800003FE01FE003C007F009FE800003FE01FE0038007F009FE800003FE01FE0",
      INIT_7D => X"FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009F",
      INIT_7E => X"09FE800003FE01FE0038007F809FE800003FE01FE003C007F809FE800003FE01",
      INIT_7F => X"E01FC0038007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003F",
      INIT_01 => X"03FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C00",
      INIT_02 => X"8007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE8000",
      INIT_03 => X"00003FE01FE0038007F809FE800003FE01FE0038007F809FE800003FE01FE003",
      INIT_04 => X"0038007F009FE800003FE01FC0038007F009FE800003FE01FC0038007F809FE8",
      INIT_05 => X"FE800003FE01FE003C007F009FE800003FE01FE0038007F009FE800003FE01FE",
      INIT_06 => X"1FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009",
      INIT_07 => X"009FE800003FE01FC0038007F009FE800003FE01FE0038007F009FE800003FE0",
      INIT_08 => X"FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE0038007F",
      INIT_09 => X"07F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003",
      INIT_0A => X"003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE00380",
      INIT_0B => X"3C007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800",
      INIT_0C => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_0D => X"E0038007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F009FE",
      INIT_0E => X"9FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003FE01F",
      INIT_0F => X"01FE0038007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F80",
      INIT_10 => X"F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE",
      INIT_11 => X"3FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007",
      INIT_12 => X"007F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE80000",
      INIT_13 => X"0003FE01FC0038007F009FE800003FE01FE0038007F809FE800003FE01FE0038",
      INIT_14 => X"03C007F009FE800003FE01FE003C007F009FE800003FE01FE0038007F009FE80",
      INIT_15 => X"E800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0",
      INIT_16 => X"FE0038007F009FE800003FE01FC0038007F009FE800003FE01FE0038007F009F",
      INIT_17 => X"09FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01",
      INIT_18 => X"E01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F0",
      INIT_19 => X"7F009FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003F",
      INIT_1A => X"03FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C00",
      INIT_1B => X"C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE8000",
      INIT_1C => X"00003FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE003",
      INIT_1D => X"003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE8",
      INIT_1E => X"FE800003FE01FE003C007F009FE800003FE01FC003C007F009FE800003FE01FE",
      INIT_1F => X"1FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009",
      INIT_20 => X"009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE0",
      INIT_21 => X"FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F",
      INIT_22 => X"07F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003",
      INIT_23 => X"003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C0",
      INIT_24 => X"3C007F809FE800003FE01FE003C007F809FE800003FE01FC003C007F809FE800",
      INIT_25 => X"800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE00",
      INIT_26 => X"E003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE",
      INIT_27 => X"9FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01F",
      INIT_28 => X"01FC003C007F009FE800003FE01FC003C007F809FE800003FE01FE003C007F80",
      INIT_29 => X"F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE",
      INIT_2A => X"3FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007",
      INIT_2B => X"007F809FE800003FE01FC003C007F809FE800003FE01FE003C007F009FE80000",
      INIT_2C => X"0003FE01FC003C007F809FE800003FE01FC003C007F809FE800003FE01FC003C",
      INIT_2D => X"03C007F009FE800003FE01FC003C007F009FE800003FE01FC003C007F809FE80",
      INIT_2E => X"E800003FE01FC003C007F009FE800003FE01FC003C007F009FE800003FE01FC0",
      INIT_2F => X"FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC003C007F009F",
      INIT_30 => X"09FE800003FE01FE0038007F009FE800003FE01FE003C007F009FE800003FE01",
      INIT_31 => X"E01FE0038007F809FE800003FE01FE0038007F009FE800003FE01FE0038007F0",
      INIT_32 => X"7F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003F",
      INIT_33 => X"03FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C00",
      INIT_34 => X"C007F009FE800003FE01FC003C007F809FE800003FE01FE003C007F809FE8000",
      INIT_35 => X"00003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC003",
      INIT_36 => X"003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE8",
      INIT_37 => X"FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE",
      INIT_38 => X"1FC0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009",
      INIT_39 => X"009FE800003FE01FE0038007F009FE800003FE01FC0038007F009FE800003FE0",
      INIT_3A => X"FE01FE003C007F809FE800003FE01FE0038007F009FE800003FE01FE0038007F",
      INIT_3B => X"07F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003",
      INIT_3C => X"003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE00380",
      INIT_3D => X"3C007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800",
      INIT_3E => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_3F => X"E003C007F009FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE",
      INIT_40 => X"9FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01F",
      INIT_41 => X"01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE003C007F00",
      INIT_42 => X"F009FE800003FE01FC0038007F009FE800003FE01FC0038007F009FE800003FE",
      INIT_43 => X"3FE01FE003C007F809FE800003FE01FE0038007F009FE800003FE01FE0038007",
      INIT_44 => X"007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE80000",
      INIT_45 => X"0003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE0038",
      INIT_46 => X"03C007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE80",
      INIT_47 => X"E800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE0",
      INIT_48 => X"FE0038007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F009F",
      INIT_49 => X"09FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003FE01",
      INIT_4A => X"E01FE0038007F809FE800003FE01FE0038007F809FE800003FE01FC0038007F8",
      INIT_4B => X"7F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003F",
      INIT_4C => X"03FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C00",
      INIT_4D => X"8007F809FE800003FE01FE0038007F809FE800003FE01FE003C007F809FE8000",
      INIT_4E => X"00003FE01FC0038007F809FE800003FE01FC0038007F809FE800003FE01FE003",
      INIT_4F => X"003C007F009FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE8",
      INIT_50 => X"FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE01FE",
      INIT_51 => X"1FC0038007F009FE800003FE01FC0038007F009FE800003FE01FE0038007F009",
      INIT_52 => X"809FE800003FE01FE0038007F009FE800003FE01FE0038007F009FE800003FE0",
      INIT_53 => X"FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F",
      INIT_54 => X"07F009FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003",
      INIT_55 => X"003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C0",
      INIT_56 => X"3C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800",
      INIT_57 => X"800003FE01FE003C007F809FE800003FE01FE003C007F009FE800003FE01FE00",
      INIT_58 => X"C003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE",
      INIT_59 => X"9FE800003FE01FE003C007F009FE800003FE01FC003C007F009FE800003FE01F",
      INIT_5A => X"01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F00",
      INIT_5B => X"F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE",
      INIT_5C => X"3FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007",
      INIT_5D => X"007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE80000",
      INIT_5E => X"0003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C",
      INIT_5F => X"03C007F809FE800003FE01FC003C007F809FE800003FE01FC003C007F809FE80",
      INIT_60 => X"E800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE0",
      INIT_61 => X"FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE003C007F809F",
      INIT_62 => X"09FE800003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01",
      INIT_63 => X"E01FC003C007F809FE800003FE01FC003C007F809FE800003FE01FE003C007F8",
      INIT_64 => X"7F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003F",
      INIT_65 => X"03FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C00",
      INIT_66 => X"C007F809FE800003FE01FC003C007F009FE800003FE01FE003C007F009FE8000",
      INIT_67 => X"00003FE01FC003C007F809FE800003FE01FC003C007F809FE800003FE01FC003",
      INIT_68 => X"003C007F009FE800003FE01FC003C007F009FE800003FE01FC003C007F809FE8",
      INIT_69 => X"FE800003FE01FC003C007F009FE800003FE01FC003C007F009FE800003FE01FC",
      INIT_6A => X"1FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC003C007F009",
      INIT_6B => X"009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE0",
      INIT_6C => X"FE01FE0038007F809FE800003FE01FE0038007F009FE800003FE01FE0038007F",
      INIT_6D => X"07F809FE800003FE01FE0038007F809FE800003FE01FE0038007F809FE800003",
      INIT_6E => X"003FE01FE003C007F809FE800003FE01FE003C007F809FE800003FE01FE00380",
      INIT_6F => X"3C007F809FE800003FE01FC003C007F809FE800003FE01FE003C007F809FE800",
      INIT_70 => X"800003FE01FE003C007F009FE800003FE01FE003C007F009FE800003FE01FC00",
      INIT_71 => X"E003C007F009FE800003FE01FE003C007F009FE800003FE01FE003C007F009FE",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000E800003FE01F",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FE7FFFFFFE0000001FFFFFFFF007FFFFFFFFFFF0000000000001FFFFFFFFFFFF",
      INIT_02 => X"0000007FFFFFFFFE7FFFFFFC000003FFFFFFFFFFE7FFFFFE0000007FFFFFFFFF",
      INIT_03 => X"FFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFC000003FFFFFFFF7FFFFFFFE",
      INIT_04 => X"FFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFF",
      INIT_05 => X"FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFF",
      INIT_06 => X"FFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001",
      INIT_07 => X"001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FF",
      INIT_08 => X"7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000",
      INIT_09 => X"000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF",
      INIT_0A => X"FFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE",
      INIT_0B => X"FFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFF",
      INIT_0C => X"FFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFF",
      INIT_0D => X"FFFFFE000001FFFFFFFF7FFFFFFFFFE000001FFFFFFFF7FFFFFFFFFE000001FF",
      INIT_0E => X"000000000FFFFFFFFFFFC0000007FFFFFE7FFFFFFFFFE000000FFFFFFFF7FFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"F71FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"001F7FFFFFFFFFF800000000003FF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INIT_14 => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00007FFFFF0",
      INIT_15 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_16 => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_17 => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_18 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_19 => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_1A => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_1B => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_1C => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_1D => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_1E => X"FFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_1F => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFF",
      INIT_20 => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_21 => X"7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_22 => X"001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F",
      INIT_23 => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_24 => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_25 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_26 => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_27 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_28 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_29 => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_2A => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_2B => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_2C => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE",
      INIT_2D => X"FFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_2E => X"FF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFF",
      INIT_2F => X"FFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFF",
      INIT_30 => X"FFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFF",
      INIT_31 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003F",
      INIT_32 => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_33 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_34 => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_35 => X"8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_36 => X"FFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF",
      INIT_37 => X"FFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFF",
      INIT_38 => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_39 => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_3A => X"7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_3B => X"003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_3C => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_3D => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_3E => X"F8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_3F => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFF",
      INIT_40 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_41 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_42 => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_43 => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_44 => X"0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_45 => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE",
      INIT_46 => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_47 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_48 => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_49 => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_4A => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_4B => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_4C => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_4D => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_4E => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_4F => X"FFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_50 => X"FFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_51 => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_52 => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_53 => X"7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_54 => X"001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_55 => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_56 => X"FE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_57 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_58 => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_59 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_5A => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_5B => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_5C => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_5D => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_5E => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE",
      INIT_5F => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_60 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_61 => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_62 => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_63 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_64 => X"01FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_65 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_66 => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_67 => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_68 => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_69 => X"FFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFF",
      INIT_6A => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_6B => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_6C => X"7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003",
      INIT_6D => X"003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F",
      INIT_6E => X"00F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0",
      INIT_6F => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF80",
      INIT_70 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_71 => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_72 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_73 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_74 => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_75 => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE000",
      INIT_76 => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_77 => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE",
      INIT_78 => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_79 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_7A => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_7B => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_7C => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_7D => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_7E => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_7F => X"E0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_01 => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_02 => X"FFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_03 => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_04 => X"FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FF",
      INIT_05 => X"7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_06 => X"001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_07 => X"00F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_08 => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_09 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_0A => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_0B => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_0C => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_0D => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_0E => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_0F => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_10 => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE",
      INIT_11 => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_12 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_13 => X"FFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_14 => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_15 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_16 => X"01FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_17 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_18 => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_19 => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_1A => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_1B => X"FFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_1C => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_1D => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_1E => X"7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001",
      INIT_1F => X"001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_20 => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_21 => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_22 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_23 => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_24 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFF",
      INIT_25 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_26 => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_27 => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_28 => X"0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_29 => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE",
      INIT_2A => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_2B => X"FF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_2C => X"FFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFF",
      INIT_2D => X"FFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFF",
      INIT_2E => X"FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003F",
      INIT_2F => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7",
      INIT_30 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_31 => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_32 => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_33 => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_34 => X"FFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_35 => X"FFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFF",
      INIT_36 => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_37 => X"7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_38 => X"003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_39 => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0",
      INIT_3A => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_3B => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_3C => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_3D => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_3E => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_3F => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_40 => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE000",
      INIT_41 => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_42 => X"000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE",
      INIT_43 => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_44 => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_45 => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_46 => X"FFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFF",
      INIT_47 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_48 => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_49 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_4A => X"E0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF800",
      INIT_4B => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_4C => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_4D => X"FFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_4E => X"FFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFF",
      INIT_4F => X"FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FF",
      INIT_50 => X"7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001",
      INIT_51 => X"003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F",
      INIT_52 => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_53 => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_54 => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_55 => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_56 => X"FFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_57 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FF",
      INIT_58 => X"3FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_59 => X"F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE000",
      INIT_5A => X"0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000",
      INIT_5B => X"000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE",
      INIT_5C => X"FFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8",
      INIT_5D => X"FF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFF",
      INIT_5E => X"FFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFF",
      INIT_5F => X"FFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFF",
      INIT_60 => X"FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001F",
      INIT_61 => X"01FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7",
      INIT_62 => X"0F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE00",
      INIT_63 => X"E0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF800",
      INIT_64 => X"8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFF",
      INIT_65 => X"FFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF",
      INIT_66 => X"FFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFF",
      INIT_67 => X"FFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFF",
      INIT_68 => X"FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FF",
      INIT_69 => X"7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0003",
      INIT_6A => X"001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FFFFFF8000F",
      INIT_6B => X"00F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0",
      INIT_6C => X"FE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF80",
      INIT_6D => X"F8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFF",
      INIT_6E => X"FFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFF",
      INIT_6F => X"FFFF8000F7FFFFFFFFE0003FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFF",
      INIT_70 => X"FFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0003FF",
      INIT_71 => X"1FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7FFFFFFFFE0001FFFFFF8000F7F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFE000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FF80000001FFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFE000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF800000001",
      INIT_04 => X"00001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFF",
      INIT_05 => X"FFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF800000",
      INIT_06 => X"00000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFF",
      INIT_07 => X"FFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF800",
      INIT_08 => X"80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFF",
      INIT_09 => X"FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF",
      INIT_0A => X"FFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001",
      INIT_0B => X"001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFF",
      INIT_0C => X"FFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000",
      INIT_0D => X"000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFF",
      INIT_0E => X"FFFFFFFFF000000000003FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000",
      INIT_0F => X"000000000000000000000000000000000000000000000000000000000000001F",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0FE0000000000000000000000070000000000000000000000000000000000000",
      INIT_12 => X"000000000000000FF00000000000000000000000FF0000000000000000000000",
      INIT_13 => X"FFE0FF0000000007FFFFFFFFFFC00FF00000000000000000000000FF00000000",
      INIT_14 => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_15 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_16 => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_17 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_18 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_19 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_1A => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_1B => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_1C => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_1D => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_1E => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_1F => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_20 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_21 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_22 => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_23 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_24 => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_25 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_26 => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_27 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_28 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_29 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_2A => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_2B => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_2C => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_2D => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_2E => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_2F => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_30 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_31 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_32 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_33 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_34 => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_35 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_36 => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_37 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_38 => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_39 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_3A => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_3B => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_3C => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_3D => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_3E => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_3F => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_40 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_41 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_42 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_43 => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_44 => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_45 => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_46 => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_47 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_48 => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_49 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_4A => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_4B => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_4C => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_4D => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_4E => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_4F => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_50 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_51 => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_52 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_53 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_54 => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_55 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_56 => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_57 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_58 => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_59 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_5A => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_5B => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_5C => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_5D => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_5E => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_5F => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_60 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_61 => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_62 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_63 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_64 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_65 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_66 => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_67 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_68 => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_69 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_6A => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_6B => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_6C => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_6D => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_6E => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_6F => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_70 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_71 => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_72 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_73 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_74 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_75 => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_76 => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_77 => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_78 => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_79 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_7A => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_7B => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_7C => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_7D => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_7E => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_7F => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_01 => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_02 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_03 => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_04 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_05 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_06 => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_07 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_08 => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_09 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_0A => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_0B => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_0C => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_0D => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_0E => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_0F => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_10 => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_11 => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_12 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_13 => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_14 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_15 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_16 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_17 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_18 => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_19 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_1A => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_1B => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_1C => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_1D => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_1E => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_1F => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_20 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_21 => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_22 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_23 => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_24 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_25 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_26 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_27 => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_28 => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_29 => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_2A => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_2B => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_2C => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_2D => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_2E => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_2F => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_30 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_31 => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_32 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_33 => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_34 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_35 => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_36 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_37 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_38 => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_39 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_3A => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_3B => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_3C => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_3D => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_3E => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_3F => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_40 => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_41 => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_42 => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_43 => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_44 => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_45 => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_46 => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_47 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_48 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_49 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_4A => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_4B => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_4C => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_4D => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_4E => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_4F => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_50 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_51 => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_52 => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_53 => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_54 => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_55 => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_56 => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_57 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_58 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_59 => X"0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFF",
      INIT_5A => X"FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF",
      INIT_5B => X"FFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001",
      INIT_5C => X"001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFF",
      INIT_5D => X"FFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000",
      INIT_5E => X"000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFF",
      INIT_5F => X"FFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00",
      INIT_60 => X"F00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFF",
      INIT_61 => X"FFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0F",
      INIT_62 => X"F0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FF",
      INIT_63 => X"1FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFF",
      INIT_64 => X"FFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000000",
      INIT_65 => X"0001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFF",
      INIT_66 => X"FFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0000",
      INIT_67 => X"0000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFF",
      INIT_68 => X"FFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF0",
      INIT_69 => X"FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFF",
      INIT_6A => X"FFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0",
      INIT_6B => X"FF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001F",
      INIT_6C => X"01FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFF",
      INIT_6D => X"FFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000000",
      INIT_6E => X"00001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFF",
      INIT_6F => X"FFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF000",
      INIT_70 => X"00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFF",
      INIT_71 => X"FFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF00000001FFFFFFFFFFFFFF0FF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000F00000001FFF",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     8.599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "pipe_red.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "pipe_red.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pipe_red,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "pipe_red.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "pipe_red.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 62000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 62000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 62000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 62000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
