Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:54:59 on Oct 30,2022
vlog "+define+RANDSEED=3" -work __work alu.v branch.v cla_16b.v cla_4b.v clkrst.v control.v decode.v decode3_8.v dff.v execute.v fetch.v jump.v memory.v memory2c.v mux2_1.v mux2_1_16b.v mux4_1.v mux4_1_16b.v mux4_1_3b.v mux8_1.v mux8_1_16b.v proc.v proc_hier.v proc_hier_bench.v regFile.v reg_16b.v shifter.v wb.v 
-- Compiling module alu
-- Compiling module branch
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module decode3_8
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module jump
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module mux2_1
-- Compiling module mux2_1_16b
-- Compiling module mux4_1
-- Compiling module mux4_1_16b
-- Compiling module mux4_1_3b
-- Compiling module mux8_1
-- Compiling module mux8_1_16b
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module regFile
-- Compiling module reg_16b
-- Compiling module shifter
-- Compiling module wb

Top level modules:
	mux2_1_16b
	mux8_1_16b
	proc_hier_bench
End time: 17:55:00 on Oct 30,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:01 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 225700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:02 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_2_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:06 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 233700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:07 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_3_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:10 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 217300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:11 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_4_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:14 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 202700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:15 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_5_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:19 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 223300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:20 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_6_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:23 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 217500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:24 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_7_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:26 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 228700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:27 on Oct 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_8_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:55:30 on Oct 30,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-52-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16b
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.decode
# Loading __work.control
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.decode3_8
# Loading __work.execute
# Loading __work.mux4_1_16b
# Loading __work.alu
# Loading __work.shifter
# Loading __work.branch
# Loading __work.jump
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.mux2_1
# Loading __work.mux4_1
# Loading __work.mux8_1
# log -howmany -rec /* 
# 6177
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 215500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:55:32 on Oct 30,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
