Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:01:29.438649] Configured Lic search path (21.01-s002): 5280@192.100.9.133

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: -files ../scripts/run.tcl -log counter_genus_flow.log 
Date:    Thu Jan 22 12:01:29 2026
Host:    ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB) (7833280KB)
PID:     28712
OS:      CentOS Linux release 7.9.2009 (Core)


[12:01:30.060912] Periodic Lic check successful
[12:01:30.060920] Feature usage summary:
[12:01:30.060921] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (19 seconds elapsed).

#@ Processing -files option
@genus 1> source ../scripts/run.tcl
#@ Begin verbose source ../scripts/run.tcl
@file(run.tcl) 2: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
cpu MHz		: 3999.890
@file(run.tcl) 7: puts "Hostname : [info hostname]"
Hostname : localhost
@file(run.tcl) 9: set DESIGN counter
@file(run.tcl) 10: set SYN_EFF medium 
@file(run.tcl) 11: set MAP_EFF medium
@file(run.tcl) 12: set OPT_EFF medium
@file(run.tcl) 14: set RELEASE [lindex [get_db program_version] end]
@file(run.tcl) 15: set _OUTPUTS_PATH OUTPUT/outputs_${RELEASE}
@file(run.tcl) 16: set _REPORTS_PATH OUTPUT/reports_${RELEASE}
@file(run.tcl) 18: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory OUTPUT/outputs_21.14-s082_1
@file(run.tcl) 23: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory OUTPUT/reports_21.14-s082_1
@file(run.tcl) 31: set_db init_lib_search_path {/home/shadab/shadab/libs/libs/} 
  Setting attribute of root '/': 'init_lib_search_path' = /home/shadab/shadab/libs/libs/
@file(run.tcl) 32: set_db script_search_path { . ../scripts/} 
  Setting attribute of root '/': 'script_search_path' =  . ../scripts/
@file(run.tcl) 35: set_db max_cpus_per_server 8 
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(run.tcl) 37: set_db syn_generic_effort $SYN_EFF 
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 38: set_db syn_map_effort $MAP_EFF 
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(run.tcl) 39: set_db syn_opt_effort $OPT_EFF 
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(run.tcl) 41: set_db information_level 9 
  Setting attribute of root '/': 'information_level' = 9
@file(run.tcl) 44: set_db tns_opto true 
  Setting attribute of root '/': 'tns_opto' = true
@file(run.tcl) 45: set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run.tcl) 49: read_mmmc ../scripts/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '../scripts/mmmc.tcl' (Thu Jan 22 12:01:50 IST 2026)...
#@ Begin verbose source ../scripts/mmmc.tcl
@file(mmmc.tcl) 1: create_library_set -name wcl_slow -timing { 
  /home/shadab/shadab/libs/libs/slow.lib
}
@file(mmmc.tcl) 4: create_library_set -name wcl_fast -timing { 
  /home/shadab/shadab/libs/libs/fast.lib
}
@file(mmmc.tcl) 7: create_library_set -name wcl_typical -timing { 
  /home/shadab/shadab/libs/libs/typical.lib
}
@file(mmmc.tcl) 11: create_opcond -name op_cond_wcl_slow    -process 1 -voltage 1.08 -temperature 125
@file(mmmc.tcl) 12: create_opcond -name op_cond_wcl_fast    -process 1 -voltage 1.32 -temperature 0
@file(mmmc.tcl) 13: create_opcond -name op_cond_wcl_typical -process 1 -voltage 1.2 -temperature 25
@file(mmmc.tcl) 15: create_timing_condition -name timing_cond_wcl_slow    -opcond op_cond_wcl_slow    -library_sets { wcl_slow }
@file(mmmc.tcl) 16: create_timing_condition -name timing_cond_wcl_fast    -opcond op_cond_wcl_fast    -library_sets { wcl_fast }
@file(mmmc.tcl) 17: create_timing_condition -name timing_cond_wcl_typical -opcond op_cond_wcl_typical -library_sets { wcl_typical }
@file(mmmc.tcl) 20: create_rc_corner -name rc_corner -cap_table /home/shadab/shadab/libs/captable/t018s6mlv.capTbl
@file(mmmc.tcl) 23: create_delay_corner -name delay_corner_wcl_slow -early_timing_condition timing_cond_wcl_slow \
                    -late_timing_condition timing_cond_wcl_slow -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 27: create_delay_corner -name delay_corner_wcl_fast -early_timing_condition timing_cond_wcl_fast \
                    -late_timing_condition timing_cond_wcl_fast -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 31: create_delay_corner -name delay_corner_wcl_typical -early_timing_condition timing_cond_wcl_typical \
                    -late_timing_condition timing_cond_wcl_typical -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 35: create_constraint_mode -name functional_wcl_slow -sdc_files { \
   /home/shadab/shadab/genus_flow/counter/counter_slow.sdc
}
            Reading file '/home/shadab/shadab/genus_flow/counter/counter_slow.sdc'
@file(mmmc.tcl) 39: create_constraint_mode -name functional_wcl_fast -sdc_files { \
   /home/shadab/shadab/genus_flow/counter/counter_fast.sdc

}
            Reading file '/home/shadab/shadab/genus_flow/counter/counter_fast.sdc'
@file(mmmc.tcl) 44: create_constraint_mode -name functional_wcl_typical -sdc_files { \
   /home/shadab/shadab/genus_flow/counter/counter_typical.sdc
}
            Reading file '/home/shadab/shadab/genus_flow/counter/counter_typical.sdc'
@file(mmmc.tcl) 48: create_analysis_view -name view_wcl_slow -constraint_mode functional_wcl_slow -delay_corner delay_corner_wcl_slow
@file(mmmc.tcl) 49: create_analysis_view -name view_wcl_fast -constraint_mode functional_wcl_fast -delay_corner delay_corner_wcl_fast
@file(mmmc.tcl) 50: create_analysis_view -name view_wcl_typical -constraint_mode functional_wcl_typical -delay_corner delay_corner_wcl_typical
@file(mmmc.tcl) 52: set_analysis_view -setup { view_wcl_slow view_wcl_fast view_wcl_typical }

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/shadab/shadab/libs/libs/slow.lib, Line 30)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/libs/libs/slow.lib, Line 89266)

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
            Reading file '/home/shadab/shadab/libs/libs/slow.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:timing_cond_wcl_slow'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX1/RN
        : Hold arcs to asynchronous input pins are not supported.
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX1/RN
        : Setup arcs to asynchronous input pins are not supported.
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQXL/RN
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-31'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-30'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
Warning : Cannot find expected operating_conditions in library. [MMMC-102]
        : Operating_conditions (P=1.0 V=1.08 T=125.0 tree_type=balanced_tree) cannot be found for opcond:op_cond_wcl_slow in any libraries of timing_condition:timing_cond_wcl_slow.
        : Using default operating conditions. Check for supported operating_conditions in libraries.
#@ End verbose source ../scripts/mmmc.tcl
@file(run.tcl) 51: read_physical -lefs {/home/shadab/shadab/libs/lefs/all.lef}

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PCORNERDG cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PDIDGZ cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PDO04CDG cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED01 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED10 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED20 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED35 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED5 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PFEED50 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PVDD1DGZ cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell PVSS1DGZ cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
@file(run.tcl) 56: read_hdl -sv ../counter.sv
            Reading Verilog file '../counter.sv'
@file(run.tcl) 57: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-155'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'counter' from file '../counter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'counter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'count' [8] doesn't match the width of right hand side [32] in assignment in file '../counter.sv' on line 11.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'count' [8] doesn't match the width of right hand side [32] in assignment in file '../counter.sv' on line 13.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=1 Z=8) at line 13 in the file '../counter.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=1 Z=8) at line 13 in the file '../counter.sv' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'counter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: counter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: counter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 60: init_design

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/shadab/shadab/libs/libs/fast.lib, Line 30)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/libs/libs/fast.lib, Line 89266)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/shadab/shadab/libs/libs/fast.lib, Line 147265)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/shadab/shadab/libs/libs/fast.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/shadab/shadab/libs/libs/fast.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/shadab/shadab/libs/libs/fast.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/shadab/shadab/libs/libs/fast.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/shadab/shadab/libs/libs/fast.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/shadab/shadab/libs/libs/fast.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/shadab/shadab/libs/libs/fast.lib, Line 149569)

  Message Summary for Library fast.lib:
  *************************************
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
            Reading file '/home/shadab/shadab/libs/libs/fast.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, 0.000000) in library 'fast.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX1' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/shadab/shadab/libs/libs/typical.lib, Line 30)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/libs/libs/typical.lib, Line 89266)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/shadab/shadab/libs/libs/typical.lib, Line 147265)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/shadab/shadab/libs/libs/typical.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/shadab/shadab/libs/libs/typical.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/shadab/shadab/libs/libs/typical.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/shadab/shadab/libs/libs/typical.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/shadab/shadab/libs/libs/typical.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/shadab/shadab/libs/libs/typical.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/shadab/shadab/libs/libs/typical.lib, Line 149569)

  Message Summary for Library typical.lib:
  ****************************************
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ****************************************
 
            Reading file '/home/shadab/shadab/libs/libs/typical.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'typical.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNX4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATNXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATX4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'RSLATXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Warning : Cannot find expected operating_conditions in library. [MMMC-102]
        : Operating_conditions (P=1.0 V=1.32 T=0.0 tree_type=balanced_tree) cannot be found for opcond:op_cond_wcl_fast in any libraries of timing_condition:timing_cond_wcl_fast.
Warning : Cannot find expected operating_conditions in library. [MMMC-102]
        : Operating_conditions (P=1.0 V=1.2 T=25.0 tree_type=balanced_tree) cannot be found for opcond:op_cond_wcl_typical in any libraries of timing_condition:timing_cond_wcl_typical.
Started checking and loading power intent for design counter...
===============================================================
No power intent for design 'counter'.
Completed checking and loading power intent for design counter (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATNX1' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
        : Lib_cells must exists for each timing_condition.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATNX2' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATNX4' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATNXL' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATX1' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATX2' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATX4' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : A lib_cell is not found in all timing_conditions. [LBR-609]
        : Cannot find lib_cell 'RSLATXL' of timing_condition 'timing_cond_wcl_fast' in timing_condition 'timing_cond_wcl_slow'.
Warning : Two timing_conditions have unbalanced libraries. [LBR-610]
        : Timing_conditions 'timing_cond_wcl_fast' and 'timing_cond_wcl_slow' do not have the same lib_cells.
        : Timing_conditions must contain the same libcells.
#
# Reading SDC /home/shadab/shadab/genus_flow/counter/counter_slow.sdc for view:view_wcl_slow (constraint_mode:functional_wcl_slow)
#
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:counter/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  1.02)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
#
# Reading SDC /home/shadab/shadab/genus_flow/counter/counter_fast.sdc for view:view_wcl_fast (constraint_mode:functional_wcl_fast)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:counter/clk'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/shadab/shadab/genus_flow/counter/counter_typical.sdc for view:view_wcl_typical (constraint_mode:functional_wcl_typical)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:counter/clk'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run.tcl) 61: time_info init_design
stamp 'init_design' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:34 (Jan22) |   90.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:10(00:00:21) | 100.0(100.0) |   12:01:55 (Jan22) |  411.5 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 62: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'counter'

No empty modules in design 'counter'

  Done Checking the design.
@file(run.tcl) 72: syn_generic
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Error   : Cannot find any usable integrated clock-gating cell. [POPT-78] [syn_generic]
        : The provided library does not have a usable integrated clock-gating cell.
        : If the library has an integrated clock-gating cell, but this cell has either a 'dont_use' or a 'dont_touch' attribute set to 'true', the cell is considered unusable. To make the cell usable, set the 'avoid' attribute for the lib_cell to 'false' in Genus. If the library has no integrated clock-gating cell, you can set the 'lp_insert_discrete_clock_gating_logic' root attribute to 'true' to allow Genus to create discrete clock-gating logic for the insertion.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
#@ End verbose source ../scripts/run.tcl
1
Encountered problems processing file: ../scripts/run.tcl
WARNING: This version of the tool is 1308 days old.
@genus:root: 2> set_db lp_insert_discrete_clock_gating_logic true
  Setting attribute of root '/': 'lp_insert_discrete_clock_gating_logic' = true
1 true
@genus:root: 3> syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '25' reached for message 'LBR-415'.
##Generic Timing Info for library domain: timing_cond_wcl_slow typical gate delay: 185.9 ps std_slew: 49.2 ps std_load: 9.7 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'counter' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: counter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'counter'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'counter'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 16 
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=8 B=8 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=8 B=8 Z=8) will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_3_5...
        Done timing increment_unsigned_3_5.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_10...
        Done timing increment_unsigned_3_10.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_15...
        Done timing increment_unsigned_3_15.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_20...
        Done timing increment_unsigned_3_20.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_25...
        Done timing increment_unsigned_3_25.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_30...
        Done timing increment_unsigned_3_30.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_3_35...
        Done timing increment_unsigned_3_35.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in counter: area: 2154937639 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in counter: area: 1513041321 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1513041321.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2154937639         1513041321         1513041321         1513041321         1513041321         1513041321         1513041321         1513041321  
##>            WNS         +1314.30           +1418.70           +1418.70           +1418.70           +1418.70           +1418.70           +1418.70           +1418.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2154937639 (      )     1314.30 (        )             0 (        )              
##> rewrite                        START             3759678434 (+74.47)     1275.60 (  -38.70)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             7473507131 (+98.78)     1275.60 (   +0.00)             0 (       0)           0  
##>                                  END             2154937639 ( +0.00)     1314.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2154937639 ( +0.00)     1314.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2154937639 ( +0.00)     1314.30 (   +0.00)             0 (       0)              
##>                                  END             2154937639 ( +0.00)     1314.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2154937639 ( +0.00)     1314.30 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( -6.38)     1361.00 (  +46.70)             0 (       0)           0  
##>                                  END             2017388428 ( -6.38)     1361.00 (  +46.70)             0 (       0)           0  
##>canonicalize_by_names           START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)              
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>                                  END             2017388428 ( +0.00)     1361.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1833989480 ( -9.09)     1383.90 (  +22.90)             0 (       0)              
##>                                  END             1513041321 (-17.50)     1418.70 (  +34.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)              
##>                                  END             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)              
##>                                  END             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)              
##>                                  END             1513041321 ( +0.00)     1418.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'counter'.
      Removing temporary intermediate hierarchies under counter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: counter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: counter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         2.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372 |Info    |    2 |Bitwidth mismatch in assignment.                                                                                                                                                                                 |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For     |
|          |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment. |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                            |
| CWD-19   |Info    |    9 |An implementation was inferred.                                                                                                                                                                                  |
| CWD-36   |Info    |    9 |Sorted the set of valid implementations for synthetic operator.                                                                                                                                                  |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                       |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                            |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                    |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                                                              |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                         |
| LBR-30   |Info    | 2304 |Promoting a setup arc to recovery.                                                                                                                                                                               |
|          |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                         |
| LBR-31   |Info    | 2464 |Promoting a hold arc to removal.                                                                                                                                                                                 |
|          |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                          |
| LBR-40   |Info    |    3 |An unsupported construct was detected in this library.                                                                                                                                                           |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                                |
| LBR-41   |Info    |    3 |An output library pin lacks a function attribute.                                                                                                                                                                |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                      |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                                                                                                      |
| LBR-155  |Info    |  112 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                         |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                       |
| LBR-162  |Info    |  462 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                          |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                         |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                                                                                                             |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                                  |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                   |
| LBR-415  |Info    |   28 |Unusable library cells found at the time of loading a library.                                                                                                                                                   |
|          |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                         |
| LBR-518  |Info    |    3 |Missing a function attribute in the output pin definition.                                                                                                                                                       |
| LBR-525  |Warning |   16 |Missing clock pin in the sequential cell.                                                                                                                                                                        |
|          |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a  |
|          |        |      | 'clocked_on' attribute.                                                                                                                                                                                         |
| LBR-609  |Warning |    8 |A lib_cell is not found in all timing_conditions.                                                                                                                                                                |
|          |        |      |Lib_cells must exists for each timing_condition.                                                                                                                                                                 |
| LBR-610  |Warning |    1 |Two timing_conditions have unbalanced libraries.                                                                                                                                                                 |
|          |        |      |Timing_conditions must contain the same libcells.                                                                                                                                                                |
| LBR-714  |Warning |    2 |Inconsistency detected among the units specified in the timing libraries being used.                                                                                                                             |
|          |        |      |Default system time/capacitance unit will be used.                                                                                                                                                               |
| MMMC-102 |Warning |    3 |Cannot find expected operating_conditions in library.                                                                                                                                                            |
|          |        |      |Using default operating conditions. Check for supported operating_conditions in libraries.                                                                                                                       |
| PHYS-103 |Warning |   16 |Marking library cell 'avoid'.                                                                                                                                                                                    |
|          |        |      |To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.                                                                                              |
| PHYS-279 |Warning |   78 |Physical cell not defined in library.                                                                                                                                                                            |
|          |        |      |Ensure that the proper library files are available and have been imported.                                                                                                                                       |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                     |
| POPT-78  |Error   |    1 |Cannot find any usable integrated clock-gating cell.                                                                                                                                                             |
|          |        |      |If the library has an integrated clock-gating cell, but this cell has either a 'dont_use' or a 'dont_touch' attribute set to 'true', the cell is considered unusable. To make the cell usable, set the 'avoid'   |
|          |        |      | attribute for the lib_cell to 'false' in Genus. If the library has no integrated clock-gating cell, you can set the 'lp_insert_discrete_clock_gating_logic' root attribute to 'true' to allow Genus to create   |
|          |        |      | discrete clock-gating logic for the insertion.                                                                                                                                                                  |
| SDC-201  |Warning |    3 |Unsupported SDC command option.                                                                                                                                                                                  |
|          |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                                                                  |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                                                    |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Mapper: Libraries have:
	domain timing_cond_wcl_fast: 278 combo usable cells and 172 sequential usable cells
      Mapping 'counter'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_13_18' of datapath component 'increment_unsigned_3_5'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       7
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Info    : Cannot find requested type of clock-gating integrated cell. [POPT-10]
        : The library has no integrated clock-gating cells of type 'latch_posedge_precontrol' and 'latch_negedge_precontrol'.
Info    : Created discrete clock-gating module. [CG-103]
        : RC_CG_MOD_AUTO_counter
        : Two discrete clock-gating modules are created: one for the positive-edge triggered registers and one for the negative-edge triggered registers. The names of the clock-gating modules are based on the name of the design.
Info    : Created discrete clock-gating module. [CG-103]
        : RC_CG_MOD_AUTO_counter_neg
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        7		 88%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      1		 12%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        8		100%
Total CG Modules                        1
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 1 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) counter...
          Done structuring (delay-based) counter
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
          Structuring (delay-based) logic partition in RC_CG_MOD_AUTO_counter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in RC_CG_MOD_AUTO_counter
        Mapping logic partition in RC_CG_MOD_AUTO_counter...
          Structuring (delay-based) logic partition in RC_CG_MOD_AUTO_counter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in RC_CG_MOD_AUTO_counter
        Mapping logic partition in RC_CG_MOD_AUTO_counter...
          Structuring (delay-based) logic partition in counter...
            Starting partial collapsing (xors only) mux_ctl_0x_3
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in counter
        Mapping logic partition in counter...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |Sev  |Count |                                                                                                  Message Text                                                                                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-500   |Info |    4 |Unused module input port.                                                                                                                                                                                         |
|            |     |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                                |
| CDFG2G-616 |Info |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                                  |
|            |     |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                         |
|            |     |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                                  |
|            |     |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                            |
| CG-103     |Info |    2 |Created discrete clock-gating module.                                                                                                                                                                             |
|            |     |      |Two discrete clock-gating modules are created: one for the positive-edge triggered registers and one for the negative-edge triggered registers. The names of the clock-gating modules are based on the name of    |
|            |     |      | the design.                                                                                                                                                                                                      |
| ELAB-1     |Info |    2 |Elaborating Design.                                                                                                                                                                                               |
| ELAB-3     |Info |    2 |Done Elaborating Design.                                                                                                                                                                                          |
| GB-6       |Info |    1 |A datapath component has been ungrouped.                                                                                                                                                                          |
| POPT-10    |Info |    1 |Cannot find requested type of clock-gating integrated cell.                                                                                                                                                       |
| POPT-12    |Info |    1 |Could not find any user created clock-gating module.                                                                                                                                                              |
|            |     |      |Looking for Integrated clock-gating cell in library.                                                                                                                                                              |
| POPT-96    |Info |    1 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                                                   |
|            |     |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    30 ps
Target path end-point (Pin: RC_CG_HIER_INST1/in)

        Pin                       Type        Fanout Load Arrival   
                                 (Domain)            (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)            <<<    launch                         1000 F 
RC_CG_HIER_INST1
  cb_parti
    enl_reg/ena                                                     
    enl_reg/q          (u)    unmapped_latch       1 10.1           
  cb_parti/cdn_pp_marker_in 
preserved pin        <<< (b)                                        
(clk_gating_check_1)          ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                        2000 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : RC_CG_HIER_INST1/cb_parti/enl_reg/ena
End-point    : preserved pin
Analysis View: view_wcl_fast

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 851ps.
 
Cost Group 'cg_enable_group_clk' target slack:    59 ps
Target path end-point (Pin: RC_CG_HIER_INST1/enl_reg/d)

       Pin                  Type         Fanout Load Arrival   
                           (Domain)             (fF)   (ps)    
---------------------------------------------------------------
(clock clk)        <<<  launch                             0 R 
mux_ctl_0xi
  count_reg[0]/clk                                             
  count_reg[0]/q   (u)  unmapped_d_flop       4 37.0           
mux_ctl_0xi/count[0] 
RC_CG_HIER_INST1/enable 
  cb_parti/enable 
    g2/in_0                                                    
    g2/z           (u)  unmapped_or2          1 10.1           
    enl_reg/d      <<<  unmapped_latch                         
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             open                                   
    enl_reg/ena         borrowed                               
---------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : mux_ctl_0xi/count_reg[0]/clk
End-point    : RC_CG_HIER_INST1/cb_parti/enl_reg/d
Analysis View: view_wcl_fast

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1546ps.
 

Test connection status for design: counter
==========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                     8        1        100.0
Excluded from State Retention       8        1        100.0
    - Will not convert              8        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded       8        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g9/in_1'.
        : Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not
PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 2.984088
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) | 100.0(100.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) | 100.0(100.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        41      1226       409
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        38      1318       722
##>G:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'counter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 4> report_clock_gating
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  12:16:05 pm
  Module:                 counter
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 1.0
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : counter
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        1  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           1  100.00                     50.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 7   87.50                     50.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              7   87.50                         -  
 Total Ungated Flip-flops            1   12.50                         -  
 Enable not found                    1  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                    8  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     8          8        7 (87.50%)   1 (12.50%)  
-------------------------------------------------------


1
@genus:root: 5> pwdf
invalid command name "pwdf"
@genus:root: 6> pwd
/home/shadab/shadab/genus_flow/counter/work
@genus:root: 7> gui_show
WARNING (LMC-07702): Unable to validate license feature(s)(first attempt). After the third attempt the application will wait indefinitely until the licenses become available.

Run 'lic_error LMC-07702' for more information.
@genus:root: 8> 
@genus:root: 8> pwd
/home/shadab/shadab/genus_flow/counter/work
@genus:root: 9> gvim ../scripts/run.tcl
@genus:root: 10> write_snapshot -directory $_OUTPUTS_PATH -tag syn_generic
%# Begin write_snapshot (01/22 16:38:43, mem=1557.55M)
%# Begin qos_stats (01/22 16:38:45, mem=1557.55M)
        Computing arrivals and requireds.
%# End qos_stats (01/22 16:38:48, total cpu=13:30:00, real=13:30:03, peak res=744.80M, current mem=1557.55M)


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic    
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415
  R2R (ps):                     4,218
  I2R (ps):                  no_value
  R2O (ps):                     4,914
  I2O (ps):                  no_value
  CG  (ps):                     2,415
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

View : view_wcl_fast
Slack (ps):                       730
  R2R (ps):                     1,184
  I2R (ps):                  no_value
  R2O (ps):                     1,576
  I2O (ps):                  no_value
  CG  (ps):                       730
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

View : view_wcl_typical
Slack (ps):                     1,628
  R2R (ps):                     2,848
  I2R (ps):                  no_value
  R2O (ps):                     3,293
  I2O (ps):                  no_value
  CG  (ps):                     1,628
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

Cell Area:                      1,380
Total Cell Area:                1,380
Leaf Instances:                    38
Total Instances:                   38
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13
Real Runtime (h:m:s):        04:07:11
CPU  Elapsed (h:m:s):        00:40:17
Real Elapsed (h:m:s):        04:07:15
Memory (MB):                  1557.55
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:15
Total Memory (MB):     1557.55
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:counter should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:counter has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 18 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 18 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.

Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 18 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_generic_counter.db' for 'counter' (command execution time mm:ss cpu = 00:00, real = 00:10).
Finished generating snapshot at stage syn_generic (command execution time mm:ss cpu = 00:00, real = 00:14).
%# End write_snapshot (01/22 16:38:59, total cpu=13:30:00, real=13:30:16, peak res=744.80M, current mem=1557.55M)
@genus:root: 11> report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic    
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415
  R2R (ps):                     4,218
  I2R (ps):                  no_value
  R2O (ps):                     4,914
  I2O (ps):                  no_value
  CG  (ps):                     2,415
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

View : view_wcl_fast
Slack (ps):                       730
  R2R (ps):                     1,184
  I2R (ps):                  no_value
  R2O (ps):                     1,576
  I2O (ps):                  no_value
  CG  (ps):                       730
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

View : view_wcl_typical
Slack (ps):                     1,628
  R2R (ps):                     2,848
  I2R (ps):                  no_value
  R2O (ps):                     3,293
  I2O (ps):                  no_value
  CG  (ps):                     1,628
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0

Cell Area:                      1,380
Total Cell Area:                1,380
Leaf Instances:                    38
Total Instances:                   38
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13
Real Runtime (h:m:s):        04:07:11
CPU  Elapsed (h:m:s):        00:40:17
Real Elapsed (h:m:s):        04:07:15
Memory (MB):                  1557.55
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:25
Total Memory (MB):     1557.55
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 12> puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@genus:root: 13> time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:34 (Jan22) |   90.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:10(00:00:21) |   1.6(  0.1) |   12:01:55 (Jan22) |  411.5 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:16(04:37:25) |  00:10:02(04:37:04) |  98.4( 99.9) |   16:38:59 (Jan22) |  650.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 14> 
@genus:root: 14> syn_map
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRXL/SN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
##Generic Timing Info for library domain: timing_cond_wcl_slow typical gate delay: 185.9 ps std_slew: 49.2 ps std_load: 9.7 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'counter' using 'medium' effort.
Mapper: Libraries have:
	domain timing_cond_wcl_slow: 278 combo usable cells and 172 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.5(100.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.5(100.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Mapper: Libraries have:
	domain timing_cond_wcl_slow: 278 combo usable cells and 172 sequential usable cells
Dominant view analysis is reducing the number of views from 3 (3 corners) to 2 (2 corners).
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_slow/clk_gating_check_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_2'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/INACTIVE_functional_wcl_typical/clk_gating_check_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g9/in_1'.
      Mapping 'counter'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) counter...
          Done structuring (delay-based) counter
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
          Structuring (delay-based) RC_CG_MOD_AUTO_counter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) RC_CG_MOD_AUTO_counter
        Mapping component RC_CG_MOD_AUTO_counter...
          Structuring (delay-based) logic partition in counter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in counter
        Mapping logic partition in counter...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    | Sev  |Count |                                                                                                   Message Text                                                                                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-30   |Info  |  432 |Promoting a setup arc to recovery.                                                                                                                                                                                 |
|          |      |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                           |
| LBR-31   |Info  |  464 |Promoting a hold arc to removal.                                                                                                                                                                                   |
|          |      |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                            |
| LBR-155  |Info  |   21 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                           |
|          |      |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                    |
| LBR-415  |Info  |    6 |Unusable library cells found at the time of loading a library.                                                                                                                                                     |
|          |      |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                           |
| PHYS-752 |Info  |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                       |
| SYNTH-2  |Info  |    1 |Done synthesizing.                                                                                                                                                                                                 |
| SYNTH-4  |Info  |    1 |Mapping.                                                                                                                                                                                                           |
| TIM-501  |Info  |    2 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating       |
|          |      |      | depends on the enable signal.                                                                                                                                                                                     |
|          |      |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                                                                                           |
| TUI-58   |Info  |    4 |Removed object.                                                                                                                                                                                                    |
| TUI-61   |Error |    6 |A required object parameter could not be found.                                                                                                                                                                    |
|          |      |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    59 ps
Target path end-point (Pin: count_reg[7]/d)

       Pin                   Type          Fanout Load Arrival   
                            (Domain)              (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)        <<<  launch                               0 R 
mux_ctl_0xi
  count_reg[0]/clk                                               
  count_reg[0]/q   (u)  unmapped_d_flop         4 37.0           
  g91/in_1                                                       
  g91/z            (u)  unmapped_nand2          3 30.3           
  g87/in_1                                                       
  g87/z            (u)  unmapped_complex2       3 30.3           
  g56/in_1                                                       
  g56/z            (u)  unmapped_complex2       3 30.3           
  g83/in_1                                                       
  g83/z            (u)  unmapped_complex2       3 30.3           
  g79/in_1                                                       
  g79/z            (u)  unmapped_complex2       3 30.3           
  g106/in_1                                                      
  g106/z           (u)  unmapped_complex2       2 20.2           
  g110/in_0                                                      
  g110/z           (u)  unmapped_or2            1 10.1           
  g111/in_1                                                      
  g111/z           (u)  unmapped_nand2          1 10.1           
  count_reg[7]/d   <<<  unmapped_d_flop                          
  count_reg[7]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                           2000 R 
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : mux_ctl_0xi/count_reg[0]/clk
End-point    : mux_ctl_0xi/count_reg[7]/d
Analysis View: view_wcl_fast

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1015ps.
 
Cost Group 'cg_enable_group_clk' target slack:    59 ps
Target path end-point (Pin: RC_CG_HIER_INST1/enl_reg/d)

       Pin                  Type         Fanout Load Arrival   
                           (Domain)             (fF)   (ps)    
---------------------------------------------------------------
(clock clk)        <<<  launch                             0 R 
mux_ctl_0xi
  count_reg[0]/clk                                             
  count_reg[0]/q   (u)  unmapped_d_flop       4 37.0           
mux_ctl_0xi/count[0] 
RC_CG_HIER_INST1/enable 
  g2/in_0                                                      
  g2/z             (u)  unmapped_or2          1 10.1           
  enl_reg/d        <<<  unmapped_latch                         
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             open                                   
  enl_reg/ena           borrowed                               
---------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : mux_ctl_0xi/count_reg[0]/clk
End-point    : RC_CG_HIER_INST1/enl_reg/d
Analysis View: view_wcl_fast

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1547ps.
 
Multi-threaded Technology Mapping (8 threads, 8 of 12 CPUs usable)
          Restructuring (delay-based) logic partition in counter...
          Done restructuring (delay-based) logic partition in counter
        Optimizing logic partition in counter...
          Restructuring (delay-based) RC_CG_MOD_AUTO_counter...
          Done restructuring (delay-based) RC_CG_MOD_AUTO_counter
        Optimizing component RC_CG_MOD_AUTO_counter...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                Type       Fanout Load Slew Delay Arrival   
                        (Domain)           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
mux_ctl_0xi
  count_reg[0]/CK                                  0    +0       0 R 
  count_reg[0]/QN      DFFRX4(1)         2 24.0   55  +170     170 R 
  g195/A                                                +0     170   
  g195/Y               CLKINVX4(1)       3 20.1   43   +32     202 F 
  g192/B                                                +0     202   
  g192/Y               AND2X2(1)         2 20.2   55   +96     297 F 
  g190/A                                                +0     298   
  g190/Y               AND2X4(1)         3 32.1   51   +93     390 F 
  g188/A                                                +0     390   
  g188/Y               AND2X4(1)         3 32.1   51   +92     482 F 
  g185/A                                                +0     482   
  g185/Y               AND2X4(1)         3 32.1   51   +92     573 F 
  g182/A                                                +0     573   
  g182/Y               AND2X4(1)         3 32.1   51   +92     665 F 
  g179/A                                                +0     665   
  g179/Y               AND2X4(1)         3 26.9   47   +88     753 F 
  count_reg[7]/J  <<<  JKFFRX4(1)                       +0     753   
  count_reg[7]/CK      setup                       0  +161     914 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                2000 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1086ps 
Start-point  : mux_ctl_0xi/count_reg[0]/CK
End-point    : mux_ctl_0xi/count_reg[7]/J
Analysis View: view_wcl_fast

      Pin                Type       Fanout Load Slew Delay Arrival   
                        (Domain)           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
mux_ctl_0xi
  count_reg[0]/CK                                  0    +0       0 R 
  count_reg[0]/QN      DFFRX4(1)         2 24.0   45  +209     209 F 
  g195/A                                                +0     209   
  g195/Y               CLKINVX4(1)       3 20.1   46   +34     242 R 
mux_ctl_0xi/count[0] 
RC_CG_HIER_INST1/enable 
  g18/A                                                 +0     242   
  g18/Y                OR2X2(1)          1 10.8   56   +71     313 R 
  enl_reg/D       <<<  TLATNX1(1)                       +0     313   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            open                                   1000 F 
  enl_reg/GN           borrowed                         +0    1000   
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     687ps 
Start-point  : mux_ctl_0xi/count_reg[0]/CK
End-point    : RC_CG_HIER_INST1/enl_reg/D
Analysis View: view_wcl_fast

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1400        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                59      687              2000 
                    clk                59     1086              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

Test connection status for design: counter
==========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                     8        1        100.0
Excluded from State Retention       8        1        100.0
    - Will not convert              8        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded       8        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_slow/clk_gating_check_2'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_3'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_typical/clk_gating_check_2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16/A'.
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 0.9739470000000665
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.3(100.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_4'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/INACTIVE_functional_wcl_slow/clk_gating_check_3'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/INACTIVE_functional_wcl_typical/clk_gating_check_3'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16/A'.
-------------------------------------------------------------------------------
 hi_fo_buf                  1400        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_area                  1400        0         0         0        0        0
 rem_inv_qb                 1366        0         0         0        0        0
 seq_res_area               1336        0         0         0        0        0
 glob_area                  1193        0         0         0        0        0
 area_down                  1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        1 /        1 )  0.01
    seq_res_area         2  (        1 /        1 )  0.24
        io_phase         0  (        0 /        0 )  0.07
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        15  (       14 /       15 )  0.00
       area_down         2  (        2 /        2 )  0.05
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_5'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16/A'.
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/counter/fv_map.fv.json' for netlist 'fv/counter/fv_map.v.gz'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/counter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 0.9975200000000086
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.2( 99.9) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00020100000006095797
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.2( 99.9) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:counter ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 1 clock gate paths.

Test connection status for design: counter
==========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:counter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design 'design:counter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Time taken by ConstProp Step: 00:00:00
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_slow/clk_gating_check_4'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_6'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_typical/clk_gating_check_4'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16/A'.
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  99.2( 99.9) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFNSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRHQXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSHQXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSHQXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRHQXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRHQXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSRXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is DFFSXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is DFFSXL/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX1/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX1/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX1/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX1/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX2/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX2/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX2/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX2/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX4/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX4/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRX4/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRX4/SN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRXL/RN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRXL/RN
Info    : Promoting a hold arc to removal. [LBR-31]
        : The asynchronous input pin is JKFFSRXL/SN
Info    : Promoting a setup arc to recovery. [LBR-30]
        : The asynchronous input pin is JKFFSRXL/SN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 462, Unusable cells: 12.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'RB' in libcell 'RF1R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R1B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'WB' and 'R2B' in libcell 'RF2R1WX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TTLATXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 470, Unusable cells: 20.
	List of unusable cells: 'HOLDX1 RF1R1WX2 RF2R1WX2 RFRDX1 RFRDX2 RFRDX4 RSLATNX1 RSLATNX2 RSLATNX4 RSLATNXL RSLATX1 RSLATX2 RSLATX4 RSLATXL TIEHI TIELO TTLATX1 TTLATX2 TTLATX4 TTLATXL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'physical_cells', Total cells: 26, Unusable cells: 26.
	List of unusable cells: 'FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 PCORNERDG PDIDGZ PDO04CDG PFEED01 PFEED1 PFEED10 PFEED2 PFEED20 PFEED35 PFEED5 PFEED50 PVDD1DGZ PVSS1DGZ PDB04DGZ ram_128x16A ram_256x16A rom_512x16A pllclk ANTENNA .'
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_7'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/INACTIVE_functional_wcl_slow/clk_gating_check_5'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/INACTIVE_functional_wcl_typical/clk_gating_check_5'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16/A'.
-------------------------------------------------------------------------------
 hi_fo_buf                  1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 1.9995600000000877
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  98.8( 99.9) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:01(00:00:02) |   0.3(  0.0) |   16:39:07 (Jan22) |  618.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:14:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:53 (Jan22) |  409.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:02(00:00:05) |   0.5(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:14:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:15:58 (Jan22) |  722.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:09:47(04:23:03) |  98.8( 99.9) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:18(04:37:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:01 (Jan22) |  602.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:19(04:37:29) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:03 (Jan22) |  602.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:02) |   0.2(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:20(04:37:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:05 (Jan22) |  602.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:01(00:00:02) |   0.3(  0.0) |   16:39:07 (Jan22) |  618.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:07 (Jan22) |  618.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:counter/view_wcl_fast/clk_gating_check_8'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'RC_CG_HIER_INST1/g16__2398/A'.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        38      1318       602
##>M:Pre Cleanup                        0         -         -        38      1318       602
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -        23       854       602
##>M:Const Prop                         0       576         0        23       854       602
##>M:Cleanup                            2       576         0        23       854       618
##>M:MBCI                               0         -         -        23       854       618
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'counter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 15> 
@genus:root: 15> write_snapshot -directory $_OUTPUTS_PATH -tag syn_map
%# Begin write_snapshot (01/22 16:39:07, mem=1515.81M)
%# Begin qos_stats (01/22 16:39:07, mem=1551.64M)
        Computing arrivals and requireds.
%# End qos_stats (01/22 16:39:07, total cpu=13:30:00, real=13:30:00, peak res=744.80M, current mem=1551.64M)


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic     syn_map        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415           2,037
  R2R (ps):                     4,218           3,500
  I2R (ps):                  no_value        no_value
  R2O (ps):                     4,914           4,544
  I2O (ps):                  no_value        no_value
  CG  (ps):                     2,415           2,037
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

View : view_wcl_fast
Slack (ps):                       730             576
  R2R (ps):                     1,184             922
  I2R (ps):                  no_value        no_value
  R2O (ps):                     1,576           1,423
  I2O (ps):                  no_value        no_value
  CG  (ps):                       730             576
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

View : view_wcl_typical
Slack (ps):                     1,628           1,407
  R2R (ps):                     2,848           2,478
  I2R (ps):                  no_value        no_value
  R2O (ps):                     3,293           3,074
  I2O (ps):                  no_value        no_value
  CG  (ps):                     1,628           1,407
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

Cell Area:                      1,380             855
Total Cell Area:                1,380             855
Leaf Instances:                    38              23
Total Instances:                   38              23
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13        00:30:06
Real Runtime (h:m:s):        04:07:11        00:30:22
CPU  Elapsed (h:m:s):        00:40:17        00:40:23
Real Elapsed (h:m:s):        04:07:15        04:07:34
Memory (MB):                  1557.55         1551.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:33
Total Memory (MB):     1559.65
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.

Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist counter
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   3%   5%   6%   8%  10%  11%  13%  15%  16%  18%  20%  21%  23%  25%  26%  28%  30%  31%  33%  35%  36%  38%  40%  41%  43%  45%  46%  48%  50%  51%  53%  55%  56%  58%  60%  61%  63%  65%  66%  68%  70%  71%  73%  75%  76%  78%  80%  81%  83%  85%  86%  88%  90%  91%  93%  95%  96%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_map_counter.db' for 'counter' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (01/22 16:39:07, total cpu=13:30:00, real=13:30:00, peak res=744.80M, current mem=1559.65M)
@genus:root: 16> report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic     syn_map        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415           2,037
  R2R (ps):                     4,218           3,500
  I2R (ps):                  no_value        no_value
  R2O (ps):                     4,914           4,544
  I2O (ps):                  no_value        no_value
  CG  (ps):                     2,415           2,037
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

View : view_wcl_fast
Slack (ps):                       730             576
  R2R (ps):                     1,184             922
  I2R (ps):                  no_value        no_value
  R2O (ps):                     1,576           1,423
  I2O (ps):                  no_value        no_value
  CG  (ps):                       730             576
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

View : view_wcl_typical
Slack (ps):                     1,628           1,407
  R2R (ps):                     2,848           2,478
  I2R (ps):                  no_value        no_value
  R2O (ps):                     3,293           3,074
  I2O (ps):                  no_value        no_value
  CG  (ps):                     1,628           1,407
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      0               0

Cell Area:                      1,380             855
Total Cell Area:                1,380             855
Leaf Instances:                    38              23
Total Instances:                   38              23
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13        00:30:06
Real Runtime (h:m:s):        04:07:11        00:30:22
CPU  Elapsed (h:m:s):        00:40:17        00:40:23
Real Elapsed (h:m:s):        04:07:15        04:07:34
Memory (MB):                  1557.55         1551.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:33
Total Memory (MB):     1559.65
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 17> puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@genus:root: 18> time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:34 (Jan22) |   90.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:10(00:00:21) |   1.6(  0.1) |   12:01:55 (Jan22) |  411.5 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:16(04:37:25) |  00:10:02(04:37:04) |  97.4( 99.8) |   16:38:59 (Jan22) |  650.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:05(00:00:08) |   1.0(  0.0) |   16:39:07 (Jan22) |  618.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 19> 
@genus:root: 19> syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 5.700 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000274  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000242  
M5              H         1.00        0.000242  
M6              V         1.00        0.000304  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.230000  
Metal2          V         1.00         0.280000  
Metal3          H         1.00         0.280000  
Metal4          V         1.00         0.280000  
Metal5          H         1.00         0.280000  
Metal6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'counter' using 'medium' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 1 clock gate paths.

Test connection status for design: counter
==========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:counter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design 'design:counter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  1123        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 1123        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         2  (        0 /        0 )  0.01
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  1123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         2  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                                                                     |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                                                                            |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                                                                                                                                             |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                                                  |
| LBR-30  |Info    |  432 |Promoting a setup arc to recovery.                                                                                                                                                                                |
|         |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                          |
| LBR-31  |Info    |  464 |Promoting a hold arc to removal.                                                                                                                                                                                  |
|         |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                           |
| LBR-155 |Info    |   21 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                          |
|         |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                   |
| LBR-415 |Info    |    6 |Unusable library cells found at the time of loading a library.                                                                                                                                                    |
|         |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                          |
| PA-7    |Info    |    8 |Resetting power analysis results.                                                                                                                                                                                 |
|         |        |      |All computed switching activities are removed.                                                                                                                                                                    |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                                                                                                                                                         |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.                                                                                                                                            |
| POPT-96 |Info    |    2 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                                                   |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                                                   |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                                                                     |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                                                                         |
| TIM-501 |Info    |    6 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating      |
|         |        |      | depends on the enable signal.                                                                                                                                                                                    |
|         |        |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                                                                                          |
| TUI-58  |Info    |   14 |Removed object.                                                                                                                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'counter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 20> 
@genus:root: 20> ## generate reports to save the Innovus stats
@genus:root: 21> write_snapshot -innovus -directory $_OUTPUTS_PATH -tag syn_opt
%# Begin write_snapshot (01/22 16:39:07, mem=1515.63M)
%# Begin qos_stats (01/22 16:39:07, mem=1551.46M)
        Computing arrivals and requireds.
%# End qos_stats (01/22 16:39:07, total cpu=13:30:00, real=13:30:00, peak res=744.80M, current mem=1551.46M)


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic     syn_map         syn_opt        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415           2,037           2,037
  R2R (ps):                     4,218           3,500           3,500
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     4,914           4,544           4,544
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                     2,415           2,037           2,037
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

View : view_wcl_fast
Slack (ps):                       730             576             576
  R2R (ps):                     1,184             922             922
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     1,576           1,423           1,423
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                       730             576             576
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

View : view_wcl_typical
Slack (ps):                     1,628           1,407           1,407
  R2R (ps):                     2,848           2,478           2,478
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     3,293           3,074           3,074
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                     1,628           1,407           1,407
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

Cell Area:                      1,380             855             855
Total Cell Area:                1,380             855             855
Leaf Instances:                    38              23              23
Total Instances:                   38              23              23
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13        00:30:06        00:30:00
Real Runtime (h:m:s):        04:07:11        00:30:22        00:30:00
CPU  Elapsed (h:m:s):        00:40:17        00:40:23        00:40:23
Real Elapsed (h:m:s):        04:07:15        04:07:34        04:07:34
Memory (MB):                  1557.55         1551.64         1551.46
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:33
Total Memory (MB):     1559.47
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist counter
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   3%   5%   6%   8%  10%  11%  13%  15%  16%  18%  20%  21%  23%  25%  26%  28%  30%  31%  33%  35%  36%  38%  40%  41%  43%  45%  46%  48%  50%  51%  53%  55%  56%  58%  60%  61%  63%  65%  66%  68%  70%  71%  73%  75%  76%  78%  80%  81%  83%  85%  86%  88%  90%  91%  93%  95%  96%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 19 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_opt_counter.db' for 'counter' (command execution time mm:ss cpu = 00:00, real = 00:00).
(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'mmmc2'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'counter' to OUTPUT/outputs_21.14-s082_1/syn_opt_counter...
%# Begin write_design (01/22 16:39:08, mem=1566.47M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.v.gz
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.g.gz
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.preserve.tcl
No loop breaker instances found (cdn_loop_breaker).
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.mmmc.tcl
File OUTPUT/outputs_21.14-s082_1/syn_opt_counter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).Finished SDC export (command execution time mm:ss (real) = 00:00).Finished SDC export (command execution time mm:ss (real) = 00:00).


Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_slow.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_fast.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_typical.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_slow.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_fast.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_counter.functional_wcl_typical.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.mode
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/home/install/INNOVUS211/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: OUTPUT/outputs_21.14-s082_1/syn_opt_counter.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing NDR and minimum layer data files: 'OUTPUT/outputs_21.14-s082_1/syn_opt_counter.ndr.tcl' and 'OUTPUT/outputs_21.14-s082_1/syn_opt_counter.min_layer'

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

XIO:  fatal IO error 25 (Inappropriate ioctl for device) on X server "localhost:12.0"
      after 22863 requests (19420 known processed) with 0 events remaining.
Child process 11641 exited with error status 1.
Error   : Error detected in implementing this command. [PHYS-1010] [write_snapshot]
        : writing inst attributes failed called within write_design.
        : An internal command has failed. Look in the log file for more details.
**ERROR: (write_design): Internal failure: {writing inst attributes}
{writing inst attributes}
@genus:root: 22> report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/counter/work
QoS Summary for counter
================================================================================
Metric                          syn_generic     syn_map         syn_opt        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,415           2,037           2,037
  R2R (ps):                     4,218           3,500           3,500
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     4,914           4,544           4,544
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                     2,415           2,037           2,037
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

View : view_wcl_fast
Slack (ps):                       730             576             576
  R2R (ps):                     1,184             922             922
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     1,576           1,423           1,423
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                       730             576             576
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

View : view_wcl_typical
Slack (ps):                     1,628           1,407           1,407
  R2R (ps):                     2,848           2,478           2,478
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     3,293           3,074           3,074
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                     1,628           1,407           1,407
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      0               0               0

Cell Area:                      1,380             855             855
Total Cell Area:                1,380             855             855
Leaf Instances:                    38              23              23
Total Instances:                   38              23              23
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:40:13        00:30:06        00:30:00
Real Runtime (h:m:s):        04:07:11        00:30:22        00:30:00
CPU  Elapsed (h:m:s):        00:40:17        00:40:23        00:40:23
Real Elapsed (h:m:s):        04:07:15        04:07:34        04:07:34
Memory (MB):                  1557.55         1551.64         1551.46
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 04:07:55
Total Memory (MB):     1583.47
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 23> puts "Runtime & Memory after syn_opt"
Runtime & Memory after syn_opt
@genus:root: 24> time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:34 (Jan22) |   90.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:10(00:00:21) |   1.6(  0.1) |   12:01:55 (Jan22) |  411.5 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:16(04:37:25) |  00:10:02(04:37:04) |  97.3( 99.7) |   16:38:59 (Jan22) |  650.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:05(00:00:08) |   1.0(  0.0) |   16:39:07 (Jan22) |  618.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:23(04:37:55) |  00:00:00(00:00:22) |   0.2(  0.1) |   16:39:29 (Jan22) |  677.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 25> 
@genus:root: 25> ## write out the final database
@genus:root: 26> write_db -to_file ${DESIGN}.db
Finished exporting design database to file 'counter.db' for 'counter' (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 27> 
@genus:root: 27> puts "Final Runtime & Memory."
Final Runtime & Memory.
@genus:root: 28> time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:34 (Jan22) |   90.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:10(00:00:21) |   1.6(  0.1) |   12:01:55 (Jan22) |  411.5 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:16(04:37:25) |  00:10:02(04:37:04) |  97.3( 99.7) |   16:38:59 (Jan22) |  650.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:22(04:37:33) |  00:00:05(00:00:08) |   1.0(  0.0) |   16:39:07 (Jan22) |  618.4 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:23(04:37:55) |  00:00:00(00:00:22) |   0.2(  0.1) |   16:39:29 (Jan22) |  677.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:10:23(04:37:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:39:29 (Jan22) |  677.8 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 29> puts "============================"
============================
@genus:root: 30> puts "Synthesis Finished ........."
Synthesis Finished .........
@genus:root: 31> puts "============================"
============================
@genus:root: 32> 
@genus:root: 32> check_design -all


 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'counter'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'counter'

No empty modules in design 'counter'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'counter'

No unloaded port in 'counter'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'counter'

 Assigns
 ------- 
Total number of assign statements in design 'counter' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'counter'

No undriven sequential pin in 'counter'

No undriven hierarchical pin in 'counter'

No undriven port in 'counter'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'counter'

No multidriven sequential pin in 'counter'

No multidriven hierarchical pin in 'counter'

No multidriven ports in 'counter'

No multidriven unloaded nets in 'counter'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'counter'

No constant sequential pin(s) in design 'counter'

design 'counter' has the following constant input hierarchical pin(s)
hpin:counter/RC_CG_HIER_INST1/test 	 (fanout : 1)
Total number of constant hierarchical pins in design 'counter' : 1

No constant connected ports in design 'counter'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'counter'
No preserved sequential instance(s) in design 'counter'
No preserved hierarchical instance(s) in design 'counter'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'counter'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'counter'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------
lib_cell:wcl_slow/physical_cells/FILL8
lib_cell:wcl_slow/physical_cells/FILL64
lib_cell:wcl_slow/physical_cells/FILL4
lib_cell:wcl_slow/physical_cells/FILL32
lib_cell:wcl_slow/physical_cells/FILL2
lib_cell:wcl_slow/physical_cells/FILL16
lib_cell:wcl_slow/physical_cells/FILL1
lib_cell:wcl_slow/physical_cells/PCORNERDG
lib_cell:wcl_slow/physical_cells/PDIDGZ
lib_cell:wcl_slow/physical_cells/PDO04CDG
lib_cell:wcl_slow/physical_cells/PFEED01
lib_cell:wcl_slow/physical_cells/PFEED1
lib_cell:wcl_slow/physical_cells/PFEED10
lib_cell:wcl_slow/physical_cells/PFEED2
lib_cell:wcl_slow/physical_cells/PFEED20
lib_cell:wcl_slow/physical_cells/PFEED35
lib_cell:wcl_slow/physical_cells/PFEED5
lib_cell:wcl_slow/physical_cells/PFEED50
lib_cell:wcl_slow/physical_cells/PVDD1DGZ
lib_cell:wcl_slow/physical_cells/PVSS1DGZ
lib_cell:wcl_slow/physical_cells/PDB04DGZ
lib_cell:wcl_slow/physical_cells/ram_128x16A
lib_cell:wcl_slow/physical_cells/ram_256x16A
lib_cell:wcl_slow/physical_cells/rom_512x16A
lib_cell:wcl_slow/physical_cells/pllclk
lib_cell:wcl_slow/physical_cells/ANTENNA
Total number cell(s) with only physical (LEF) Info : 26
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)                 1
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        26
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@genus:root: 33> check_timing_intent
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:counter/view_wcl_typical'.
        : Worst paths will be shown in this view.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:45:56 pm
  Module:                 counter
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 1.0
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:counter/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:counter/count[0]
port:counter/count[1]
port:counter/count[2]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        1
 Outputs without external load                                    8
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          9
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:counter/view_wcl_slow'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:45:57 pm
  Module:                 counter
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 1.0
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:counter/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:counter/count[0]
port:counter/count[1]
port:counter/count[2]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        1
 Outputs without external load                                    8
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          9
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:counter/view_wcl_fast'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:45:57 pm
  Module:                 counter
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 1.0
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:counter/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:counter/count[0]
port:counter/count[1]
port:counter/count[2]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        1
 Outputs without external load                                    8
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          9

@genus:root: 34> exit

Lic Summary:
[16:46:02.051946] Cdslmd servers: DESKTOP-9VIJUON
[16:46:02.052017] Feature usage summary:
[16:46:02.052024] Genus_Synthesis

Normal exit.