//
// File created by:  xrun
// Do not modify this file

s1::(16Jan2025:10:10:25):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s2::(16Jan2025:10:12:21):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s3::(16Jan2025:10:12:56):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_fast.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s4::(16Jan2025:10:34:28):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_fast.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s5::(16Jan2025:10:39:08):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_fast.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s6::(16Jan2025:10:52:01):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s7::(16Jan2025:10:52:39):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s8::(16Jan2025:10:55:35):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s9::(16Jan2025:11:01:19):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s10::(16Jan2025:11:05:39):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/EXE_tb.v )
s11::(16Jan2025:11:07:32):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s12::(16Jan2025:11:10:50):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s13::(16Jan2025:11:19:13):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s14::(16Jan2025:11:19:46):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
s15::(16Jan2025:11:23:59):( xrun -timescale 1ns/1ps -input sim_model.cmd -incdir ../MODEL -64 -licqueue -access +rwc -createdebugdb -errormax 1 -SDF_VERBOSE -top testbench -SDF_CMD_FILE gates_sdf_slow.cmd /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v ./gates_optimized.v ../TESTBENCH/testbench.v )
