|top
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => sdram_pll:V0.inclk0
CLOCK_50 => clk25.CLK
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= <VCC>
HEX1[1] <= <VCC>
HEX1[2] <= <VCC>
HEX1[3] <= <VCC>
HEX1[4] <= <VCC>
HEX1[5] <= <VCC>
HEX1[6] <= <VCC>
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <VCC>
HEX6[0] <= <GND>
HEX6[1] <= <VCC>
HEX6[2] <= <VCC>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <VCC>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <VCC>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LEDG[0] <= <VCC>
LEDG[1] <= <VCC>
LEDG[2] <= <VCC>
LEDG[3] <= <VCC>
LEDG[4] <= <VCC>
LEDG[5] <= <VCC>
LEDG[6] <= <VCC>
LEDG[7] <= <VCC>
LEDG[8] <= <VCC>
LEDR[0] <= new_doom:V1.Sram_mux_out_from_the_skygen_0
LEDR[1] <= new_doom:V1.ctrl_from_the_niosInterface_1_0
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= ray_fsm:V7.state_out[0]
LEDR[6] <= ray_fsm:V7.state_out[1]
LEDR[7] <= ray_fsm:V7.state_out[2]
LEDR[8] <= ray_fsm:V7.state_out[3]
LEDR[9] <= ray_fsm:V7.state_out[4]
LEDR[10] <= ray_fsm:V7.state_out[5]
LEDR[11] <= ray_fsm:V7.state_out[6]
LEDR[12] <= ray_fsm:V7.state_out[7]
LEDR[13] <= ray_fsm:V7.state_out[8]
LEDR[14] <= ray_fsm:V7.state_out[9]
LEDR[15] <= ray_fsm:V7.state_out[10]
LEDR[16] <= ray_fsm:V7.state_out[11]
LEDR[17] <= new_doom:V1.Sram_mux_out_from_the_skygen_0
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[0]
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[1]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[2]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[3]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[4]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[5]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[6]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[7]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[8]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[9]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[10]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[11]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[12]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[13]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[14]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> new_doom:V1.zs_dq_to_and_from_the_sdram_0[15]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= new_doom:V1.zs_addr_from_the_sdram_0[0]
DRAM_ADDR[1] <= new_doom:V1.zs_addr_from_the_sdram_0[1]
DRAM_ADDR[2] <= new_doom:V1.zs_addr_from_the_sdram_0[2]
DRAM_ADDR[3] <= new_doom:V1.zs_addr_from_the_sdram_0[3]
DRAM_ADDR[4] <= new_doom:V1.zs_addr_from_the_sdram_0[4]
DRAM_ADDR[5] <= new_doom:V1.zs_addr_from_the_sdram_0[5]
DRAM_ADDR[6] <= new_doom:V1.zs_addr_from_the_sdram_0[6]
DRAM_ADDR[7] <= new_doom:V1.zs_addr_from_the_sdram_0[7]
DRAM_ADDR[8] <= new_doom:V1.zs_addr_from_the_sdram_0[8]
DRAM_ADDR[9] <= new_doom:V1.zs_addr_from_the_sdram_0[9]
DRAM_ADDR[10] <= new_doom:V1.zs_addr_from_the_sdram_0[10]
DRAM_ADDR[11] <= new_doom:V1.zs_addr_from_the_sdram_0[11]
DRAM_LDQM <= new_doom:V1.zs_dqm_from_the_sdram_0[0]
DRAM_UDQM <= new_doom:V1.zs_dqm_from_the_sdram_0[1]
DRAM_WE_N <= new_doom:V1.zs_we_n_from_the_sdram_0
DRAM_CAS_N <= new_doom:V1.zs_cas_n_from_the_sdram_0
DRAM_RAS_N <= new_doom:V1.zs_ras_n_from_the_sdram_0
DRAM_CS_N <= new_doom:V1.zs_cs_n_from_the_sdram_0
DRAM_BA_0 <= new_doom:V1.zs_ba_from_the_sdram_0[0]
DRAM_BA_1 <= new_doom:V1.zs_ba_from_the_sdram_0[1]
DRAM_CLK <= sdram_pll:V0.c0
DRAM_CKE <= new_doom:V1.zs_cke_from_the_sdram_0
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <VCC>
FL_RST_N <= <GND>
FL_OE_N <= <VCC>
FL_CE_N <= <VCC>
SRAM_DQ[0] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[0]
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[1]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[2]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[3]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[4]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[5]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[6]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[7]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[8]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[9]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[10]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[11]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[12]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[13]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[14]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> new_doom:V1.SRAM_DQ_to_and_from_the_skygen_0[15]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[0]
SRAM_ADDR[1] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[1]
SRAM_ADDR[2] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[2]
SRAM_ADDR[3] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[3]
SRAM_ADDR[4] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[4]
SRAM_ADDR[5] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[5]
SRAM_ADDR[6] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[6]
SRAM_ADDR[7] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[7]
SRAM_ADDR[8] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[8]
SRAM_ADDR[9] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[9]
SRAM_ADDR[10] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[10]
SRAM_ADDR[11] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[11]
SRAM_ADDR[12] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[12]
SRAM_ADDR[13] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[13]
SRAM_ADDR[14] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[14]
SRAM_ADDR[15] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[15]
SRAM_ADDR[16] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[16]
SRAM_ADDR[17] <= new_doom:V1.SRAM_ADDR_from_the_skygen_0[17]
SRAM_UB_N <= new_doom:V1.SRAM_UB_N_from_the_skygen_0
SRAM_LB_N <= new_doom:V1.SRAM_LB_N_from_the_skygen_0
SRAM_WE_N <= new_doom:V1.SRAM_WE_N_from_the_skygen_0
SRAM_CE_N <= new_doom:V1.SRAM_CE_N_from_the_skygen_0
SRAM_OE_N <= new_doom:V1.SRAM_OE_N_from_the_skygen_0
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <VCC>
OTG_RD_N <= <VCC>
OTG_WR_N <= <VCC>
OTG_RST_N <= <VCC>
OTG_FSPEED <= <VCC>
OTG_LSPEED <= <VCC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <VCC>
OTG_DACK1_N <= <VCC>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= <VCC>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT <> SD_DAT
SD_DAT3 <> <VCC>
SD_CMD <> <VCC>
SD_CLK <= <VCC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> I2C_SDAT
I2C_SCLK <= <VCC>
PS2_DAT => new_doom:V1.PS2_Data_to_the_de2_ps2_0
PS2_CLK => new_doom:V1.PS2_Clk_to_the_de2_ps2_0
VGA_CLK <= de2_vga_raster:V2.VGA_CLK
VGA_HS <= de2_vga_raster:V2.VGA_HS
VGA_VS <= de2_vga_raster:V2.VGA_VS
VGA_BLANK <= de2_vga_raster:V2.VGA_BLANK
VGA_SYNC <= de2_vga_raster:V2.VGA_SYNC
VGA_R[0] <= de2_vga_raster:V2.VGA_R[0]
VGA_R[1] <= de2_vga_raster:V2.VGA_R[1]
VGA_R[2] <= de2_vga_raster:V2.VGA_R[2]
VGA_R[3] <= de2_vga_raster:V2.VGA_R[3]
VGA_R[4] <= de2_vga_raster:V2.VGA_R[4]
VGA_R[5] <= de2_vga_raster:V2.VGA_R[5]
VGA_R[6] <= de2_vga_raster:V2.VGA_R[6]
VGA_R[7] <= de2_vga_raster:V2.VGA_R[7]
VGA_R[8] <= de2_vga_raster:V2.VGA_R[8]
VGA_R[9] <= de2_vga_raster:V2.VGA_R[9]
VGA_G[0] <= de2_vga_raster:V2.VGA_G[0]
VGA_G[1] <= de2_vga_raster:V2.VGA_G[1]
VGA_G[2] <= de2_vga_raster:V2.VGA_G[2]
VGA_G[3] <= de2_vga_raster:V2.VGA_G[3]
VGA_G[4] <= de2_vga_raster:V2.VGA_G[4]
VGA_G[5] <= de2_vga_raster:V2.VGA_G[5]
VGA_G[6] <= de2_vga_raster:V2.VGA_G[6]
VGA_G[7] <= de2_vga_raster:V2.VGA_G[7]
VGA_G[8] <= de2_vga_raster:V2.VGA_G[8]
VGA_G[9] <= de2_vga_raster:V2.VGA_G[9]
VGA_B[0] <= de2_vga_raster:V2.VGA_B[0]
VGA_B[1] <= de2_vga_raster:V2.VGA_B[1]
VGA_B[2] <= de2_vga_raster:V2.VGA_B[2]
VGA_B[3] <= de2_vga_raster:V2.VGA_B[3]
VGA_B[4] <= de2_vga_raster:V2.VGA_B[4]
VGA_B[5] <= de2_vga_raster:V2.VGA_B[5]
VGA_B[6] <= de2_vga_raster:V2.VGA_B[6]
VGA_B[7] <= de2_vga_raster:V2.VGA_B[7]
VGA_B[8] <= de2_vga_raster:V2.VGA_B[8]
VGA_B[9] <= de2_vga_raster:V2.VGA_B[9]
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD <= <GND>
ENET_CS_N <= <VCC>
ENET_WR_N <= <VCC>
ENET_RD_N <= <VCC>
ENET_RST_N <= <VCC>
ENET_CLK <= <GND>
ENET_INT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> AUD_DACLRCK
AUD_DACDAT <= <VCC>
AUD_BCLK <> AUD_BCLK
AUD_XCK <= <VCC>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|top|sdram_pll:V0
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|top|sdram_pll:V0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|new_doom:V1
clk_0 => cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module.clk
clk_0 => cpu_0_data_master_arbitrator:the_cpu_0_data_master.clk
clk_0 => cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master.clk
clk_0 => cpu_0:the_cpu_0.clk
clk_0 => de2_ps2_0_avalon_slave_0_arbitrator:the_de2_ps2_0_avalon_slave_0.clk
clk_0 => de2_ps2_0:the_de2_ps2_0.clk
clk_0 => jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave.clk
clk_0 => jtag_uart_0:the_jtag_uart_0.clk
clk_0 => niosInterface_1_0_avalon_slave_0_arbitrator:the_niosInterface_1_0_avalon_slave_0.clk
clk_0 => niosInterface_1_0:the_niosInterface_1_0.clk
clk_0 => sdram_0_s1_arbitrator:the_sdram_0_s1.clk
clk_0 => sdram_0:the_sdram_0.clk
clk_0 => skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0.clk
clk_0 => skygen_0:the_skygen_0.clk
clk_0 => new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch.clk
reset_n => reset_n_sources.IN1
PS2_Clk_to_the_de2_ps2_0 => de2_ps2_0:the_de2_ps2_0.PS2_Clk
PS2_Data_to_the_de2_ps2_0 => de2_ps2_0:the_de2_ps2_0.PS2_Data
ctrl_from_the_niosInterface_1_0 <= niosInterface_1_0:the_niosInterface_1_0.ctrl
hardware_data_to_the_niosInterface_1_0[0] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[0]
hardware_data_to_the_niosInterface_1_0[1] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[1]
hardware_data_to_the_niosInterface_1_0[2] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[2]
hardware_data_to_the_niosInterface_1_0[3] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[3]
hardware_data_to_the_niosInterface_1_0[4] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[4]
hardware_data_to_the_niosInterface_1_0[5] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[5]
hardware_data_to_the_niosInterface_1_0[6] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[6]
hardware_data_to_the_niosInterface_1_0[7] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[7]
hardware_data_to_the_niosInterface_1_0[8] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[8]
hardware_data_to_the_niosInterface_1_0[9] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[9]
hardware_data_to_the_niosInterface_1_0[10] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[10]
hardware_data_to_the_niosInterface_1_0[11] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[11]
hardware_data_to_the_niosInterface_1_0[12] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[12]
hardware_data_to_the_niosInterface_1_0[13] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[13]
hardware_data_to_the_niosInterface_1_0[14] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[14]
hardware_data_to_the_niosInterface_1_0[15] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[15]
hardware_data_to_the_niosInterface_1_0[16] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[16]
hardware_data_to_the_niosInterface_1_0[17] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[17]
hardware_data_to_the_niosInterface_1_0[18] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[18]
hardware_data_to_the_niosInterface_1_0[19] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[19]
hardware_data_to_the_niosInterface_1_0[20] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[20]
hardware_data_to_the_niosInterface_1_0[21] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[21]
hardware_data_to_the_niosInterface_1_0[22] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[22]
hardware_data_to_the_niosInterface_1_0[23] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[23]
hardware_data_to_the_niosInterface_1_0[24] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[24]
hardware_data_to_the_niosInterface_1_0[25] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[25]
hardware_data_to_the_niosInterface_1_0[26] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[26]
hardware_data_to_the_niosInterface_1_0[27] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[27]
hardware_data_to_the_niosInterface_1_0[28] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[28]
hardware_data_to_the_niosInterface_1_0[29] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[29]
hardware_data_to_the_niosInterface_1_0[30] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[30]
hardware_data_to_the_niosInterface_1_0[31] => niosInterface_1_0:the_niosInterface_1_0.hardware_data[31]
nios_data_from_the_niosInterface_1_0[0] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[0]
nios_data_from_the_niosInterface_1_0[1] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[1]
nios_data_from_the_niosInterface_1_0[2] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[2]
nios_data_from_the_niosInterface_1_0[3] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[3]
nios_data_from_the_niosInterface_1_0[4] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[4]
nios_data_from_the_niosInterface_1_0[5] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[5]
nios_data_from_the_niosInterface_1_0[6] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[6]
nios_data_from_the_niosInterface_1_0[7] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[7]
nios_data_from_the_niosInterface_1_0[8] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[8]
nios_data_from_the_niosInterface_1_0[9] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[9]
nios_data_from_the_niosInterface_1_0[10] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[10]
nios_data_from_the_niosInterface_1_0[11] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[11]
nios_data_from_the_niosInterface_1_0[12] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[12]
nios_data_from_the_niosInterface_1_0[13] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[13]
nios_data_from_the_niosInterface_1_0[14] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[14]
nios_data_from_the_niosInterface_1_0[15] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[15]
nios_data_from_the_niosInterface_1_0[16] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[16]
nios_data_from_the_niosInterface_1_0[17] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[17]
nios_data_from_the_niosInterface_1_0[18] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[18]
nios_data_from_the_niosInterface_1_0[19] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[19]
nios_data_from_the_niosInterface_1_0[20] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[20]
nios_data_from_the_niosInterface_1_0[21] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[21]
nios_data_from_the_niosInterface_1_0[22] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[22]
nios_data_from_the_niosInterface_1_0[23] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[23]
nios_data_from_the_niosInterface_1_0[24] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[24]
nios_data_from_the_niosInterface_1_0[25] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[25]
nios_data_from_the_niosInterface_1_0[26] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[26]
nios_data_from_the_niosInterface_1_0[27] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[27]
nios_data_from_the_niosInterface_1_0[28] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[28]
nios_data_from_the_niosInterface_1_0[29] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[29]
nios_data_from_the_niosInterface_1_0[30] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[30]
nios_data_from_the_niosInterface_1_0[31] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[31]
nios_data_from_the_niosInterface_1_0[32] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[32]
nios_data_from_the_niosInterface_1_0[33] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[33]
nios_data_from_the_niosInterface_1_0[34] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[34]
nios_data_from_the_niosInterface_1_0[35] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[35]
nios_data_from_the_niosInterface_1_0[36] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[36]
nios_data_from_the_niosInterface_1_0[37] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[37]
nios_data_from_the_niosInterface_1_0[38] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[38]
nios_data_from_the_niosInterface_1_0[39] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[39]
nios_data_from_the_niosInterface_1_0[40] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[40]
nios_data_from_the_niosInterface_1_0[41] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[41]
nios_data_from_the_niosInterface_1_0[42] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[42]
nios_data_from_the_niosInterface_1_0[43] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[43]
nios_data_from_the_niosInterface_1_0[44] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[44]
nios_data_from_the_niosInterface_1_0[45] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[45]
nios_data_from_the_niosInterface_1_0[46] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[46]
nios_data_from_the_niosInterface_1_0[47] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[47]
nios_data_from_the_niosInterface_1_0[48] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[48]
nios_data_from_the_niosInterface_1_0[49] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[49]
nios_data_from_the_niosInterface_1_0[50] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[50]
nios_data_from_the_niosInterface_1_0[51] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[51]
nios_data_from_the_niosInterface_1_0[52] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[52]
nios_data_from_the_niosInterface_1_0[53] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[53]
nios_data_from_the_niosInterface_1_0[54] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[54]
nios_data_from_the_niosInterface_1_0[55] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[55]
nios_data_from_the_niosInterface_1_0[56] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[56]
nios_data_from_the_niosInterface_1_0[57] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[57]
nios_data_from_the_niosInterface_1_0[58] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[58]
nios_data_from_the_niosInterface_1_0[59] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[59]
nios_data_from_the_niosInterface_1_0[60] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[60]
nios_data_from_the_niosInterface_1_0[61] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[61]
nios_data_from_the_niosInterface_1_0[62] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[62]
nios_data_from_the_niosInterface_1_0[63] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[63]
nios_data_from_the_niosInterface_1_0[64] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[64]
nios_data_from_the_niosInterface_1_0[65] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[65]
nios_data_from_the_niosInterface_1_0[66] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[66]
nios_data_from_the_niosInterface_1_0[67] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[67]
nios_data_from_the_niosInterface_1_0[68] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[68]
nios_data_from_the_niosInterface_1_0[69] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[69]
nios_data_from_the_niosInterface_1_0[70] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[70]
nios_data_from_the_niosInterface_1_0[71] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[71]
nios_data_from_the_niosInterface_1_0[72] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[72]
nios_data_from_the_niosInterface_1_0[73] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[73]
nios_data_from_the_niosInterface_1_0[74] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[74]
nios_data_from_the_niosInterface_1_0[75] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[75]
nios_data_from_the_niosInterface_1_0[76] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[76]
nios_data_from_the_niosInterface_1_0[77] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[77]
nios_data_from_the_niosInterface_1_0[78] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[78]
nios_data_from_the_niosInterface_1_0[79] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[79]
nios_data_from_the_niosInterface_1_0[80] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[80]
nios_data_from_the_niosInterface_1_0[81] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[81]
nios_data_from_the_niosInterface_1_0[82] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[82]
nios_data_from_the_niosInterface_1_0[83] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[83]
nios_data_from_the_niosInterface_1_0[84] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[84]
nios_data_from_the_niosInterface_1_0[85] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[85]
nios_data_from_the_niosInterface_1_0[86] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[86]
nios_data_from_the_niosInterface_1_0[87] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[87]
nios_data_from_the_niosInterface_1_0[88] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[88]
nios_data_from_the_niosInterface_1_0[89] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[89]
nios_data_from_the_niosInterface_1_0[90] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[90]
nios_data_from_the_niosInterface_1_0[91] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[91]
nios_data_from_the_niosInterface_1_0[92] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[92]
nios_data_from_the_niosInterface_1_0[93] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[93]
nios_data_from_the_niosInterface_1_0[94] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[94]
nios_data_from_the_niosInterface_1_0[95] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[95]
nios_data_from_the_niosInterface_1_0[96] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[96]
nios_data_from_the_niosInterface_1_0[97] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[97]
nios_data_from_the_niosInterface_1_0[98] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[98]
nios_data_from_the_niosInterface_1_0[99] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[99]
nios_data_from_the_niosInterface_1_0[100] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[100]
nios_data_from_the_niosInterface_1_0[101] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[101]
nios_data_from_the_niosInterface_1_0[102] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[102]
nios_data_from_the_niosInterface_1_0[103] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[103]
nios_data_from_the_niosInterface_1_0[104] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[104]
nios_data_from_the_niosInterface_1_0[105] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[105]
nios_data_from_the_niosInterface_1_0[106] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[106]
nios_data_from_the_niosInterface_1_0[107] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[107]
nios_data_from_the_niosInterface_1_0[108] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[108]
nios_data_from_the_niosInterface_1_0[109] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[109]
nios_data_from_the_niosInterface_1_0[110] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[110]
nios_data_from_the_niosInterface_1_0[111] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[111]
nios_data_from_the_niosInterface_1_0[112] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[112]
nios_data_from_the_niosInterface_1_0[113] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[113]
nios_data_from_the_niosInterface_1_0[114] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[114]
nios_data_from_the_niosInterface_1_0[115] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[115]
nios_data_from_the_niosInterface_1_0[116] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[116]
nios_data_from_the_niosInterface_1_0[117] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[117]
nios_data_from_the_niosInterface_1_0[118] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[118]
nios_data_from_the_niosInterface_1_0[119] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[119]
nios_data_from_the_niosInterface_1_0[120] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[120]
nios_data_from_the_niosInterface_1_0[121] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[121]
nios_data_from_the_niosInterface_1_0[122] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[122]
nios_data_from_the_niosInterface_1_0[123] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[123]
nios_data_from_the_niosInterface_1_0[124] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[124]
nios_data_from_the_niosInterface_1_0[125] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[125]
nios_data_from_the_niosInterface_1_0[126] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[126]
nios_data_from_the_niosInterface_1_0[127] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[127]
nios_data_from_the_niosInterface_1_0[128] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[128]
nios_data_from_the_niosInterface_1_0[129] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[129]
nios_data_from_the_niosInterface_1_0[130] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[130]
nios_data_from_the_niosInterface_1_0[131] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[131]
nios_data_from_the_niosInterface_1_0[132] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[132]
nios_data_from_the_niosInterface_1_0[133] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[133]
nios_data_from_the_niosInterface_1_0[134] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[134]
nios_data_from_the_niosInterface_1_0[135] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[135]
nios_data_from_the_niosInterface_1_0[136] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[136]
nios_data_from_the_niosInterface_1_0[137] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[137]
nios_data_from_the_niosInterface_1_0[138] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[138]
nios_data_from_the_niosInterface_1_0[139] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[139]
nios_data_from_the_niosInterface_1_0[140] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[140]
nios_data_from_the_niosInterface_1_0[141] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[141]
nios_data_from_the_niosInterface_1_0[142] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[142]
nios_data_from_the_niosInterface_1_0[143] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[143]
nios_data_from_the_niosInterface_1_0[144] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[144]
nios_data_from_the_niosInterface_1_0[145] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[145]
nios_data_from_the_niosInterface_1_0[146] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[146]
nios_data_from_the_niosInterface_1_0[147] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[147]
nios_data_from_the_niosInterface_1_0[148] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[148]
nios_data_from_the_niosInterface_1_0[149] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[149]
nios_data_from_the_niosInterface_1_0[150] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[150]
nios_data_from_the_niosInterface_1_0[151] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[151]
nios_data_from_the_niosInterface_1_0[152] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[152]
nios_data_from_the_niosInterface_1_0[153] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[153]
nios_data_from_the_niosInterface_1_0[154] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[154]
nios_data_from_the_niosInterface_1_0[155] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[155]
nios_data_from_the_niosInterface_1_0[156] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[156]
nios_data_from_the_niosInterface_1_0[157] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[157]
nios_data_from_the_niosInterface_1_0[158] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[158]
nios_data_from_the_niosInterface_1_0[159] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[159]
nios_data_from_the_niosInterface_1_0[160] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[160]
nios_data_from_the_niosInterface_1_0[161] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[161]
nios_data_from_the_niosInterface_1_0[162] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[162]
nios_data_from_the_niosInterface_1_0[163] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[163]
nios_data_from_the_niosInterface_1_0[164] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[164]
nios_data_from_the_niosInterface_1_0[165] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[165]
nios_data_from_the_niosInterface_1_0[166] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[166]
nios_data_from_the_niosInterface_1_0[167] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[167]
nios_data_from_the_niosInterface_1_0[168] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[168]
nios_data_from_the_niosInterface_1_0[169] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[169]
nios_data_from_the_niosInterface_1_0[170] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[170]
nios_data_from_the_niosInterface_1_0[171] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[171]
nios_data_from_the_niosInterface_1_0[172] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[172]
nios_data_from_the_niosInterface_1_0[173] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[173]
nios_data_from_the_niosInterface_1_0[174] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[174]
nios_data_from_the_niosInterface_1_0[175] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[175]
nios_data_from_the_niosInterface_1_0[176] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[176]
nios_data_from_the_niosInterface_1_0[177] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[177]
nios_data_from_the_niosInterface_1_0[178] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[178]
nios_data_from_the_niosInterface_1_0[179] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[179]
nios_data_from_the_niosInterface_1_0[180] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[180]
nios_data_from_the_niosInterface_1_0[181] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[181]
nios_data_from_the_niosInterface_1_0[182] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[182]
nios_data_from_the_niosInterface_1_0[183] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[183]
nios_data_from_the_niosInterface_1_0[184] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[184]
nios_data_from_the_niosInterface_1_0[185] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[185]
nios_data_from_the_niosInterface_1_0[186] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[186]
nios_data_from_the_niosInterface_1_0[187] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[187]
nios_data_from_the_niosInterface_1_0[188] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[188]
nios_data_from_the_niosInterface_1_0[189] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[189]
nios_data_from_the_niosInterface_1_0[190] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[190]
nios_data_from_the_niosInterface_1_0[191] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[191]
nios_data_from_the_niosInterface_1_0[192] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[192]
nios_data_from_the_niosInterface_1_0[193] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[193]
nios_data_from_the_niosInterface_1_0[194] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[194]
nios_data_from_the_niosInterface_1_0[195] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[195]
nios_data_from_the_niosInterface_1_0[196] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[196]
nios_data_from_the_niosInterface_1_0[197] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[197]
nios_data_from_the_niosInterface_1_0[198] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[198]
nios_data_from_the_niosInterface_1_0[199] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[199]
nios_data_from_the_niosInterface_1_0[200] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[200]
nios_data_from_the_niosInterface_1_0[201] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[201]
nios_data_from_the_niosInterface_1_0[202] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[202]
nios_data_from_the_niosInterface_1_0[203] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[203]
nios_data_from_the_niosInterface_1_0[204] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[204]
nios_data_from_the_niosInterface_1_0[205] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[205]
nios_data_from_the_niosInterface_1_0[206] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[206]
nios_data_from_the_niosInterface_1_0[207] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[207]
nios_data_from_the_niosInterface_1_0[208] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[208]
nios_data_from_the_niosInterface_1_0[209] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[209]
nios_data_from_the_niosInterface_1_0[210] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[210]
nios_data_from_the_niosInterface_1_0[211] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[211]
nios_data_from_the_niosInterface_1_0[212] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[212]
nios_data_from_the_niosInterface_1_0[213] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[213]
nios_data_from_the_niosInterface_1_0[214] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[214]
nios_data_from_the_niosInterface_1_0[215] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[215]
nios_data_from_the_niosInterface_1_0[216] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[216]
nios_data_from_the_niosInterface_1_0[217] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[217]
nios_data_from_the_niosInterface_1_0[218] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[218]
nios_data_from_the_niosInterface_1_0[219] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[219]
nios_data_from_the_niosInterface_1_0[220] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[220]
nios_data_from_the_niosInterface_1_0[221] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[221]
nios_data_from_the_niosInterface_1_0[222] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[222]
nios_data_from_the_niosInterface_1_0[223] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[223]
nios_data_from_the_niosInterface_1_0[224] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[224]
nios_data_from_the_niosInterface_1_0[225] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[225]
nios_data_from_the_niosInterface_1_0[226] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[226]
nios_data_from_the_niosInterface_1_0[227] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[227]
nios_data_from_the_niosInterface_1_0[228] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[228]
nios_data_from_the_niosInterface_1_0[229] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[229]
nios_data_from_the_niosInterface_1_0[230] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[230]
nios_data_from_the_niosInterface_1_0[231] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[231]
nios_data_from_the_niosInterface_1_0[232] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[232]
nios_data_from_the_niosInterface_1_0[233] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[233]
nios_data_from_the_niosInterface_1_0[234] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[234]
nios_data_from_the_niosInterface_1_0[235] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[235]
nios_data_from_the_niosInterface_1_0[236] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[236]
nios_data_from_the_niosInterface_1_0[237] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[237]
nios_data_from_the_niosInterface_1_0[238] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[238]
nios_data_from_the_niosInterface_1_0[239] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[239]
nios_data_from_the_niosInterface_1_0[240] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[240]
nios_data_from_the_niosInterface_1_0[241] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[241]
nios_data_from_the_niosInterface_1_0[242] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[242]
nios_data_from_the_niosInterface_1_0[243] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[243]
nios_data_from_the_niosInterface_1_0[244] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[244]
nios_data_from_the_niosInterface_1_0[245] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[245]
nios_data_from_the_niosInterface_1_0[246] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[246]
nios_data_from_the_niosInterface_1_0[247] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[247]
nios_data_from_the_niosInterface_1_0[248] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[248]
nios_data_from_the_niosInterface_1_0[249] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[249]
nios_data_from_the_niosInterface_1_0[250] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[250]
nios_data_from_the_niosInterface_1_0[251] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[251]
nios_data_from_the_niosInterface_1_0[252] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[252]
nios_data_from_the_niosInterface_1_0[253] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[253]
nios_data_from_the_niosInterface_1_0[254] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[254]
nios_data_from_the_niosInterface_1_0[255] <= niosInterface_1_0:the_niosInterface_1_0.nios_data[255]
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr[0]
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr[1]
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr[2]
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr[3]
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr[4]
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr[5]
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr[6]
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr[7]
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr[8]
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr[9]
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr[10]
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr[11]
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba[0]
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba[1]
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq[0]
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq[1]
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq[2]
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq[3]
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq[4]
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq[5]
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq[6]
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq[7]
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq[8]
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq[9]
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq[10]
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq[11]
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq[12]
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq[13]
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq[14]
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq[15]
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm[0]
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm[1]
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
Cur_Row_in_to_the_skygen_0[0] => skygen_0:the_skygen_0.Cur_Row_in[0]
Cur_Row_in_to_the_skygen_0[1] => skygen_0:the_skygen_0.Cur_Row_in[1]
Cur_Row_in_to_the_skygen_0[2] => skygen_0:the_skygen_0.Cur_Row_in[2]
Cur_Row_in_to_the_skygen_0[3] => skygen_0:the_skygen_0.Cur_Row_in[3]
Cur_Row_in_to_the_skygen_0[4] => skygen_0:the_skygen_0.Cur_Row_in[4]
Cur_Row_in_to_the_skygen_0[5] => skygen_0:the_skygen_0.Cur_Row_in[5]
Cur_Row_in_to_the_skygen_0[6] => skygen_0:the_skygen_0.Cur_Row_in[6]
Cur_Row_in_to_the_skygen_0[7] => skygen_0:the_skygen_0.Cur_Row_in[7]
Cur_Row_in_to_the_skygen_0[8] => skygen_0:the_skygen_0.Cur_Row_in[8]
Cur_Row_in_to_the_skygen_0[9] => skygen_0:the_skygen_0.Cur_Row_in[9]
FB_angle_in_to_the_skygen_0[0] => skygen_0:the_skygen_0.FB_angle_in[0]
FB_angle_in_to_the_skygen_0[1] => skygen_0:the_skygen_0.FB_angle_in[1]
FB_angle_in_to_the_skygen_0[2] => skygen_0:the_skygen_0.FB_angle_in[2]
FB_angle_in_to_the_skygen_0[3] => skygen_0:the_skygen_0.FB_angle_in[3]
FB_angle_in_to_the_skygen_0[4] => skygen_0:the_skygen_0.FB_angle_in[4]
FB_angle_in_to_the_skygen_0[5] => skygen_0:the_skygen_0.FB_angle_in[5]
FB_angle_in_to_the_skygen_0[6] => skygen_0:the_skygen_0.FB_angle_in[6]
FB_angle_in_to_the_skygen_0[7] => skygen_0:the_skygen_0.FB_angle_in[7]
FB_angle_in_to_the_skygen_0[8] => skygen_0:the_skygen_0.FB_angle_in[8]
FB_angle_in_to_the_skygen_0[9] => skygen_0:the_skygen_0.FB_angle_in[9]
SRAM_ADDR_from_the_skygen_0[0] <= skygen_0:the_skygen_0.SRAM_ADDR[0]
SRAM_ADDR_from_the_skygen_0[1] <= skygen_0:the_skygen_0.SRAM_ADDR[1]
SRAM_ADDR_from_the_skygen_0[2] <= skygen_0:the_skygen_0.SRAM_ADDR[2]
SRAM_ADDR_from_the_skygen_0[3] <= skygen_0:the_skygen_0.SRAM_ADDR[3]
SRAM_ADDR_from_the_skygen_0[4] <= skygen_0:the_skygen_0.SRAM_ADDR[4]
SRAM_ADDR_from_the_skygen_0[5] <= skygen_0:the_skygen_0.SRAM_ADDR[5]
SRAM_ADDR_from_the_skygen_0[6] <= skygen_0:the_skygen_0.SRAM_ADDR[6]
SRAM_ADDR_from_the_skygen_0[7] <= skygen_0:the_skygen_0.SRAM_ADDR[7]
SRAM_ADDR_from_the_skygen_0[8] <= skygen_0:the_skygen_0.SRAM_ADDR[8]
SRAM_ADDR_from_the_skygen_0[9] <= skygen_0:the_skygen_0.SRAM_ADDR[9]
SRAM_ADDR_from_the_skygen_0[10] <= skygen_0:the_skygen_0.SRAM_ADDR[10]
SRAM_ADDR_from_the_skygen_0[11] <= skygen_0:the_skygen_0.SRAM_ADDR[11]
SRAM_ADDR_from_the_skygen_0[12] <= skygen_0:the_skygen_0.SRAM_ADDR[12]
SRAM_ADDR_from_the_skygen_0[13] <= skygen_0:the_skygen_0.SRAM_ADDR[13]
SRAM_ADDR_from_the_skygen_0[14] <= skygen_0:the_skygen_0.SRAM_ADDR[14]
SRAM_ADDR_from_the_skygen_0[15] <= skygen_0:the_skygen_0.SRAM_ADDR[15]
SRAM_ADDR_from_the_skygen_0[16] <= skygen_0:the_skygen_0.SRAM_ADDR[16]
SRAM_ADDR_from_the_skygen_0[17] <= skygen_0:the_skygen_0.SRAM_ADDR[17]
SRAM_CE_N_from_the_skygen_0 <= skygen_0:the_skygen_0.SRAM_CE_N
SRAM_DQ_to_and_from_the_skygen_0[0] <> skygen_0:the_skygen_0.SRAM_DQ[0]
SRAM_DQ_to_and_from_the_skygen_0[1] <> skygen_0:the_skygen_0.SRAM_DQ[1]
SRAM_DQ_to_and_from_the_skygen_0[2] <> skygen_0:the_skygen_0.SRAM_DQ[2]
SRAM_DQ_to_and_from_the_skygen_0[3] <> skygen_0:the_skygen_0.SRAM_DQ[3]
SRAM_DQ_to_and_from_the_skygen_0[4] <> skygen_0:the_skygen_0.SRAM_DQ[4]
SRAM_DQ_to_and_from_the_skygen_0[5] <> skygen_0:the_skygen_0.SRAM_DQ[5]
SRAM_DQ_to_and_from_the_skygen_0[6] <> skygen_0:the_skygen_0.SRAM_DQ[6]
SRAM_DQ_to_and_from_the_skygen_0[7] <> skygen_0:the_skygen_0.SRAM_DQ[7]
SRAM_DQ_to_and_from_the_skygen_0[8] <> skygen_0:the_skygen_0.SRAM_DQ[8]
SRAM_DQ_to_and_from_the_skygen_0[9] <> skygen_0:the_skygen_0.SRAM_DQ[9]
SRAM_DQ_to_and_from_the_skygen_0[10] <> skygen_0:the_skygen_0.SRAM_DQ[10]
SRAM_DQ_to_and_from_the_skygen_0[11] <> skygen_0:the_skygen_0.SRAM_DQ[11]
SRAM_DQ_to_and_from_the_skygen_0[12] <> skygen_0:the_skygen_0.SRAM_DQ[12]
SRAM_DQ_to_and_from_the_skygen_0[13] <> skygen_0:the_skygen_0.SRAM_DQ[13]
SRAM_DQ_to_and_from_the_skygen_0[14] <> skygen_0:the_skygen_0.SRAM_DQ[14]
SRAM_DQ_to_and_from_the_skygen_0[15] <> skygen_0:the_skygen_0.SRAM_DQ[15]
SRAM_LB_N_from_the_skygen_0 <= skygen_0:the_skygen_0.SRAM_LB_N
SRAM_OE_N_from_the_skygen_0 <= skygen_0:the_skygen_0.SRAM_OE_N
SRAM_UB_N_from_the_skygen_0 <= skygen_0:the_skygen_0.SRAM_UB_N
SRAM_WE_N_from_the_skygen_0 <= skygen_0:the_skygen_0.SRAM_WE_N
Sky_pixel_from_the_skygen_0[0] <= skygen_0:the_skygen_0.Sky_pixel[0]
Sky_pixel_from_the_skygen_0[1] <= skygen_0:the_skygen_0.Sky_pixel[1]
Sky_pixel_from_the_skygen_0[2] <= skygen_0:the_skygen_0.Sky_pixel[2]
Sky_pixel_from_the_skygen_0[3] <= skygen_0:the_skygen_0.Sky_pixel[3]
Sky_pixel_from_the_skygen_0[4] <= skygen_0:the_skygen_0.Sky_pixel[4]
Sky_pixel_from_the_skygen_0[5] <= skygen_0:the_skygen_0.Sky_pixel[5]
Sky_pixel_from_the_skygen_0[6] <= skygen_0:the_skygen_0.Sky_pixel[6]
Sky_pixel_from_the_skygen_0[7] <= skygen_0:the_skygen_0.Sky_pixel[7]
Sram_mux_out_from_the_skygen_0 <= skygen_0:the_skygen_0.Sram_mux_out


|top|new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN49
cpu_0_data_master_address_to_slave[12] => Equal0.IN48
cpu_0_data_master_address_to_slave[13] => Equal0.IN47
cpu_0_data_master_address_to_slave[14] => Equal0.IN46
cpu_0_data_master_address_to_slave[15] => Equal0.IN45
cpu_0_data_master_address_to_slave[16] => Equal0.IN44
cpu_0_data_master_address_to_slave[17] => Equal0.IN43
cpu_0_data_master_address_to_slave[18] => Equal0.IN42
cpu_0_data_master_address_to_slave[19] => Equal0.IN41
cpu_0_data_master_address_to_slave[20] => Equal0.IN40
cpu_0_data_master_address_to_slave[21] => Equal0.IN39
cpu_0_data_master_address_to_slave[22] => Equal0.IN38
cpu_0_data_master_address_to_slave[23] => Equal0.IN37
cpu_0_data_master_address_to_slave[24] => Equal0.IN36
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN48
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN47
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN46
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN45
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN44
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN43
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN42
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN41
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN40
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN39
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN38
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN37
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN36
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_dbs_rdv_counter[0].CLK
clk => cpu_0_data_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => internal_cpu_0_data_master_dbs_address[0].CLK
clk => internal_cpu_0_data_master_dbs_address[1].CLK
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => internal_cpu_0_data_master_latency_counter.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideOr0.IN0
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideOr0.IN1
cpu_0_data_master_byteenable_skygen_0_avalon_slave_0[0] => WideOr1.IN0
cpu_0_data_master_byteenable_skygen_0_avalon_slave_0[1] => WideOr1.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_de2_ps2_0_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_de2_ps2_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_de2_ps2_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_niosInterface_1_0_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => r_0.IN0
cpu_0_data_master_granted_sdram_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_skygen_0_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_skygen_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_skygen_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0 => r_1.IN1
cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0 => r_1.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_de2_ps2_0_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_niosInterface_1_0_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => process_6.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_dbs_rdv_counter[1].ENA
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_dbs_rdv_counter[0].ENA
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_skygen_0_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0 => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0 => Add1.IN1
cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0 => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_niosInterface_1_0_avalon_slave_0 => r_0.IN1
cpu_0_data_master_requests_sdram_0_s1 => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sdram_0_s1 => r_0.IN1
cpu_0_data_master_requests_skygen_0_avalon_slave_0 => A_WE_StdLogicVector.DATAA
cpu_0_data_master_requests_skygen_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_skygen_0_avalon_slave_0 => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_de2_ps2_0_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN1
d1_de2_ps2_0_avalon_slave_0_end_xfer => r_0.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_niosInterface_1_0_avalon_slave_0_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_skygen_0_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN1
d1_skygen_0_avalon_slave_0_end_xfer => r_1.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[0] => dbs_8_reg_segment_0[0].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[0] => dbs_8_reg_segment_1[0].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[0] => dbs_8_reg_segment_2[0].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[1] => dbs_8_reg_segment_0[1].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[1] => dbs_8_reg_segment_1[1].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[1] => dbs_8_reg_segment_2[1].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[2] => dbs_8_reg_segment_0[2].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[2] => dbs_8_reg_segment_1[2].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[2] => dbs_8_reg_segment_2[2].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[3] => dbs_8_reg_segment_0[3].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[3] => dbs_8_reg_segment_1[3].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[3] => dbs_8_reg_segment_2[3].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[4] => dbs_8_reg_segment_0[4].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[4] => dbs_8_reg_segment_1[4].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[4] => dbs_8_reg_segment_2[4].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[5] => dbs_8_reg_segment_0[5].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[5] => dbs_8_reg_segment_1[5].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[5] => dbs_8_reg_segment_2[5].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[6] => dbs_8_reg_segment_0[6].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[6] => dbs_8_reg_segment_1[6].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[6] => dbs_8_reg_segment_2[6].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
de2_ps2_0_avalon_slave_0_readdata_from_sa[7] => dbs_8_reg_segment_0[7].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[7] => dbs_8_reg_segment_1[7].DATAIN
de2_ps2_0_avalon_slave_0_readdata_from_sa[7] => dbs_8_reg_segment_2[7].DATAIN
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
niosInterface_1_0_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_0_data_master_latency_counter.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1
skygen_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
skygen_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
skygen_0_avalon_slave_0_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= internal_cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= internal_cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= <GND>
cpu_0_data_master_irq[2] <= <GND>
cpu_0_data_master_irq[3] <= <GND>
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_latency_counter <= internal_cpu_0_data_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => internal_cpu_0_instruction_master_dbs_address[0].CLK
clk => internal_cpu_0_instruction_master_dbs_address[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => internal_cpu_0_instruction_master_latency_counter.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_0.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => process_2.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[0].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[1].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => Add1.IN2
cpu_0_instruction_master_requests_sdram_0_s1 => r_0.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[1].ACLR
reset_n => internal_cpu_0_instruction_master_latency_counter.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= internal_cpu_0_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= internal_cpu_0_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= internal_cpu_0_instruction_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0
clk => cpu_0_test_bench:the_cpu_0_test_bench.clk
clk => M_ctrl_late_result.CLK
clk => E_ctrl_late_result.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_rdctl_inst.CLK
clk => M_ctrl_wrctl_inst.CLK
clk => D_ctrl_src2_choose_imm.CLK
clk => D_ctrl_ignore_dst.CLK
clk => D_ctrl_b_is_dst.CLK
clk => D_ctrl_b_not_src.CLK
clk => D_ctrl_a_not_src.CLK
clk => A_ctrl_dc_nowb_inv.CLK
clk => M_ctrl_dc_nowb_inv.CLK
clk => A_ctrl_dc_addr_inv.CLK
clk => M_ctrl_dc_addr_inv.CLK
clk => A_ctrl_dc_index_inv.CLK
clk => M_ctrl_dc_index_inv.CLK
clk => A_ctrl_dc_addr_wb_inv.CLK
clk => M_ctrl_dc_addr_wb_inv.CLK
clk => A_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_mem.CLK
clk => M_ctrl_ld_st.CLK
clk => A_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => A_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld.CLK
clk => A_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => M_ctrl_ld8_ld16.CLK
clk => A_ctrl_ld16.CLK
clk => M_ctrl_ld16.CLK
clk => M_ctrl_ld8.CLK
clk => E_ctrl_alu_signed_comparison.CLK
clk => E_ctrl_alu_subtract.CLK
clk => D_ctrl_br.CLK
clk => M_ctrl_br_always_pred_taken.CLK
clk => E_ctrl_br_always_pred_taken.CLK
clk => D_ctrl_br_uncond.CLK
clk => M_ctrl_br_cond.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_cmp.CLK
clk => D_ctrl_unsigned_lo_imm16.CLK
clk => D_ctrl_hi_imm16.CLK
clk => E_ctrl_logic.CLK
clk => E_ctrl_rot.CLK
clk => A_ctrl_shift_rot.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_right_arith.CLK
clk => E_ctrl_shift_rot_left.CLK
clk => E_ctrl_retaddr.CLK
clk => M_ctrl_crst.CLK
clk => E_ctrl_crst.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_break.CLK
clk => A_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_exception.CLK
clk => D_ctrl_implicit_dst_eretaddr.CLK
clk => D_ctrl_implicit_dst_retaddr.CLK
clk => A_ctrl_div.CLK
clk => M_ctrl_div.CLK
clk => E_ctrl_div.CLK
clk => E_ctrl_div_signed.CLK
clk => A_ctrl_mul_lsw.CLK
clk => M_ctrl_mul_lsw.CLK
clk => E_ctrl_mul_lsw.CLK
clk => D_ctrl_jmp_direct.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => M_ctrl_invalidate_i.CLK
clk => M_ctrl_ld_st_non_bypass.CLK
clk => M_ctrl_st_non_bypass.CLK
clk => A_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_st_bypass_or_dcache_management.CLK
clk => A_ctrl_ld_st_bypass.CLK
clk => M_ctrl_ld_st_bypass.CLK
clk => A_ctrl_st_bypass.CLK
clk => M_ctrl_st_bypass.CLK
clk => A_ctrl_ld_bypass.CLK
clk => M_ctrl_ld_bypass.CLK
clk => A_mul_stall_d3.CLK
clk => A_mul_stall_d2.CLK
clk => A_mul_stall_d1.CLK
clk => A_mul_stall.CLK
clk => A_mul_cnt[0].CLK
clk => A_mul_cnt[1].CLK
clk => A_mul_cnt[2].CLK
clk => A_mul_result[0].CLK
clk => A_mul_result[1].CLK
clk => A_mul_result[2].CLK
clk => A_mul_result[3].CLK
clk => A_mul_result[4].CLK
clk => A_mul_result[5].CLK
clk => A_mul_result[6].CLK
clk => A_mul_result[7].CLK
clk => A_mul_result[8].CLK
clk => A_mul_result[9].CLK
clk => A_mul_result[10].CLK
clk => A_mul_result[11].CLK
clk => A_mul_result[12].CLK
clk => A_mul_result[13].CLK
clk => A_mul_result[14].CLK
clk => A_mul_result[15].CLK
clk => A_mul_result[16].CLK
clk => A_mul_result[17].CLK
clk => A_mul_result[18].CLK
clk => A_mul_result[19].CLK
clk => A_mul_result[20].CLK
clk => A_mul_result[21].CLK
clk => A_mul_result[22].CLK
clk => A_mul_result[23].CLK
clk => A_mul_result[24].CLK
clk => A_mul_result[25].CLK
clk => A_mul_result[26].CLK
clk => A_mul_result[27].CLK
clk => A_mul_result[28].CLK
clk => A_mul_result[29].CLK
clk => A_mul_result[30].CLK
clk => A_mul_result[31].CLK
clk => A_mul_partial_prod[0].CLK
clk => A_mul_partial_prod[1].CLK
clk => A_mul_partial_prod[2].CLK
clk => A_mul_partial_prod[3].CLK
clk => A_mul_partial_prod[4].CLK
clk => A_mul_partial_prod[5].CLK
clk => A_mul_partial_prod[6].CLK
clk => A_mul_partial_prod[7].CLK
clk => A_mul_partial_prod[8].CLK
clk => A_mul_partial_prod[9].CLK
clk => A_mul_partial_prod[10].CLK
clk => A_mul_partial_prod[11].CLK
clk => A_mul_partial_prod[12].CLK
clk => A_mul_partial_prod[13].CLK
clk => A_mul_partial_prod[14].CLK
clk => A_mul_partial_prod[15].CLK
clk => A_mul_partial_prod[16].CLK
clk => A_mul_partial_prod[17].CLK
clk => A_mul_partial_prod[18].CLK
clk => A_mul_partial_prod[19].CLK
clk => A_mul_partial_prod[20].CLK
clk => A_mul_partial_prod[21].CLK
clk => A_mul_partial_prod[22].CLK
clk => A_mul_partial_prod[23].CLK
clk => A_mul_partial_prod[24].CLK
clk => A_mul_partial_prod[25].CLK
clk => A_mul_partial_prod[26].CLK
clk => A_mul_partial_prod[27].CLK
clk => A_mul_partial_prod[28].CLK
clk => A_mul_partial_prod[29].CLK
clk => A_mul_partial_prod[30].CLK
clk => A_mul_partial_prod[31].CLK
clk => A_mul_src2[0].CLK
clk => A_mul_src2[1].CLK
clk => A_mul_src2[2].CLK
clk => A_mul_src2[3].CLK
clk => A_mul_src2[4].CLK
clk => A_mul_src2[5].CLK
clk => A_mul_src2[6].CLK
clk => A_mul_src2[7].CLK
clk => A_mul_src2[8].CLK
clk => A_mul_src2[9].CLK
clk => A_mul_src2[10].CLK
clk => A_mul_src2[11].CLK
clk => A_mul_src2[12].CLK
clk => A_mul_src2[13].CLK
clk => A_mul_src2[14].CLK
clk => A_mul_src2[15].CLK
clk => A_mul_src2[16].CLK
clk => A_mul_src2[17].CLK
clk => A_mul_src2[18].CLK
clk => A_mul_src2[19].CLK
clk => A_mul_src2[20].CLK
clk => A_mul_src2[21].CLK
clk => A_mul_src2[22].CLK
clk => A_mul_src2[23].CLK
clk => A_mul_src2[24].CLK
clk => A_mul_src2[25].CLK
clk => A_mul_src2[26].CLK
clk => A_mul_src2[27].CLK
clk => A_mul_src2[28].CLK
clk => A_mul_src2[29].CLK
clk => A_mul_src2[30].CLK
clk => A_mul_src2[31].CLK
clk => A_mul_src1[0].CLK
clk => A_mul_src1[1].CLK
clk => A_mul_src1[2].CLK
clk => A_mul_src1[3].CLK
clk => A_mul_src1[4].CLK
clk => A_mul_src1[5].CLK
clk => A_mul_src1[6].CLK
clk => A_mul_src1[7].CLK
clk => A_mul_src1[8].CLK
clk => A_mul_src1[9].CLK
clk => A_mul_src1[10].CLK
clk => A_mul_src1[11].CLK
clk => A_mul_src1[12].CLK
clk => A_mul_src1[13].CLK
clk => A_mul_src1[14].CLK
clk => A_mul_src1[15].CLK
clk => A_mul_src1[16].CLK
clk => A_mul_src1[17].CLK
clk => A_mul_src1[18].CLK
clk => A_mul_src1[19].CLK
clk => A_mul_src1[20].CLK
clk => A_mul_src1[21].CLK
clk => A_mul_src1[22].CLK
clk => A_mul_src1[23].CLK
clk => A_mul_src1[24].CLK
clk => A_mul_src1[25].CLK
clk => A_mul_src1[26].CLK
clk => A_mul_src1[27].CLK
clk => A_mul_src1[28].CLK
clk => A_mul_src1[29].CLK
clk => A_mul_src1[30].CLK
clk => A_mul_src1[31].CLK
clk => A_valid_wrctl_ienable.CLK
clk => E_compare_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_logic_op[1].CLK
clk => E_src2_reg[0].CLK
clk => E_src2_reg[1].CLK
clk => E_src2_reg[2].CLK
clk => E_src2_reg[3].CLK
clk => E_src2_reg[4].CLK
clk => E_src2_reg[5].CLK
clk => E_src2_reg[6].CLK
clk => E_src2_reg[7].CLK
clk => E_src2_reg[8].CLK
clk => E_src2_reg[9].CLK
clk => E_src2_reg[10].CLK
clk => E_src2_reg[11].CLK
clk => E_src2_reg[12].CLK
clk => E_src2_reg[13].CLK
clk => E_src2_reg[14].CLK
clk => E_src2_reg[15].CLK
clk => E_src2_reg[16].CLK
clk => E_src2_reg[17].CLK
clk => E_src2_reg[18].CLK
clk => E_src2_reg[19].CLK
clk => E_src2_reg[20].CLK
clk => E_src2_reg[21].CLK
clk => E_src2_reg[22].CLK
clk => E_src2_reg[23].CLK
clk => E_src2_reg[24].CLK
clk => E_src2_reg[25].CLK
clk => E_src2_reg[26].CLK
clk => E_src2_reg[27].CLK
clk => E_src2_reg[28].CLK
clk => E_src2_reg[29].CLK
clk => E_src2_reg[30].CLK
clk => E_src2_reg[31].CLK
clk => E_src2[0].CLK
clk => E_src2[1].CLK
clk => E_src2[2].CLK
clk => E_src2[3].CLK
clk => E_src2[4].CLK
clk => E_src2[5].CLK
clk => E_src2[6].CLK
clk => E_src2[7].CLK
clk => E_src2[8].CLK
clk => E_src2[9].CLK
clk => E_src2[10].CLK
clk => E_src2[11].CLK
clk => E_src2[12].CLK
clk => E_src2[13].CLK
clk => E_src2[14].CLK
clk => E_src2[15].CLK
clk => E_src2[16].CLK
clk => E_src2[17].CLK
clk => E_src2[18].CLK
clk => E_src2[19].CLK
clk => E_src2[20].CLK
clk => E_src2[21].CLK
clk => E_src2[22].CLK
clk => E_src2[23].CLK
clk => E_src2[24].CLK
clk => E_src2[25].CLK
clk => E_src2[26].CLK
clk => E_src2[27].CLK
clk => E_src2[28].CLK
clk => E_src2[29].CLK
clk => E_src2[30].CLK
clk => E_src2[31].CLK
clk => E_src1[0].CLK
clk => E_src1[1].CLK
clk => E_src1[2].CLK
clk => E_src1[3].CLK
clk => E_src1[4].CLK
clk => E_src1[5].CLK
clk => E_src1[6].CLK
clk => E_src1[7].CLK
clk => E_src1[8].CLK
clk => E_src1[9].CLK
clk => E_src1[10].CLK
clk => E_src1[11].CLK
clk => E_src1[12].CLK
clk => E_src1[13].CLK
clk => E_src1[14].CLK
clk => E_src1[15].CLK
clk => E_src1[16].CLK
clk => E_src1[17].CLK
clk => E_src1[18].CLK
clk => E_src1[19].CLK
clk => E_src1[20].CLK
clk => E_src1[21].CLK
clk => E_src1[22].CLK
clk => E_src1[23].CLK
clk => E_src1[24].CLK
clk => E_src1[25].CLK
clk => E_src1[26].CLK
clk => E_src1[27].CLK
clk => E_src1[28].CLK
clk => E_src1[29].CLK
clk => E_src1[30].CLK
clk => E_src1[31].CLK
clk => W_regnum_b_cmp_D.CLK
clk => A_regnum_b_cmp_D.CLK
clk => M_regnum_b_cmp_D.CLK
clk => E_regnum_b_cmp_D.CLK
clk => W_regnum_a_cmp_D.CLK
clk => A_regnum_a_cmp_D.CLK
clk => M_regnum_a_cmp_D.CLK
clk => E_regnum_a_cmp_D.CLK
clk => W_dst_regnum[0].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[4].CLK
clk => W_wr_dst_reg.CLK
clk => W_valid.CLK
clk => W_iw[0].CLK
clk => W_iw[1].CLK
clk => W_iw[2].CLK
clk => W_iw[3].CLK
clk => W_iw[4].CLK
clk => W_iw[5].CLK
clk => W_iw[6].CLK
clk => W_iw[7].CLK
clk => W_iw[8].CLK
clk => W_iw[9].CLK
clk => W_iw[10].CLK
clk => W_iw[11].CLK
clk => W_iw[12].CLK
clk => W_iw[13].CLK
clk => W_iw[14].CLK
clk => W_iw[15].CLK
clk => W_iw[16].CLK
clk => W_iw[17].CLK
clk => W_iw[18].CLK
clk => W_iw[19].CLK
clk => W_iw[20].CLK
clk => W_iw[21].CLK
clk => W_iw[22].CLK
clk => W_iw[23].CLK
clk => W_iw[24].CLK
clk => W_iw[25].CLK
clk => W_iw[26].CLK
clk => W_iw[27].CLK
clk => W_iw[28].CLK
clk => W_iw[29].CLK
clk => W_iw[30].CLK
clk => W_iw[31].CLK
clk => W_wr_data[0].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[31].CLK
clk => A_slow_inst_result[0].CLK
clk => A_slow_inst_result[1].CLK
clk => A_slow_inst_result[2].CLK
clk => A_slow_inst_result[3].CLK
clk => A_slow_inst_result[4].CLK
clk => A_slow_inst_result[5].CLK
clk => A_slow_inst_result[6].CLK
clk => A_slow_inst_result[7].CLK
clk => A_slow_inst_result[8].CLK
clk => A_slow_inst_result[9].CLK
clk => A_slow_inst_result[10].CLK
clk => A_slow_inst_result[11].CLK
clk => A_slow_inst_result[12].CLK
clk => A_slow_inst_result[13].CLK
clk => A_slow_inst_result[14].CLK
clk => A_slow_inst_result[15].CLK
clk => A_slow_inst_result[16].CLK
clk => A_slow_inst_result[17].CLK
clk => A_slow_inst_result[18].CLK
clk => A_slow_inst_result[19].CLK
clk => A_slow_inst_result[20].CLK
clk => A_slow_inst_result[21].CLK
clk => A_slow_inst_result[22].CLK
clk => A_slow_inst_result[23].CLK
clk => A_slow_inst_result[24].CLK
clk => A_slow_inst_result[25].CLK
clk => A_slow_inst_result[26].CLK
clk => A_slow_inst_result[27].CLK
clk => A_slow_inst_result[28].CLK
clk => A_slow_inst_result[29].CLK
clk => A_slow_inst_result[30].CLK
clk => A_slow_inst_result[31].CLK
clk => A_slow_inst_sel.CLK
clk => A_div_done.CLK
clk => A_wr_dst_reg_from_M.CLK
clk => A_mem_baddr[0].CLK
clk => A_mem_baddr[1].CLK
clk => A_mem_baddr[2].CLK
clk => A_mem_baddr[3].CLK
clk => A_mem_baddr[4].CLK
clk => A_mem_baddr[5].CLK
clk => A_mem_baddr[6].CLK
clk => A_mem_baddr[7].CLK
clk => A_mem_baddr[8].CLK
clk => A_mem_baddr[9].CLK
clk => A_mem_baddr[10].CLK
clk => A_mem_baddr[11].CLK
clk => A_mem_baddr[12].CLK
clk => A_mem_baddr[13].CLK
clk => A_mem_baddr[14].CLK
clk => A_mem_baddr[15].CLK
clk => A_mem_baddr[16].CLK
clk => A_mem_baddr[17].CLK
clk => A_mem_baddr[18].CLK
clk => A_mem_baddr[19].CLK
clk => A_mem_baddr[20].CLK
clk => A_mem_baddr[21].CLK
clk => A_mem_baddr[22].CLK
clk => A_mem_baddr[23].CLK
clk => A_mem_baddr[24].CLK
clk => A_cmp_result.CLK
clk => A_ld_align_byte2_byte3_fill.CLK
clk => A_ld_align_byte1_fill.CLK
clk => A_ld_align_sh8.CLK
clk => A_ld_align_sh16.CLK
clk => A_dst_regnum_from_M[0].CLK
clk => A_dst_regnum_from_M[1].CLK
clk => A_dst_regnum_from_M[2].CLK
clk => A_dst_regnum_from_M[3].CLK
clk => A_dst_regnum_from_M[4].CLK
clk => A_st_data[0].CLK
clk => A_st_data[1].CLK
clk => A_st_data[2].CLK
clk => A_st_data[3].CLK
clk => A_st_data[4].CLK
clk => A_st_data[5].CLK
clk => A_st_data[6].CLK
clk => A_st_data[7].CLK
clk => A_st_data[8].CLK
clk => A_st_data[9].CLK
clk => A_st_data[10].CLK
clk => A_st_data[11].CLK
clk => A_st_data[12].CLK
clk => A_st_data[13].CLK
clk => A_st_data[14].CLK
clk => A_st_data[15].CLK
clk => A_st_data[16].CLK
clk => A_st_data[17].CLK
clk => A_st_data[18].CLK
clk => A_st_data[19].CLK
clk => A_st_data[20].CLK
clk => A_st_data[21].CLK
clk => A_st_data[22].CLK
clk => A_st_data[23].CLK
clk => A_st_data[24].CLK
clk => A_st_data[25].CLK
clk => A_st_data[26].CLK
clk => A_st_data[27].CLK
clk => A_st_data[28].CLK
clk => A_st_data[29].CLK
clk => A_st_data[30].CLK
clk => A_st_data[31].CLK
clk => A_mem_byte_en[0].CLK
clk => A_mem_byte_en[1].CLK
clk => A_mem_byte_en[2].CLK
clk => A_mem_byte_en[3].CLK
clk => A_inst_result[0].CLK
clk => A_inst_result[1].CLK
clk => A_inst_result[2].CLK
clk => A_inst_result[3].CLK
clk => A_inst_result[4].CLK
clk => A_inst_result[5].CLK
clk => A_inst_result[6].CLK
clk => A_inst_result[7].CLK
clk => A_inst_result[8].CLK
clk => A_inst_result[9].CLK
clk => A_inst_result[10].CLK
clk => A_inst_result[11].CLK
clk => A_inst_result[12].CLK
clk => A_inst_result[13].CLK
clk => A_inst_result[14].CLK
clk => A_inst_result[15].CLK
clk => A_inst_result[16].CLK
clk => A_inst_result[17].CLK
clk => A_inst_result[18].CLK
clk => A_inst_result[19].CLK
clk => A_inst_result[20].CLK
clk => A_inst_result[21].CLK
clk => A_inst_result[22].CLK
clk => A_inst_result[23].CLK
clk => A_inst_result[24].CLK
clk => A_inst_result[25].CLK
clk => A_inst_result[26].CLK
clk => A_inst_result[27].CLK
clk => A_inst_result[28].CLK
clk => A_inst_result[29].CLK
clk => A_inst_result[30].CLK
clk => A_inst_result[31].CLK
clk => A_iw[0].CLK
clk => A_iw[1].CLK
clk => A_iw[2].CLK
clk => A_iw[3].CLK
clk => A_iw[4].CLK
clk => A_iw[5].CLK
clk => A_iw[6].CLK
clk => A_iw[7].CLK
clk => A_iw[8].CLK
clk => A_iw[9].CLK
clk => A_iw[10].CLK
clk => A_iw[11].CLK
clk => A_iw[12].CLK
clk => A_iw[13].CLK
clk => A_iw[14].CLK
clk => A_iw[15].CLK
clk => A_iw[16].CLK
clk => A_iw[17].CLK
clk => A_iw[18].CLK
clk => A_iw[19].CLK
clk => A_iw[20].CLK
clk => A_iw[21].CLK
clk => A_iw[22].CLK
clk => A_iw[23].CLK
clk => A_iw[24].CLK
clk => A_iw[25].CLK
clk => A_iw[26].CLK
clk => A_iw[27].CLK
clk => A_iw[28].CLK
clk => A_iw[29].CLK
clk => A_iw[30].CLK
clk => A_iw[31].CLK
clk => A_valid.CLK
clk => M_sel_data_master.CLK
clk => M_pipe_flush_waddr[0].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush_waddr[16].CLK
clk => M_pipe_flush_waddr[17].CLK
clk => M_pipe_flush_waddr[18].CLK
clk => M_pipe_flush_waddr[19].CLK
clk => M_pipe_flush_waddr[20].CLK
clk => M_pipe_flush_waddr[21].CLK
clk => M_pipe_flush_waddr[22].CLK
clk => M_pipe_flush.CLK
clk => M_target_pcb[0].CLK
clk => M_target_pcb[1].CLK
clk => M_target_pcb[2].CLK
clk => M_target_pcb[3].CLK
clk => M_target_pcb[4].CLK
clk => M_target_pcb[5].CLK
clk => M_target_pcb[6].CLK
clk => M_target_pcb[7].CLK
clk => M_target_pcb[8].CLK
clk => M_target_pcb[9].CLK
clk => M_target_pcb[10].CLK
clk => M_target_pcb[11].CLK
clk => M_target_pcb[12].CLK
clk => M_target_pcb[13].CLK
clk => M_target_pcb[14].CLK
clk => M_target_pcb[15].CLK
clk => M_target_pcb[16].CLK
clk => M_target_pcb[17].CLK
clk => M_target_pcb[18].CLK
clk => M_target_pcb[19].CLK
clk => M_target_pcb[20].CLK
clk => M_target_pcb[21].CLK
clk => M_target_pcb[22].CLK
clk => M_target_pcb[23].CLK
clk => M_target_pcb[24].CLK
clk => M_wr_dst_reg_from_E.CLK
clk => M_cmp_result.CLK
clk => M_dst_regnum[0].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[4].CLK
clk => M_st_data[0].CLK
clk => M_st_data[1].CLK
clk => M_st_data[2].CLK
clk => M_st_data[3].CLK
clk => M_st_data[4].CLK
clk => M_st_data[5].CLK
clk => M_st_data[6].CLK
clk => M_st_data[7].CLK
clk => M_st_data[8].CLK
clk => M_st_data[9].CLK
clk => M_st_data[10].CLK
clk => M_st_data[11].CLK
clk => M_st_data[12].CLK
clk => M_st_data[13].CLK
clk => M_st_data[14].CLK
clk => M_st_data[15].CLK
clk => M_st_data[16].CLK
clk => M_st_data[17].CLK
clk => M_st_data[18].CLK
clk => M_st_data[19].CLK
clk => M_st_data[20].CLK
clk => M_st_data[21].CLK
clk => M_st_data[22].CLK
clk => M_st_data[23].CLK
clk => M_st_data[24].CLK
clk => M_st_data[25].CLK
clk => M_st_data[26].CLK
clk => M_st_data[27].CLK
clk => M_st_data[28].CLK
clk => M_st_data[29].CLK
clk => M_st_data[30].CLK
clk => M_st_data[31].CLK
clk => M_alu_result[0].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[31].CLK
clk => M_mem_byte_en[0].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[3].CLK
clk => M_iw[0].CLK
clk => M_iw[1].CLK
clk => M_iw[2].CLK
clk => M_iw[3].CLK
clk => M_iw[4].CLK
clk => M_iw[5].CLK
clk => M_iw[6].CLK
clk => M_iw[7].CLK
clk => M_iw[8].CLK
clk => M_iw[9].CLK
clk => M_iw[10].CLK
clk => M_iw[11].CLK
clk => M_iw[12].CLK
clk => M_iw[13].CLK
clk => M_iw[14].CLK
clk => M_iw[15].CLK
clk => M_iw[16].CLK
clk => M_iw[17].CLK
clk => M_iw[18].CLK
clk => M_iw[19].CLK
clk => M_iw[20].CLK
clk => M_iw[21].CLK
clk => M_iw[22].CLK
clk => M_iw[23].CLK
clk => M_iw[24].CLK
clk => M_iw[25].CLK
clk => M_iw[26].CLK
clk => M_iw[27].CLK
clk => M_iw[28].CLK
clk => M_iw[29].CLK
clk => M_iw[30].CLK
clk => M_iw[31].CLK
clk => M_valid_from_E.CLK
clk => E_valid_jmp_indirect.CLK
clk => E_pc[0].CLK
clk => E_pc[1].CLK
clk => E_pc[2].CLK
clk => E_pc[3].CLK
clk => E_pc[4].CLK
clk => E_pc[5].CLK
clk => E_pc[6].CLK
clk => E_pc[7].CLK
clk => E_pc[8].CLK
clk => E_pc[9].CLK
clk => E_pc[10].CLK
clk => E_pc[11].CLK
clk => E_pc[12].CLK
clk => E_pc[13].CLK
clk => E_pc[14].CLK
clk => E_pc[15].CLK
clk => E_pc[16].CLK
clk => E_pc[17].CLK
clk => E_pc[18].CLK
clk => E_pc[19].CLK
clk => E_pc[20].CLK
clk => E_pc[21].CLK
clk => E_pc[22].CLK
clk => E_extra_pc[0].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[15].CLK
clk => E_extra_pc[16].CLK
clk => E_extra_pc[17].CLK
clk => E_extra_pc[18].CLK
clk => E_extra_pc[19].CLK
clk => E_extra_pc[20].CLK
clk => E_extra_pc[21].CLK
clk => E_extra_pc[22].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_dst_regnum[0].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[4].CLK
clk => E_iw[0].CLK
clk => E_iw[1].CLK
clk => E_iw[2].CLK
clk => E_iw[3].CLK
clk => E_iw[4].CLK
clk => E_iw[5].CLK
clk => E_iw[6].CLK
clk => E_iw[7].CLK
clk => E_iw[8].CLK
clk => E_iw[9].CLK
clk => E_iw[10].CLK
clk => E_iw[11].CLK
clk => E_iw[12].CLK
clk => E_iw[13].CLK
clk => E_iw[14].CLK
clk => E_iw[15].CLK
clk => E_iw[16].CLK
clk => E_iw[17].CLK
clk => E_iw[18].CLK
clk => E_iw[19].CLK
clk => E_iw[20].CLK
clk => E_iw[21].CLK
clk => E_iw[22].CLK
clk => E_iw[23].CLK
clk => E_iw[24].CLK
clk => E_iw[25].CLK
clk => E_iw[26].CLK
clk => E_iw[27].CLK
clk => E_iw[28].CLK
clk => E_iw[29].CLK
clk => E_iw[30].CLK
clk => E_iw[31].CLK
clk => E_valid_from_D.CLK
clk => D_pc_plus_one[0].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc_plus_one[16].CLK
clk => D_pc_plus_one[17].CLK
clk => D_pc_plus_one[18].CLK
clk => D_pc_plus_one[19].CLK
clk => D_pc_plus_one[20].CLK
clk => D_pc_plus_one[21].CLK
clk => D_pc_plus_one[22].CLK
clk => D_pc[0].CLK
clk => D_pc[1].CLK
clk => D_pc[2].CLK
clk => D_pc[3].CLK
clk => D_pc[4].CLK
clk => D_pc[5].CLK
clk => D_pc[6].CLK
clk => D_pc[7].CLK
clk => D_pc[8].CLK
clk => D_pc[9].CLK
clk => D_pc[10].CLK
clk => D_pc[11].CLK
clk => D_pc[12].CLK
clk => D_pc[13].CLK
clk => D_pc[14].CLK
clk => D_pc[15].CLK
clk => D_pc[16].CLK
clk => D_pc[17].CLK
clk => D_pc[18].CLK
clk => D_pc[19].CLK
clk => D_pc[20].CLK
clk => D_pc[21].CLK
clk => D_pc[22].CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => W_pcb[0].CLK
clk => W_pcb[1].CLK
clk => W_pcb[2].CLK
clk => W_pcb[3].CLK
clk => W_pcb[4].CLK
clk => W_pcb[5].CLK
clk => W_pcb[6].CLK
clk => W_pcb[7].CLK
clk => W_pcb[8].CLK
clk => W_pcb[9].CLK
clk => W_pcb[10].CLK
clk => W_pcb[11].CLK
clk => W_pcb[12].CLK
clk => W_pcb[13].CLK
clk => W_pcb[14].CLK
clk => W_pcb[15].CLK
clk => W_pcb[16].CLK
clk => W_pcb[17].CLK
clk => W_pcb[18].CLK
clk => W_pcb[19].CLK
clk => W_pcb[20].CLK
clk => W_pcb[21].CLK
clk => W_pcb[22].CLK
clk => W_pcb[23].CLK
clk => W_pcb[24].CLK
clk => A_pcb[0].CLK
clk => A_pcb[1].CLK
clk => A_pcb[2].CLK
clk => A_pcb[3].CLK
clk => A_pcb[4].CLK
clk => A_pcb[5].CLK
clk => A_pcb[6].CLK
clk => A_pcb[7].CLK
clk => A_pcb[8].CLK
clk => A_pcb[9].CLK
clk => A_pcb[10].CLK
clk => A_pcb[11].CLK
clk => A_pcb[12].CLK
clk => A_pcb[13].CLK
clk => A_pcb[14].CLK
clk => A_pcb[15].CLK
clk => A_pcb[16].CLK
clk => A_pcb[17].CLK
clk => A_pcb[18].CLK
clk => A_pcb[19].CLK
clk => A_pcb[20].CLK
clk => A_pcb[21].CLK
clk => A_pcb[22].CLK
clk => A_pcb[23].CLK
clk => A_pcb[24].CLK
clk => M_pcb[0].CLK
clk => M_pcb[1].CLK
clk => M_pcb[2].CLK
clk => M_pcb[3].CLK
clk => M_pcb[4].CLK
clk => M_pcb[5].CLK
clk => M_pcb[6].CLK
clk => M_pcb[7].CLK
clk => M_pcb[8].CLK
clk => M_pcb[9].CLK
clk => M_pcb[10].CLK
clk => M_pcb[11].CLK
clk => M_pcb[12].CLK
clk => M_pcb[13].CLK
clk => M_pcb[14].CLK
clk => M_pcb[15].CLK
clk => M_pcb[16].CLK
clk => M_pcb[17].CLK
clk => M_pcb[18].CLK
clk => M_pcb[19].CLK
clk => M_pcb[20].CLK
clk => M_pcb[21].CLK
clk => M_pcb[22].CLK
clk => M_pcb[23].CLK
clk => M_pcb[24].CLK
clk => E_pcb[0].CLK
clk => E_pcb[1].CLK
clk => E_pcb[2].CLK
clk => E_pcb[3].CLK
clk => E_pcb[4].CLK
clk => E_pcb[5].CLK
clk => E_pcb[6].CLK
clk => E_pcb[7].CLK
clk => E_pcb[8].CLK
clk => E_pcb[9].CLK
clk => E_pcb[10].CLK
clk => E_pcb[11].CLK
clk => E_pcb[12].CLK
clk => E_pcb[13].CLK
clk => E_pcb[14].CLK
clk => E_pcb[15].CLK
clk => E_pcb[16].CLK
clk => E_pcb[17].CLK
clk => E_pcb[18].CLK
clk => E_pcb[19].CLK
clk => E_pcb[20].CLK
clk => E_pcb[21].CLK
clk => E_pcb[22].CLK
clk => E_pcb[23].CLK
clk => E_pcb[24].CLK
clk => wait_for_one_post_bret_inst.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => hbreak_enabled.CLK
clk => M_control_reg_rddata[0].CLK
clk => M_control_reg_rddata[1].CLK
clk => M_control_reg_rddata[2].CLK
clk => M_control_reg_rddata[3].CLK
clk => M_control_reg_rddata[4].CLK
clk => M_control_reg_rddata[5].CLK
clk => M_control_reg_rddata[6].CLK
clk => M_control_reg_rddata[7].CLK
clk => M_control_reg_rddata[8].CLK
clk => M_control_reg_rddata[9].CLK
clk => M_control_reg_rddata[10].CLK
clk => M_control_reg_rddata[11].CLK
clk => M_control_reg_rddata[12].CLK
clk => M_control_reg_rddata[13].CLK
clk => M_control_reg_rddata[14].CLK
clk => M_control_reg_rddata[15].CLK
clk => M_control_reg_rddata[16].CLK
clk => M_control_reg_rddata[17].CLK
clk => M_control_reg_rddata[18].CLK
clk => M_control_reg_rddata[19].CLK
clk => M_control_reg_rddata[20].CLK
clk => M_control_reg_rddata[21].CLK
clk => M_control_reg_rddata[22].CLK
clk => M_control_reg_rddata[23].CLK
clk => M_control_reg_rddata[24].CLK
clk => M_control_reg_rddata[25].CLK
clk => M_control_reg_rddata[26].CLK
clk => M_control_reg_rddata[27].CLK
clk => M_control_reg_rddata[28].CLK
clk => M_control_reg_rddata[29].CLK
clk => M_control_reg_rddata[30].CLK
clk => M_control_reg_rddata[31].CLK
clk => E_control_reg_rddata[0].CLK
clk => E_control_reg_rddata[1].CLK
clk => E_control_reg_rddata[2].CLK
clk => E_control_reg_rddata[3].CLK
clk => E_control_reg_rddata[4].CLK
clk => E_control_reg_rddata[5].CLK
clk => E_control_reg_rddata[6].CLK
clk => E_control_reg_rddata[7].CLK
clk => E_control_reg_rddata[8].CLK
clk => E_control_reg_rddata[9].CLK
clk => E_control_reg_rddata[10].CLK
clk => E_control_reg_rddata[11].CLK
clk => E_control_reg_rddata[12].CLK
clk => E_control_reg_rddata[13].CLK
clk => E_control_reg_rddata[14].CLK
clk => E_control_reg_rddata[15].CLK
clk => E_control_reg_rddata[16].CLK
clk => E_control_reg_rddata[17].CLK
clk => E_control_reg_rddata[18].CLK
clk => E_control_reg_rddata[19].CLK
clk => E_control_reg_rddata[20].CLK
clk => E_control_reg_rddata[21].CLK
clk => E_control_reg_rddata[22].CLK
clk => E_control_reg_rddata[23].CLK
clk => E_control_reg_rddata[24].CLK
clk => E_control_reg_rddata[25].CLK
clk => E_control_reg_rddata[26].CLK
clk => E_control_reg_rddata[27].CLK
clk => E_control_reg_rddata[28].CLK
clk => E_control_reg_rddata[29].CLK
clk => E_control_reg_rddata[30].CLK
clk => E_control_reg_rddata[31].CLK
clk => A_ipending_reg_irq0.CLK
clk => A_ienable_reg_irq0.CLK
clk => A_bstatus_reg_pie.CLK
clk => A_estatus_reg_pie.CLK
clk => A_status_reg_pie.CLK
clk => A_data_ram_ld_align_sign_bit.CLK
clk => M_data_ram_ld_align_sign_bit_16_hi.CLK
clk => d_readdatavalid_d1.CLK
clk => internal_d_read.CLK
clk => internal_d_write.CLK
clk => d_readdata_d1[0].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[31].CLK
clk => A_dc_wr_data_cnt[0].CLK
clk => A_dc_wr_data_cnt[1].CLK
clk => A_dc_wr_data_cnt[2].CLK
clk => A_dc_wr_data_cnt[3].CLK
clk => A_dc_rd_data_cnt[0].CLK
clk => A_dc_rd_data_cnt[1].CLK
clk => A_dc_rd_data_cnt[2].CLK
clk => A_dc_rd_data_cnt[3].CLK
clk => A_mem_stall.CLK
clk => internal_d_writedata[0].CLK
clk => internal_d_writedata[1].CLK
clk => internal_d_writedata[2].CLK
clk => internal_d_writedata[3].CLK
clk => internal_d_writedata[4].CLK
clk => internal_d_writedata[5].CLK
clk => internal_d_writedata[6].CLK
clk => internal_d_writedata[7].CLK
clk => internal_d_writedata[8].CLK
clk => internal_d_writedata[9].CLK
clk => internal_d_writedata[10].CLK
clk => internal_d_writedata[11].CLK
clk => internal_d_writedata[12].CLK
clk => internal_d_writedata[13].CLK
clk => internal_d_writedata[14].CLK
clk => internal_d_writedata[15].CLK
clk => internal_d_writedata[16].CLK
clk => internal_d_writedata[17].CLK
clk => internal_d_writedata[18].CLK
clk => internal_d_writedata[19].CLK
clk => internal_d_writedata[20].CLK
clk => internal_d_writedata[21].CLK
clk => internal_d_writedata[22].CLK
clk => internal_d_writedata[23].CLK
clk => internal_d_writedata[24].CLK
clk => internal_d_writedata[25].CLK
clk => internal_d_writedata[26].CLK
clk => internal_d_writedata[27].CLK
clk => internal_d_writedata[28].CLK
clk => internal_d_writedata[29].CLK
clk => internal_d_writedata[30].CLK
clk => internal_d_writedata[31].CLK
clk => internal_d_byteenable[0].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[3].CLK
clk => d_address_byte_field[0].CLK
clk => d_address_byte_field[1].CLK
clk => d_address_offset_field[0].CLK
clk => d_address_offset_field[1].CLK
clk => d_address_offset_field[2].CLK
clk => d_address_line_field[0].CLK
clk => d_address_line_field[1].CLK
clk => d_address_line_field[2].CLK
clk => d_address_line_field[3].CLK
clk => d_address_line_field[4].CLK
clk => d_address_line_field[5].CLK
clk => d_address_tag_field[0].CLK
clk => d_address_tag_field[1].CLK
clk => d_address_tag_field[2].CLK
clk => d_address_tag_field[3].CLK
clk => d_address_tag_field[4].CLK
clk => d_address_tag_field[5].CLK
clk => d_address_tag_field[6].CLK
clk => d_address_tag_field[7].CLK
clk => d_address_tag_field[8].CLK
clk => d_address_tag_field[9].CLK
clk => d_address_tag_field[10].CLK
clk => d_address_tag_field[11].CLK
clk => d_address_tag_field[12].CLK
clk => d_address_tag_field[13].CLK
clk => A_dc_rd_addr_cnt[0].CLK
clk => A_dc_rd_addr_cnt[1].CLK
clk => A_dc_rd_addr_cnt[2].CLK
clk => A_dc_rd_addr_cnt[3].CLK
clk => A_en_d1.CLK
clk => A_st_bypass_transfer_done_d1.CLK
clk => A_st_bypass_delayed_started.CLK
clk => A_ld_bypass_delayed_started.CLK
clk => A_st_bypass_delayed.CLK
clk => A_ld_bypass_delayed.CLK
clk => A_dc_dcache_management_done.CLK
clk => A_dc_wb_rd_data_first.CLK
clk => A_dc_wb_wr_active.CLK
clk => A_dc_wb_rd_data_starting.CLK
clk => A_dc_wb_rd_addr_offset[0].CLK
clk => A_dc_wb_rd_addr_offset[1].CLK
clk => A_dc_wb_rd_addr_offset[2].CLK
clk => A_dc_wb_rd_addr_starting.CLK
clk => A_dc_wb_line[0].CLK
clk => A_dc_wb_line[1].CLK
clk => A_dc_wb_line[2].CLK
clk => A_dc_wb_line[3].CLK
clk => A_dc_wb_line[4].CLK
clk => A_dc_wb_line[5].CLK
clk => A_dc_wb_tag[0].CLK
clk => A_dc_wb_tag[1].CLK
clk => A_dc_wb_tag[2].CLK
clk => A_dc_wb_tag[3].CLK
clk => A_dc_wb_tag[4].CLK
clk => A_dc_wb_tag[5].CLK
clk => A_dc_wb_tag[6].CLK
clk => A_dc_wb_tag[7].CLK
clk => A_dc_wb_tag[8].CLK
clk => A_dc_wb_tag[9].CLK
clk => A_dc_wb_tag[10].CLK
clk => A_dc_wb_tag[11].CLK
clk => A_dc_wb_tag[12].CLK
clk => A_dc_wb_tag[13].CLK
clk => A_dc_xfer_wr_offset[0].CLK
clk => A_dc_xfer_wr_offset[1].CLK
clk => A_dc_xfer_wr_offset[2].CLK
clk => A_dc_xfer_wr_data[0].CLK
clk => A_dc_xfer_wr_data[1].CLK
clk => A_dc_xfer_wr_data[2].CLK
clk => A_dc_xfer_wr_data[3].CLK
clk => A_dc_xfer_wr_data[4].CLK
clk => A_dc_xfer_wr_data[5].CLK
clk => A_dc_xfer_wr_data[6].CLK
clk => A_dc_xfer_wr_data[7].CLK
clk => A_dc_xfer_wr_data[8].CLK
clk => A_dc_xfer_wr_data[9].CLK
clk => A_dc_xfer_wr_data[10].CLK
clk => A_dc_xfer_wr_data[11].CLK
clk => A_dc_xfer_wr_data[12].CLK
clk => A_dc_xfer_wr_data[13].CLK
clk => A_dc_xfer_wr_data[14].CLK
clk => A_dc_xfer_wr_data[15].CLK
clk => A_dc_xfer_wr_data[16].CLK
clk => A_dc_xfer_wr_data[17].CLK
clk => A_dc_xfer_wr_data[18].CLK
clk => A_dc_xfer_wr_data[19].CLK
clk => A_dc_xfer_wr_data[20].CLK
clk => A_dc_xfer_wr_data[21].CLK
clk => A_dc_xfer_wr_data[22].CLK
clk => A_dc_xfer_wr_data[23].CLK
clk => A_dc_xfer_wr_data[24].CLK
clk => A_dc_xfer_wr_data[25].CLK
clk => A_dc_xfer_wr_data[26].CLK
clk => A_dc_xfer_wr_data[27].CLK
clk => A_dc_xfer_wr_data[28].CLK
clk => A_dc_xfer_wr_data[29].CLK
clk => A_dc_xfer_wr_data[30].CLK
clk => A_dc_xfer_wr_data[31].CLK
clk => A_dc_xfer_wr_active.CLK
clk => A_dc_xfer_wr_starting.CLK
clk => A_dc_xfer_rd_data_offset[0].CLK
clk => A_dc_xfer_rd_data_offset[1].CLK
clk => A_dc_xfer_rd_data_offset[2].CLK
clk => A_dc_xfer_rd_data_offset_match.CLK
clk => A_dc_xfer_rd_data_active.CLK
clk => A_dc_xfer_rd_data_starting.CLK
clk => A_dc_xfer_rd_addr_offset[0].CLK
clk => A_dc_xfer_rd_addr_offset[1].CLK
clk => A_dc_xfer_rd_addr_offset[2].CLK
clk => A_dc_xfer_rd_addr_done.CLK
clk => A_dc_xfer_rd_addr_active.CLK
clk => A_dc_xfer_rd_addr_has_started.CLK
clk => A_dc_dirty.CLK
clk => A_dc_wb_active.CLK
clk => A_dc_rd_last_transfer_d1.CLK
clk => A_dc_fill_need_extra_stall.CLK
clk => M_A_dc_line_match_d1.CLK
clk => M_valid_mem_d1.CLK
clk => A_dc_fill_starting_d1.CLK
clk => A_dc_fill_dp_offset[0].CLK
clk => A_dc_fill_dp_offset[1].CLK
clk => A_dc_fill_dp_offset[2].CLK
clk => A_dc_fill_active.CLK
clk => A_dc_fill_has_started.CLK
clk => A_dc_want_fill.CLK
clk => A_dc_potential_hazard_after_st.CLK
clk => A_dc_valid_st_bypass_hit.CLK
clk => A_dc_valid_st_cache_hit.CLK
clk => A_dc_hit.CLK
clk => A_dc_actual_tag[0].CLK
clk => A_dc_actual_tag[1].CLK
clk => A_dc_actual_tag[2].CLK
clk => A_dc_actual_tag[3].CLK
clk => A_dc_actual_tag[4].CLK
clk => A_dc_actual_tag[5].CLK
clk => A_dc_actual_tag[6].CLK
clk => A_dc_actual_tag[7].CLK
clk => A_dc_actual_tag[8].CLK
clk => A_dc_actual_tag[9].CLK
clk => A_dc_actual_tag[10].CLK
clk => A_dc_actual_tag[11].CLK
clk => A_dc_actual_tag[12].CLK
clk => A_dc_actual_tag[13].CLK
clk => A_dc_rd_data[0].CLK
clk => A_dc_rd_data[1].CLK
clk => A_dc_rd_data[2].CLK
clk => A_dc_rd_data[3].CLK
clk => A_dc_rd_data[4].CLK
clk => A_dc_rd_data[5].CLK
clk => A_dc_rd_data[6].CLK
clk => A_dc_rd_data[7].CLK
clk => A_dc_rd_data[8].CLK
clk => A_dc_rd_data[9].CLK
clk => A_dc_rd_data[10].CLK
clk => A_dc_rd_data[11].CLK
clk => A_dc_rd_data[12].CLK
clk => A_dc_rd_data[13].CLK
clk => A_dc_rd_data[14].CLK
clk => A_dc_rd_data[15].CLK
clk => A_dc_rd_data[16].CLK
clk => A_dc_rd_data[17].CLK
clk => A_dc_rd_data[18].CLK
clk => A_dc_rd_data[19].CLK
clk => A_dc_rd_data[20].CLK
clk => A_dc_rd_data[21].CLK
clk => A_dc_rd_data[22].CLK
clk => A_dc_rd_data[23].CLK
clk => A_dc_rd_data[24].CLK
clk => A_dc_rd_data[25].CLK
clk => A_dc_rd_data[26].CLK
clk => A_dc_rd_data[27].CLK
clk => A_dc_rd_data[28].CLK
clk => A_dc_rd_data[29].CLK
clk => A_dc_rd_data[30].CLK
clk => A_dc_rd_data[31].CLK
clk => A_div_do_sub.CLK
clk => A_div_norm_cnt[0].CLK
clk => A_div_norm_cnt[1].CLK
clk => A_div_norm_cnt[2].CLK
clk => A_div_norm_cnt[3].CLK
clk => A_div_norm_cnt[4].CLK
clk => A_div_norm_cnt[5].CLK
clk => A_div_den_is_normalized_sticky.CLK
clk => A_div_quot_ready.CLK
clk => A_div_last_quotient_bit.CLK
clk => A_div_quot_bit.CLK
clk => A_div_accumulate_quotient_bits.CLK
clk => A_div_quot[0].CLK
clk => A_div_quot[1].CLK
clk => A_div_quot[2].CLK
clk => A_div_quot[3].CLK
clk => A_div_quot[4].CLK
clk => A_div_quot[5].CLK
clk => A_div_quot[6].CLK
clk => A_div_quot[7].CLK
clk => A_div_quot[8].CLK
clk => A_div_quot[9].CLK
clk => A_div_quot[10].CLK
clk => A_div_quot[11].CLK
clk => A_div_quot[12].CLK
clk => A_div_quot[13].CLK
clk => A_div_quot[14].CLK
clk => A_div_quot[15].CLK
clk => A_div_quot[16].CLK
clk => A_div_quot[17].CLK
clk => A_div_quot[18].CLK
clk => A_div_quot[19].CLK
clk => A_div_quot[20].CLK
clk => A_div_quot[21].CLK
clk => A_div_quot[22].CLK
clk => A_div_quot[23].CLK
clk => A_div_quot[24].CLK
clk => A_div_quot[25].CLK
clk => A_div_quot[26].CLK
clk => A_div_quot[27].CLK
clk => A_div_quot[28].CLK
clk => A_div_quot[29].CLK
clk => A_div_quot[30].CLK
clk => A_div_quot[31].CLK
clk => A_div_rem[0].CLK
clk => A_div_rem[1].CLK
clk => A_div_rem[2].CLK
clk => A_div_rem[3].CLK
clk => A_div_rem[4].CLK
clk => A_div_rem[5].CLK
clk => A_div_rem[6].CLK
clk => A_div_rem[7].CLK
clk => A_div_rem[8].CLK
clk => A_div_rem[9].CLK
clk => A_div_rem[10].CLK
clk => A_div_rem[11].CLK
clk => A_div_rem[12].CLK
clk => A_div_rem[13].CLK
clk => A_div_rem[14].CLK
clk => A_div_rem[15].CLK
clk => A_div_rem[16].CLK
clk => A_div_rem[17].CLK
clk => A_div_rem[18].CLK
clk => A_div_rem[19].CLK
clk => A_div_rem[20].CLK
clk => A_div_rem[21].CLK
clk => A_div_rem[22].CLK
clk => A_div_rem[23].CLK
clk => A_div_rem[24].CLK
clk => A_div_rem[25].CLK
clk => A_div_rem[26].CLK
clk => A_div_rem[27].CLK
clk => A_div_rem[28].CLK
clk => A_div_rem[29].CLK
clk => A_div_rem[30].CLK
clk => A_div_rem[31].CLK
clk => A_div_rem[32].CLK
clk => A_div_den[0].CLK
clk => A_div_den[1].CLK
clk => A_div_den[2].CLK
clk => A_div_den[3].CLK
clk => A_div_den[4].CLK
clk => A_div_den[5].CLK
clk => A_div_den[6].CLK
clk => A_div_den[7].CLK
clk => A_div_den[8].CLK
clk => A_div_den[9].CLK
clk => A_div_den[10].CLK
clk => A_div_den[11].CLK
clk => A_div_den[12].CLK
clk => A_div_den[13].CLK
clk => A_div_den[14].CLK
clk => A_div_den[15].CLK
clk => A_div_den[16].CLK
clk => A_div_den[17].CLK
clk => A_div_den[18].CLK
clk => A_div_den[19].CLK
clk => A_div_den[20].CLK
clk => A_div_den[21].CLK
clk => A_div_den[22].CLK
clk => A_div_den[23].CLK
clk => A_div_den[24].CLK
clk => A_div_den[25].CLK
clk => A_div_den[26].CLK
clk => A_div_den[27].CLK
clk => A_div_den[28].CLK
clk => A_div_den[29].CLK
clk => A_div_den[30].CLK
clk => A_div_den[31].CLK
clk => M_div_src2[0].CLK
clk => M_div_src2[1].CLK
clk => M_div_src2[2].CLK
clk => M_div_src2[3].CLK
clk => M_div_src2[4].CLK
clk => M_div_src2[5].CLK
clk => M_div_src2[6].CLK
clk => M_div_src2[7].CLK
clk => M_div_src2[8].CLK
clk => M_div_src2[9].CLK
clk => M_div_src2[10].CLK
clk => M_div_src2[11].CLK
clk => M_div_src2[12].CLK
clk => M_div_src2[13].CLK
clk => M_div_src2[14].CLK
clk => M_div_src2[15].CLK
clk => M_div_src2[16].CLK
clk => M_div_src2[17].CLK
clk => M_div_src2[18].CLK
clk => M_div_src2[19].CLK
clk => M_div_src2[20].CLK
clk => M_div_src2[21].CLK
clk => M_div_src2[22].CLK
clk => M_div_src2[23].CLK
clk => M_div_src2[24].CLK
clk => M_div_src2[25].CLK
clk => M_div_src2[26].CLK
clk => M_div_src2[27].CLK
clk => M_div_src2[28].CLK
clk => M_div_src2[29].CLK
clk => M_div_src2[30].CLK
clk => M_div_src2[31].CLK
clk => M_div_src1[0].CLK
clk => M_div_src1[1].CLK
clk => M_div_src1[2].CLK
clk => M_div_src1[3].CLK
clk => M_div_src1[4].CLK
clk => M_div_src1[5].CLK
clk => M_div_src1[6].CLK
clk => M_div_src1[7].CLK
clk => M_div_src1[8].CLK
clk => M_div_src1[9].CLK
clk => M_div_src1[10].CLK
clk => M_div_src1[11].CLK
clk => M_div_src1[12].CLK
clk => M_div_src1[13].CLK
clk => M_div_src1[14].CLK
clk => M_div_src1[15].CLK
clk => M_div_src1[16].CLK
clk => M_div_src1[17].CLK
clk => M_div_src1[18].CLK
clk => M_div_src1[19].CLK
clk => M_div_src1[20].CLK
clk => M_div_src1[21].CLK
clk => M_div_src1[22].CLK
clk => M_div_src1[23].CLK
clk => M_div_src1[24].CLK
clk => M_div_src1[25].CLK
clk => M_div_src1[26].CLK
clk => M_div_src1[27].CLK
clk => M_div_src1[28].CLK
clk => M_div_src1[29].CLK
clk => M_div_src1[30].CLK
clk => M_div_src1[31].CLK
clk => A_div_negate_result.CLK
clk => M_div_negate_result.CLK
clk => A_shift_rot_result[24].CLK
clk => A_shift_rot_result[25].CLK
clk => A_shift_rot_result[26].CLK
clk => A_shift_rot_result[27].CLK
clk => A_shift_rot_result[28].CLK
clk => A_shift_rot_result[29].CLK
clk => A_shift_rot_result[30].CLK
clk => A_shift_rot_result[31].CLK
clk => A_shift_rot_result[16].CLK
clk => A_shift_rot_result[17].CLK
clk => A_shift_rot_result[18].CLK
clk => A_shift_rot_result[19].CLK
clk => A_shift_rot_result[20].CLK
clk => A_shift_rot_result[21].CLK
clk => A_shift_rot_result[22].CLK
clk => A_shift_rot_result[23].CLK
clk => A_shift_rot_result[8].CLK
clk => A_shift_rot_result[9].CLK
clk => A_shift_rot_result[10].CLK
clk => A_shift_rot_result[11].CLK
clk => A_shift_rot_result[12].CLK
clk => A_shift_rot_result[13].CLK
clk => A_shift_rot_result[14].CLK
clk => A_shift_rot_result[15].CLK
clk => A_shift_rot_result[0].CLK
clk => A_shift_rot_result[1].CLK
clk => A_shift_rot_result[2].CLK
clk => A_shift_rot_result[3].CLK
clk => A_shift_rot_result[4].CLK
clk => A_shift_rot_result[5].CLK
clk => A_shift_rot_result[6].CLK
clk => A_shift_rot_result[7].CLK
clk => A_rot[0].CLK
clk => A_rot[1].CLK
clk => A_rot[2].CLK
clk => A_rot[3].CLK
clk => A_rot[4].CLK
clk => A_rot[5].CLK
clk => A_rot[6].CLK
clk => A_rot[7].CLK
clk => A_rot[8].CLK
clk => A_rot[9].CLK
clk => A_rot[10].CLK
clk => A_rot[11].CLK
clk => A_rot[12].CLK
clk => A_rot[13].CLK
clk => A_rot[14].CLK
clk => A_rot[15].CLK
clk => A_rot[16].CLK
clk => A_rot[17].CLK
clk => A_rot[18].CLK
clk => A_rot[19].CLK
clk => A_rot[20].CLK
clk => A_rot[21].CLK
clk => A_rot[22].CLK
clk => A_rot[23].CLK
clk => A_rot[24].CLK
clk => A_rot[25].CLK
clk => A_rot[26].CLK
clk => A_rot[27].CLK
clk => A_rot[28].CLK
clk => A_rot[29].CLK
clk => A_rot[30].CLK
clk => A_rot[31].CLK
clk => M_rot_rn[2].CLK
clk => M_rot_rn[3].CLK
clk => M_rot_rn[4].CLK
clk => M_rot_step1[0].CLK
clk => M_rot_step1[1].CLK
clk => M_rot_step1[2].CLK
clk => M_rot_step1[3].CLK
clk => M_rot_step1[4].CLK
clk => M_rot_step1[5].CLK
clk => M_rot_step1[6].CLK
clk => M_rot_step1[7].CLK
clk => M_rot_step1[8].CLK
clk => M_rot_step1[9].CLK
clk => M_rot_step1[10].CLK
clk => M_rot_step1[11].CLK
clk => M_rot_step1[12].CLK
clk => M_rot_step1[13].CLK
clk => M_rot_step1[14].CLK
clk => M_rot_step1[15].CLK
clk => M_rot_step1[16].CLK
clk => M_rot_step1[17].CLK
clk => M_rot_step1[18].CLK
clk => M_rot_step1[19].CLK
clk => M_rot_step1[20].CLK
clk => M_rot_step1[21].CLK
clk => M_rot_step1[22].CLK
clk => M_rot_step1[23].CLK
clk => M_rot_step1[24].CLK
clk => M_rot_step1[25].CLK
clk => M_rot_step1[26].CLK
clk => M_rot_step1[27].CLK
clk => M_rot_step1[28].CLK
clk => M_rot_step1[29].CLK
clk => M_rot_step1[30].CLK
clk => M_rot_step1[31].CLK
clk => A_rot_sel_fill3.CLK
clk => A_rot_sel_fill2.CLK
clk => A_rot_sel_fill1.CLK
clk => A_rot_sel_fill0.CLK
clk => A_rot_pass3.CLK
clk => A_rot_pass2.CLK
clk => A_rot_pass1.CLK
clk => A_rot_pass0.CLK
clk => A_rot_mask[0].CLK
clk => A_rot_mask[1].CLK
clk => A_rot_mask[2].CLK
clk => A_rot_mask[3].CLK
clk => A_rot_mask[4].CLK
clk => A_rot_mask[5].CLK
clk => A_rot_mask[6].CLK
clk => A_rot_mask[7].CLK
clk => A_rot_fill_bit.CLK
clk => M_rot_sel_fill3.CLK
clk => M_rot_sel_fill2.CLK
clk => M_rot_sel_fill1.CLK
clk => M_rot_sel_fill0.CLK
clk => M_rot_pass3.CLK
clk => M_rot_pass2.CLK
clk => M_rot_pass1.CLK
clk => M_rot_pass0.CLK
clk => M_rot_mask[0].CLK
clk => M_rot_mask[1].CLK
clk => M_rot_mask[2].CLK
clk => M_rot_mask[3].CLK
clk => M_rot_mask[4].CLK
clk => M_rot_mask[5].CLK
clk => M_rot_mask[6].CLK
clk => M_rot_mask[7].CLK
clk => M_rot_fill_bit.CLK
clk => A_shift_rot_stall.CLK
clk => A_shift_rot_cnt.CLK
clk => M_br_cond_taken_history[0].CLK
clk => M_br_cond_taken_history[1].CLK
clk => M_br_cond_taken_history[2].CLK
clk => M_br_cond_taken_history[3].CLK
clk => M_br_cond_taken_history[4].CLK
clk => M_br_cond_taken_history[5].CLK
clk => M_br_cond_taken_history[6].CLK
clk => M_br_cond_taken_history[7].CLK
clk => M_br_mispredict.CLK
clk => M_bht_ptr_unfiltered[0].CLK
clk => M_bht_ptr_unfiltered[1].CLK
clk => M_bht_ptr_unfiltered[2].CLK
clk => M_bht_ptr_unfiltered[3].CLK
clk => M_bht_ptr_unfiltered[4].CLK
clk => M_bht_ptr_unfiltered[5].CLK
clk => M_bht_ptr_unfiltered[6].CLK
clk => M_bht_ptr_unfiltered[7].CLK
clk => M_bht_data[0].CLK
clk => M_bht_data[1].CLK
clk => E_bht_ptr[0].CLK
clk => E_bht_ptr[1].CLK
clk => E_bht_ptr[2].CLK
clk => E_bht_ptr[3].CLK
clk => E_bht_ptr[4].CLK
clk => E_bht_ptr[5].CLK
clk => E_bht_ptr[6].CLK
clk => E_bht_ptr[7].CLK
clk => E_bht_data[0].CLK
clk => E_bht_data[1].CLK
clk => D_bht_ptr[0].CLK
clk => D_bht_ptr[1].CLK
clk => D_bht_ptr[2].CLK
clk => D_bht_ptr[3].CLK
clk => D_bht_ptr[4].CLK
clk => D_bht_ptr[5].CLK
clk => D_bht_ptr[6].CLK
clk => D_bht_ptr[7].CLK
clk => F_bht_ptr[0].CLK
clk => F_bht_ptr[1].CLK
clk => F_bht_ptr[2].CLK
clk => F_bht_ptr[3].CLK
clk => F_bht_ptr[4].CLK
clk => F_bht_ptr[5].CLK
clk => F_bht_ptr[6].CLK
clk => F_bht_ptr[7].CLK
clk => D_bht_data[0].CLK
clk => D_bht_data[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[31].CLK
clk => internal_i_read.CLK
clk => i_readdatavalid_d1.CLK
clk => ic_fill_dp_offset[0].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_tag[7].CLK
clk => ic_fill_tag[8].CLK
clk => ic_fill_tag[9].CLK
clk => ic_fill_tag[10].CLK
clk => ic_fill_tag[11].CLK
clk => ic_fill_tag[12].CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_active.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => D_ic_fill_starting_d1.CLK
clk => ic_fill_ap_cnt[0].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_tag_clr_valid_bits.CLK
clk => clr_break_line.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => F_pc[16].CLK
clk => F_pc[17].CLK
clk => F_pc[18].CLK
clk => F_pc[19].CLK
clk => F_pc[20].CLK
clk => F_pc[21].CLK
clk => F_pc[22].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_kill.CLK
clk => D_issue.CLK
clk => D_iw_valid.CLK
clk => cpu_0_ic_data_module:cpu_0_ic_data.clock
clk => cpu_0_ic_tag_module:cpu_0_ic_tag.clock
clk => cpu_0_bht_module:cpu_0_bht.clock
clk => cpu_0_register_bank_a_module:cpu_0_register_bank_a.clock
clk => cpu_0_register_bank_b_module:cpu_0_register_bank_b.clock
clk => cpu_0_dc_tag_module:cpu_0_dc_tag.clock
clk => cpu_0_dc_data_module:cpu_0_dc_data.clock
clk => cpu_0_dc_victim_module:cpu_0_dc_victim.clock
clk => cpu_0_mult_cell:the_cpu_0_mult_cell.clk
clk => cpu_0_nios2_oci:the_cpu_0_nios2_oci.clk
clk => Mn_rot_step2[0].CLK
clk => Mn_rot_step2[1].CLK
clk => Mn_rot_step2[2].CLK
clk => Mn_rot_step2[3].CLK
clk => Mn_rot_step2[4].CLK
clk => Mn_rot_step2[5].CLK
clk => Mn_rot_step2[6].CLK
clk => Mn_rot_step2[7].CLK
clk => Mn_rot_step2[8].CLK
clk => Mn_rot_step2[9].CLK
clk => Mn_rot_step2[10].CLK
clk => Mn_rot_step2[11].CLK
clk => Mn_rot_step2[12].CLK
clk => Mn_rot_step2[13].CLK
clk => Mn_rot_step2[14].CLK
clk => Mn_rot_step2[15].CLK
clk => Mn_rot_step2[16].CLK
clk => Mn_rot_step2[17].CLK
clk => Mn_rot_step2[18].CLK
clk => Mn_rot_step2[19].CLK
clk => Mn_rot_step2[20].CLK
clk => Mn_rot_step2[21].CLK
clk => Mn_rot_step2[22].CLK
clk => Mn_rot_step2[23].CLK
clk => Mn_rot_step2[24].CLK
clk => Mn_rot_step2[25].CLK
clk => Mn_rot_step2[26].CLK
clk => Mn_rot_step2[27].CLK
clk => Mn_rot_step2[28].CLK
clk => Mn_rot_step2[29].CLK
clk => Mn_rot_step2[30].CLK
clk => Mn_rot_step2[31].CLK
d_irq[0] => A_ipending_reg_irq0_nxt.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => av_addr_accepted.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => av_rd_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => cpu_0_test_bench:the_cpu_0_test_bench.i_readdatavalid
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_0_nios2_oci:the_cpu_0_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[3]
jtag_debug_module_debugaccess => cpu_0_nios2_oci:the_cpu_0_nios2_oci.debugaccess
jtag_debug_module_select => cpu_0_nios2_oci:the_cpu_0_nios2_oci.chipselect
jtag_debug_module_write => cpu_0_nios2_oci:the_cpu_0_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[31]
reset_n => cpu_0_test_bench:the_cpu_0_test_bench.reset_n
reset_n => cpu_0_mult_cell:the_cpu_0_mult_cell.reset_n
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset_n
reset_n => d_address_tag_field[0].ACLR
reset_n => d_address_tag_field[1].ACLR
reset_n => d_address_tag_field[2].ACLR
reset_n => d_address_tag_field[3].ACLR
reset_n => d_address_tag_field[4].ACLR
reset_n => d_address_tag_field[5].ACLR
reset_n => d_address_tag_field[6].ACLR
reset_n => d_address_tag_field[7].ACLR
reset_n => d_address_tag_field[8].ACLR
reset_n => d_address_tag_field[9].ACLR
reset_n => d_address_tag_field[10].ACLR
reset_n => d_address_tag_field[11].ACLR
reset_n => d_address_tag_field[12].ACLR
reset_n => d_address_tag_field[13].ACLR
reset_n => d_address_line_field[0].ACLR
reset_n => d_address_line_field[1].ACLR
reset_n => d_address_line_field[2].ACLR
reset_n => d_address_line_field[3].ACLR
reset_n => d_address_line_field[4].ACLR
reset_n => d_address_line_field[5].ACLR
reset_n => d_address_offset_field[0].ACLR
reset_n => d_address_offset_field[1].ACLR
reset_n => d_address_offset_field[2].ACLR
reset_n => d_address_byte_field[0].ACLR
reset_n => d_address_byte_field[1].ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_write.ACLR
reset_n => internal_d_writedata[0].ACLR
reset_n => internal_d_writedata[1].ACLR
reset_n => internal_d_writedata[2].ACLR
reset_n => internal_d_writedata[3].ACLR
reset_n => internal_d_writedata[4].ACLR
reset_n => internal_d_writedata[5].ACLR
reset_n => internal_d_writedata[6].ACLR
reset_n => internal_d_writedata[7].ACLR
reset_n => internal_d_writedata[8].ACLR
reset_n => internal_d_writedata[9].ACLR
reset_n => internal_d_writedata[10].ACLR
reset_n => internal_d_writedata[11].ACLR
reset_n => internal_d_writedata[12].ACLR
reset_n => internal_d_writedata[13].ACLR
reset_n => internal_d_writedata[14].ACLR
reset_n => internal_d_writedata[15].ACLR
reset_n => internal_d_writedata[16].ACLR
reset_n => internal_d_writedata[17].ACLR
reset_n => internal_d_writedata[18].ACLR
reset_n => internal_d_writedata[19].ACLR
reset_n => internal_d_writedata[20].ACLR
reset_n => internal_d_writedata[21].ACLR
reset_n => internal_d_writedata[22].ACLR
reset_n => internal_d_writedata[23].ACLR
reset_n => internal_d_writedata[24].ACLR
reset_n => internal_d_writedata[25].ACLR
reset_n => internal_d_writedata[26].ACLR
reset_n => internal_d_writedata[27].ACLR
reset_n => internal_d_writedata[28].ACLR
reset_n => internal_d_writedata[29].ACLR
reset_n => internal_d_writedata[30].ACLR
reset_n => internal_d_writedata[31].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => ic_fill_tag[7].ACLR
reset_n => ic_fill_tag[8].ACLR
reset_n => ic_fill_tag[9].ACLR
reset_n => ic_fill_tag[10].ACLR
reset_n => ic_fill_tag[11].ACLR
reset_n => ic_fill_tag[12].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => internal_i_read.ACLR
reset_n => D_iw_valid.ACLR
reset_n => D_issue.ACLR
reset_n => D_kill.ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].ACLR
reset_n => F_pc[22].ACLR
reset_n => clr_break_line.PRESET
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => ic_fill_active.ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => D_bht_data[0].ACLR
reset_n => D_bht_data[1].ACLR
reset_n => F_bht_ptr[0].ACLR
reset_n => F_bht_ptr[1].ACLR
reset_n => F_bht_ptr[2].ACLR
reset_n => F_bht_ptr[3].ACLR
reset_n => F_bht_ptr[4].ACLR
reset_n => F_bht_ptr[5].ACLR
reset_n => F_bht_ptr[6].ACLR
reset_n => F_bht_ptr[7].ACLR
reset_n => D_bht_ptr[0].ACLR
reset_n => D_bht_ptr[1].ACLR
reset_n => D_bht_ptr[2].ACLR
reset_n => D_bht_ptr[3].ACLR
reset_n => D_bht_ptr[4].ACLR
reset_n => D_bht_ptr[5].ACLR
reset_n => D_bht_ptr[6].ACLR
reset_n => D_bht_ptr[7].ACLR
reset_n => E_bht_data[0].ACLR
reset_n => E_bht_data[1].ACLR
reset_n => E_bht_ptr[0].ACLR
reset_n => E_bht_ptr[1].ACLR
reset_n => E_bht_ptr[2].ACLR
reset_n => E_bht_ptr[3].ACLR
reset_n => E_bht_ptr[4].ACLR
reset_n => E_bht_ptr[5].ACLR
reset_n => E_bht_ptr[6].ACLR
reset_n => E_bht_ptr[7].ACLR
reset_n => M_bht_data[0].ACLR
reset_n => M_bht_data[1].ACLR
reset_n => M_bht_ptr_unfiltered[0].ACLR
reset_n => M_bht_ptr_unfiltered[1].ACLR
reset_n => M_bht_ptr_unfiltered[2].ACLR
reset_n => M_bht_ptr_unfiltered[3].ACLR
reset_n => M_bht_ptr_unfiltered[4].ACLR
reset_n => M_bht_ptr_unfiltered[5].ACLR
reset_n => M_bht_ptr_unfiltered[6].ACLR
reset_n => M_bht_ptr_unfiltered[7].ACLR
reset_n => M_br_mispredict.ACLR
reset_n => M_br_cond_taken_history[0].ACLR
reset_n => M_br_cond_taken_history[1].ACLR
reset_n => M_br_cond_taken_history[2].ACLR
reset_n => M_br_cond_taken_history[3].ACLR
reset_n => M_br_cond_taken_history[4].ACLR
reset_n => M_br_cond_taken_history[5].ACLR
reset_n => M_br_cond_taken_history[6].ACLR
reset_n => M_br_cond_taken_history[7].ACLR
reset_n => A_shift_rot_cnt.ACLR
reset_n => A_shift_rot_stall.ACLR
reset_n => M_rot_fill_bit.ACLR
reset_n => M_rot_mask[0].ACLR
reset_n => M_rot_mask[1].ACLR
reset_n => M_rot_mask[2].ACLR
reset_n => M_rot_mask[3].ACLR
reset_n => M_rot_mask[4].ACLR
reset_n => M_rot_mask[5].ACLR
reset_n => M_rot_mask[6].ACLR
reset_n => M_rot_mask[7].ACLR
reset_n => M_rot_pass0.ACLR
reset_n => M_rot_pass1.ACLR
reset_n => M_rot_pass2.ACLR
reset_n => M_rot_pass3.ACLR
reset_n => M_rot_sel_fill0.ACLR
reset_n => M_rot_sel_fill1.ACLR
reset_n => M_rot_sel_fill2.ACLR
reset_n => M_rot_sel_fill3.ACLR
reset_n => A_rot_fill_bit.ACLR
reset_n => A_rot_mask[0].ACLR
reset_n => A_rot_mask[1].ACLR
reset_n => A_rot_mask[2].ACLR
reset_n => A_rot_mask[3].ACLR
reset_n => A_rot_mask[4].ACLR
reset_n => A_rot_mask[5].ACLR
reset_n => A_rot_mask[6].ACLR
reset_n => A_rot_mask[7].ACLR
reset_n => A_rot_pass0.ACLR
reset_n => A_rot_pass1.ACLR
reset_n => A_rot_pass2.ACLR
reset_n => A_rot_pass3.ACLR
reset_n => A_rot_sel_fill0.ACLR
reset_n => A_rot_sel_fill1.ACLR
reset_n => A_rot_sel_fill2.ACLR
reset_n => A_rot_sel_fill3.ACLR
reset_n => M_rot_step1[0].ACLR
reset_n => M_rot_step1[1].ACLR
reset_n => M_rot_step1[2].ACLR
reset_n => M_rot_step1[3].ACLR
reset_n => M_rot_step1[4].ACLR
reset_n => M_rot_step1[5].ACLR
reset_n => M_rot_step1[6].ACLR
reset_n => M_rot_step1[7].ACLR
reset_n => M_rot_step1[8].ACLR
reset_n => M_rot_step1[9].ACLR
reset_n => M_rot_step1[10].ACLR
reset_n => M_rot_step1[11].ACLR
reset_n => M_rot_step1[12].ACLR
reset_n => M_rot_step1[13].ACLR
reset_n => M_rot_step1[14].ACLR
reset_n => M_rot_step1[15].ACLR
reset_n => M_rot_step1[16].ACLR
reset_n => M_rot_step1[17].ACLR
reset_n => M_rot_step1[18].ACLR
reset_n => M_rot_step1[19].ACLR
reset_n => M_rot_step1[20].ACLR
reset_n => M_rot_step1[21].ACLR
reset_n => M_rot_step1[22].ACLR
reset_n => M_rot_step1[23].ACLR
reset_n => M_rot_step1[24].ACLR
reset_n => M_rot_step1[25].ACLR
reset_n => M_rot_step1[26].ACLR
reset_n => M_rot_step1[27].ACLR
reset_n => M_rot_step1[28].ACLR
reset_n => M_rot_step1[29].ACLR
reset_n => M_rot_step1[30].ACLR
reset_n => M_rot_step1[31].ACLR
reset_n => M_rot_rn[2].ACLR
reset_n => M_rot_rn[3].ACLR
reset_n => M_rot_rn[4].ACLR
reset_n => Mn_rot_step2[0].ACLR
reset_n => Mn_rot_step2[1].ACLR
reset_n => Mn_rot_step2[2].ACLR
reset_n => Mn_rot_step2[3].ACLR
reset_n => Mn_rot_step2[4].ACLR
reset_n => Mn_rot_step2[5].ACLR
reset_n => Mn_rot_step2[6].ACLR
reset_n => Mn_rot_step2[7].ACLR
reset_n => Mn_rot_step2[8].ACLR
reset_n => Mn_rot_step2[9].ACLR
reset_n => Mn_rot_step2[10].ACLR
reset_n => Mn_rot_step2[11].ACLR
reset_n => Mn_rot_step2[12].ACLR
reset_n => Mn_rot_step2[13].ACLR
reset_n => Mn_rot_step2[14].ACLR
reset_n => Mn_rot_step2[15].ACLR
reset_n => Mn_rot_step2[16].ACLR
reset_n => Mn_rot_step2[17].ACLR
reset_n => Mn_rot_step2[18].ACLR
reset_n => Mn_rot_step2[19].ACLR
reset_n => Mn_rot_step2[20].ACLR
reset_n => Mn_rot_step2[21].ACLR
reset_n => Mn_rot_step2[22].ACLR
reset_n => Mn_rot_step2[23].ACLR
reset_n => Mn_rot_step2[24].ACLR
reset_n => Mn_rot_step2[25].ACLR
reset_n => Mn_rot_step2[26].ACLR
reset_n => Mn_rot_step2[27].ACLR
reset_n => Mn_rot_step2[28].ACLR
reset_n => Mn_rot_step2[29].ACLR
reset_n => Mn_rot_step2[30].ACLR
reset_n => Mn_rot_step2[31].ACLR
reset_n => A_rot[0].ACLR
reset_n => A_rot[1].ACLR
reset_n => A_rot[2].ACLR
reset_n => A_rot[3].ACLR
reset_n => A_rot[4].ACLR
reset_n => A_rot[5].ACLR
reset_n => A_rot[6].ACLR
reset_n => A_rot[7].ACLR
reset_n => A_rot[8].ACLR
reset_n => A_rot[9].ACLR
reset_n => A_rot[10].ACLR
reset_n => A_rot[11].ACLR
reset_n => A_rot[12].ACLR
reset_n => A_rot[13].ACLR
reset_n => A_rot[14].ACLR
reset_n => A_rot[15].ACLR
reset_n => A_rot[16].ACLR
reset_n => A_rot[17].ACLR
reset_n => A_rot[18].ACLR
reset_n => A_rot[19].ACLR
reset_n => A_rot[20].ACLR
reset_n => A_rot[21].ACLR
reset_n => A_rot[22].ACLR
reset_n => A_rot[23].ACLR
reset_n => A_rot[24].ACLR
reset_n => A_rot[25].ACLR
reset_n => A_rot[26].ACLR
reset_n => A_rot[27].ACLR
reset_n => A_rot[28].ACLR
reset_n => A_rot[29].ACLR
reset_n => A_rot[30].ACLR
reset_n => A_rot[31].ACLR
reset_n => A_shift_rot_result[0].ACLR
reset_n => A_shift_rot_result[1].ACLR
reset_n => A_shift_rot_result[2].ACLR
reset_n => A_shift_rot_result[3].ACLR
reset_n => A_shift_rot_result[4].ACLR
reset_n => A_shift_rot_result[5].ACLR
reset_n => A_shift_rot_result[6].ACLR
reset_n => A_shift_rot_result[7].ACLR
reset_n => A_shift_rot_result[8].ACLR
reset_n => A_shift_rot_result[9].ACLR
reset_n => A_shift_rot_result[10].ACLR
reset_n => A_shift_rot_result[11].ACLR
reset_n => A_shift_rot_result[12].ACLR
reset_n => A_shift_rot_result[13].ACLR
reset_n => A_shift_rot_result[14].ACLR
reset_n => A_shift_rot_result[15].ACLR
reset_n => A_shift_rot_result[16].ACLR
reset_n => A_shift_rot_result[17].ACLR
reset_n => A_shift_rot_result[18].ACLR
reset_n => A_shift_rot_result[19].ACLR
reset_n => A_shift_rot_result[20].ACLR
reset_n => A_shift_rot_result[21].ACLR
reset_n => A_shift_rot_result[22].ACLR
reset_n => A_shift_rot_result[23].ACLR
reset_n => A_shift_rot_result[24].ACLR
reset_n => A_shift_rot_result[25].ACLR
reset_n => A_shift_rot_result[26].ACLR
reset_n => A_shift_rot_result[27].ACLR
reset_n => A_shift_rot_result[28].ACLR
reset_n => A_shift_rot_result[29].ACLR
reset_n => A_shift_rot_result[30].ACLR
reset_n => A_shift_rot_result[31].ACLR
reset_n => M_div_negate_result.ACLR
reset_n => A_div_negate_result.ACLR
reset_n => M_div_src1[0].ACLR
reset_n => M_div_src1[1].ACLR
reset_n => M_div_src1[2].ACLR
reset_n => M_div_src1[3].ACLR
reset_n => M_div_src1[4].ACLR
reset_n => M_div_src1[5].ACLR
reset_n => M_div_src1[6].ACLR
reset_n => M_div_src1[7].ACLR
reset_n => M_div_src1[8].ACLR
reset_n => M_div_src1[9].ACLR
reset_n => M_div_src1[10].ACLR
reset_n => M_div_src1[11].ACLR
reset_n => M_div_src1[12].ACLR
reset_n => M_div_src1[13].ACLR
reset_n => M_div_src1[14].ACLR
reset_n => M_div_src1[15].ACLR
reset_n => M_div_src1[16].ACLR
reset_n => M_div_src1[17].ACLR
reset_n => M_div_src1[18].ACLR
reset_n => M_div_src1[19].ACLR
reset_n => M_div_src1[20].ACLR
reset_n => M_div_src1[21].ACLR
reset_n => M_div_src1[22].ACLR
reset_n => M_div_src1[23].ACLR
reset_n => M_div_src1[24].ACLR
reset_n => M_div_src1[25].ACLR
reset_n => M_div_src1[26].ACLR
reset_n => M_div_src1[27].ACLR
reset_n => M_div_src1[28].ACLR
reset_n => M_div_src1[29].ACLR
reset_n => M_div_src1[30].ACLR
reset_n => M_div_src1[31].ACLR
reset_n => M_div_src2[0].ACLR
reset_n => M_div_src2[1].ACLR
reset_n => M_div_src2[2].ACLR
reset_n => M_div_src2[3].ACLR
reset_n => M_div_src2[4].ACLR
reset_n => M_div_src2[5].ACLR
reset_n => M_div_src2[6].ACLR
reset_n => M_div_src2[7].ACLR
reset_n => M_div_src2[8].ACLR
reset_n => M_div_src2[9].ACLR
reset_n => M_div_src2[10].ACLR
reset_n => M_div_src2[11].ACLR
reset_n => M_div_src2[12].ACLR
reset_n => M_div_src2[13].ACLR
reset_n => M_div_src2[14].ACLR
reset_n => M_div_src2[15].ACLR
reset_n => M_div_src2[16].ACLR
reset_n => M_div_src2[17].ACLR
reset_n => M_div_src2[18].ACLR
reset_n => M_div_src2[19].ACLR
reset_n => M_div_src2[20].ACLR
reset_n => M_div_src2[21].ACLR
reset_n => M_div_src2[22].ACLR
reset_n => M_div_src2[23].ACLR
reset_n => M_div_src2[24].ACLR
reset_n => M_div_src2[25].ACLR
reset_n => M_div_src2[26].ACLR
reset_n => M_div_src2[27].ACLR
reset_n => M_div_src2[28].ACLR
reset_n => M_div_src2[29].ACLR
reset_n => M_div_src2[30].ACLR
reset_n => M_div_src2[31].ACLR
reset_n => A_div_den[0].ACLR
reset_n => A_div_den[1].ACLR
reset_n => A_div_den[2].ACLR
reset_n => A_div_den[3].ACLR
reset_n => A_div_den[4].ACLR
reset_n => A_div_den[5].ACLR
reset_n => A_div_den[6].ACLR
reset_n => A_div_den[7].ACLR
reset_n => A_div_den[8].ACLR
reset_n => A_div_den[9].ACLR
reset_n => A_div_den[10].ACLR
reset_n => A_div_den[11].ACLR
reset_n => A_div_den[12].ACLR
reset_n => A_div_den[13].ACLR
reset_n => A_div_den[14].ACLR
reset_n => A_div_den[15].ACLR
reset_n => A_div_den[16].ACLR
reset_n => A_div_den[17].ACLR
reset_n => A_div_den[18].ACLR
reset_n => A_div_den[19].ACLR
reset_n => A_div_den[20].ACLR
reset_n => A_div_den[21].ACLR
reset_n => A_div_den[22].ACLR
reset_n => A_div_den[23].ACLR
reset_n => A_div_den[24].ACLR
reset_n => A_div_den[25].ACLR
reset_n => A_div_den[26].ACLR
reset_n => A_div_den[27].ACLR
reset_n => A_div_den[28].ACLR
reset_n => A_div_den[29].ACLR
reset_n => A_div_den[30].ACLR
reset_n => A_div_den[31].ACLR
reset_n => A_div_rem[0].ACLR
reset_n => A_div_rem[1].ACLR
reset_n => A_div_rem[2].ACLR
reset_n => A_div_rem[3].ACLR
reset_n => A_div_rem[4].ACLR
reset_n => A_div_rem[5].ACLR
reset_n => A_div_rem[6].ACLR
reset_n => A_div_rem[7].ACLR
reset_n => A_div_rem[8].ACLR
reset_n => A_div_rem[9].ACLR
reset_n => A_div_rem[10].ACLR
reset_n => A_div_rem[11].ACLR
reset_n => A_div_rem[12].ACLR
reset_n => A_div_rem[13].ACLR
reset_n => A_div_rem[14].ACLR
reset_n => A_div_rem[15].ACLR
reset_n => A_div_rem[16].ACLR
reset_n => A_div_rem[17].ACLR
reset_n => A_div_rem[18].ACLR
reset_n => A_div_rem[19].ACLR
reset_n => A_div_rem[20].ACLR
reset_n => A_div_rem[21].ACLR
reset_n => A_div_rem[22].ACLR
reset_n => A_div_rem[23].ACLR
reset_n => A_div_rem[24].ACLR
reset_n => A_div_rem[25].ACLR
reset_n => A_div_rem[26].ACLR
reset_n => A_div_rem[27].ACLR
reset_n => A_div_rem[28].ACLR
reset_n => A_div_rem[29].ACLR
reset_n => A_div_rem[30].ACLR
reset_n => A_div_rem[31].ACLR
reset_n => A_div_rem[32].ACLR
reset_n => A_div_quot[0].ACLR
reset_n => A_div_quot[1].ACLR
reset_n => A_div_quot[2].ACLR
reset_n => A_div_quot[3].ACLR
reset_n => A_div_quot[4].ACLR
reset_n => A_div_quot[5].ACLR
reset_n => A_div_quot[6].ACLR
reset_n => A_div_quot[7].ACLR
reset_n => A_div_quot[8].ACLR
reset_n => A_div_quot[9].ACLR
reset_n => A_div_quot[10].ACLR
reset_n => A_div_quot[11].ACLR
reset_n => A_div_quot[12].ACLR
reset_n => A_div_quot[13].ACLR
reset_n => A_div_quot[14].ACLR
reset_n => A_div_quot[15].ACLR
reset_n => A_div_quot[16].ACLR
reset_n => A_div_quot[17].ACLR
reset_n => A_div_quot[18].ACLR
reset_n => A_div_quot[19].ACLR
reset_n => A_div_quot[20].ACLR
reset_n => A_div_quot[21].ACLR
reset_n => A_div_quot[22].ACLR
reset_n => A_div_quot[23].ACLR
reset_n => A_div_quot[24].ACLR
reset_n => A_div_quot[25].ACLR
reset_n => A_div_quot[26].ACLR
reset_n => A_div_quot[27].ACLR
reset_n => A_div_quot[28].ACLR
reset_n => A_div_quot[29].ACLR
reset_n => A_div_quot[30].ACLR
reset_n => A_div_quot[31].ACLR
reset_n => A_div_accumulate_quotient_bits.ACLR
reset_n => A_div_quot_bit.ACLR
reset_n => A_div_last_quotient_bit.ACLR
reset_n => A_div_quot_ready.ACLR
reset_n => A_div_den_is_normalized_sticky.ACLR
reset_n => A_div_norm_cnt[0].ACLR
reset_n => A_div_norm_cnt[1].ACLR
reset_n => A_div_norm_cnt[2].ACLR
reset_n => A_div_norm_cnt[3].ACLR
reset_n => A_div_norm_cnt[4].ACLR
reset_n => A_div_norm_cnt[5].ACLR
reset_n => A_div_do_sub.ACLR
reset_n => A_dc_rd_data[0].ACLR
reset_n => A_dc_rd_data[1].ACLR
reset_n => A_dc_rd_data[2].ACLR
reset_n => A_dc_rd_data[3].ACLR
reset_n => A_dc_rd_data[4].ACLR
reset_n => A_dc_rd_data[5].ACLR
reset_n => A_dc_rd_data[6].ACLR
reset_n => A_dc_rd_data[7].ACLR
reset_n => A_dc_rd_data[8].ACLR
reset_n => A_dc_rd_data[9].ACLR
reset_n => A_dc_rd_data[10].ACLR
reset_n => A_dc_rd_data[11].ACLR
reset_n => A_dc_rd_data[12].ACLR
reset_n => A_dc_rd_data[13].ACLR
reset_n => A_dc_rd_data[14].ACLR
reset_n => A_dc_rd_data[15].ACLR
reset_n => A_dc_rd_data[16].ACLR
reset_n => A_dc_rd_data[17].ACLR
reset_n => A_dc_rd_data[18].ACLR
reset_n => A_dc_rd_data[19].ACLR
reset_n => A_dc_rd_data[20].ACLR
reset_n => A_dc_rd_data[21].ACLR
reset_n => A_dc_rd_data[22].ACLR
reset_n => A_dc_rd_data[23].ACLR
reset_n => A_dc_rd_data[24].ACLR
reset_n => A_dc_rd_data[25].ACLR
reset_n => A_dc_rd_data[26].ACLR
reset_n => A_dc_rd_data[27].ACLR
reset_n => A_dc_rd_data[28].ACLR
reset_n => A_dc_rd_data[29].ACLR
reset_n => A_dc_rd_data[30].ACLR
reset_n => A_dc_rd_data[31].ACLR
reset_n => A_dc_actual_tag[0].ACLR
reset_n => A_dc_actual_tag[1].ACLR
reset_n => A_dc_actual_tag[2].ACLR
reset_n => A_dc_actual_tag[3].ACLR
reset_n => A_dc_actual_tag[4].ACLR
reset_n => A_dc_actual_tag[5].ACLR
reset_n => A_dc_actual_tag[6].ACLR
reset_n => A_dc_actual_tag[7].ACLR
reset_n => A_dc_actual_tag[8].ACLR
reset_n => A_dc_actual_tag[9].ACLR
reset_n => A_dc_actual_tag[10].ACLR
reset_n => A_dc_actual_tag[11].ACLR
reset_n => A_dc_actual_tag[12].ACLR
reset_n => A_dc_actual_tag[13].ACLR
reset_n => A_dc_hit.ACLR
reset_n => A_dc_valid_st_cache_hit.ACLR
reset_n => A_dc_valid_st_bypass_hit.ACLR
reset_n => A_dc_potential_hazard_after_st.ACLR
reset_n => A_dc_want_fill.ACLR
reset_n => A_dc_fill_has_started.ACLR
reset_n => A_dc_fill_active.ACLR
reset_n => A_dc_fill_dp_offset[0].ACLR
reset_n => A_dc_fill_dp_offset[1].ACLR
reset_n => A_dc_fill_dp_offset[2].ACLR
reset_n => A_dc_fill_starting_d1.ACLR
reset_n => M_valid_mem_d1.ACLR
reset_n => M_A_dc_line_match_d1.ACLR
reset_n => A_dc_fill_need_extra_stall.ACLR
reset_n => A_dc_rd_last_transfer_d1.ACLR
reset_n => A_dc_wb_active.ACLR
reset_n => A_dc_dirty.ACLR
reset_n => A_dc_xfer_rd_addr_has_started.ACLR
reset_n => A_dc_xfer_rd_addr_active.ACLR
reset_n => A_dc_xfer_rd_addr_done.ACLR
reset_n => A_dc_xfer_rd_addr_offset[0].ACLR
reset_n => A_dc_xfer_rd_addr_offset[1].ACLR
reset_n => A_dc_xfer_rd_addr_offset[2].ACLR
reset_n => A_dc_xfer_rd_data_starting.ACLR
reset_n => A_dc_xfer_rd_data_active.ACLR
reset_n => A_dc_xfer_rd_data_offset_match.ACLR
reset_n => A_dc_xfer_rd_data_offset[0].ACLR
reset_n => A_dc_xfer_rd_data_offset[1].ACLR
reset_n => A_dc_xfer_rd_data_offset[2].ACLR
reset_n => A_dc_xfer_wr_starting.ACLR
reset_n => A_dc_xfer_wr_active.ACLR
reset_n => A_dc_xfer_wr_data[0].ACLR
reset_n => A_dc_xfer_wr_data[1].ACLR
reset_n => A_dc_xfer_wr_data[2].ACLR
reset_n => A_dc_xfer_wr_data[3].ACLR
reset_n => A_dc_xfer_wr_data[4].ACLR
reset_n => A_dc_xfer_wr_data[5].ACLR
reset_n => A_dc_xfer_wr_data[6].ACLR
reset_n => A_dc_xfer_wr_data[7].ACLR
reset_n => A_dc_xfer_wr_data[8].ACLR
reset_n => A_dc_xfer_wr_data[9].ACLR
reset_n => A_dc_xfer_wr_data[10].ACLR
reset_n => A_dc_xfer_wr_data[11].ACLR
reset_n => A_dc_xfer_wr_data[12].ACLR
reset_n => A_dc_xfer_wr_data[13].ACLR
reset_n => A_dc_xfer_wr_data[14].ACLR
reset_n => A_dc_xfer_wr_data[15].ACLR
reset_n => A_dc_xfer_wr_data[16].ACLR
reset_n => A_dc_xfer_wr_data[17].ACLR
reset_n => A_dc_xfer_wr_data[18].ACLR
reset_n => A_dc_xfer_wr_data[19].ACLR
reset_n => A_dc_xfer_wr_data[20].ACLR
reset_n => A_dc_xfer_wr_data[21].ACLR
reset_n => A_dc_xfer_wr_data[22].ACLR
reset_n => A_dc_xfer_wr_data[23].ACLR
reset_n => A_dc_xfer_wr_data[24].ACLR
reset_n => A_dc_xfer_wr_data[25].ACLR
reset_n => A_dc_xfer_wr_data[26].ACLR
reset_n => A_dc_xfer_wr_data[27].ACLR
reset_n => A_dc_xfer_wr_data[28].ACLR
reset_n => A_dc_xfer_wr_data[29].ACLR
reset_n => A_dc_xfer_wr_data[30].ACLR
reset_n => A_dc_xfer_wr_data[31].ACLR
reset_n => A_dc_xfer_wr_offset[0].ACLR
reset_n => A_dc_xfer_wr_offset[1].ACLR
reset_n => A_dc_xfer_wr_offset[2].ACLR
reset_n => A_dc_wb_tag[0].ACLR
reset_n => A_dc_wb_tag[1].ACLR
reset_n => A_dc_wb_tag[2].ACLR
reset_n => A_dc_wb_tag[3].ACLR
reset_n => A_dc_wb_tag[4].ACLR
reset_n => A_dc_wb_tag[5].ACLR
reset_n => A_dc_wb_tag[6].ACLR
reset_n => A_dc_wb_tag[7].ACLR
reset_n => A_dc_wb_tag[8].ACLR
reset_n => A_dc_wb_tag[9].ACLR
reset_n => A_dc_wb_tag[10].ACLR
reset_n => A_dc_wb_tag[11].ACLR
reset_n => A_dc_wb_tag[12].ACLR
reset_n => A_dc_wb_tag[13].ACLR
reset_n => A_dc_wb_line[0].ACLR
reset_n => A_dc_wb_line[1].ACLR
reset_n => A_dc_wb_line[2].ACLR
reset_n => A_dc_wb_line[3].ACLR
reset_n => A_dc_wb_line[4].ACLR
reset_n => A_dc_wb_line[5].ACLR
reset_n => A_dc_wb_rd_addr_starting.ACLR
reset_n => A_dc_wb_rd_addr_offset[0].ACLR
reset_n => A_dc_wb_rd_addr_offset[1].ACLR
reset_n => A_dc_wb_rd_addr_offset[2].ACLR
reset_n => A_dc_wb_rd_data_starting.ACLR
reset_n => A_dc_wb_wr_active.ACLR
reset_n => A_dc_wb_rd_data_first.ACLR
reset_n => A_dc_dcache_management_done.ACLR
reset_n => A_ld_bypass_delayed.ACLR
reset_n => A_st_bypass_delayed.ACLR
reset_n => A_ld_bypass_delayed_started.ACLR
reset_n => A_st_bypass_delayed_started.ACLR
reset_n => A_st_bypass_transfer_done_d1.ACLR
reset_n => A_en_d1.ACLR
reset_n => A_dc_rd_addr_cnt[0].ACLR
reset_n => A_dc_rd_addr_cnt[1].ACLR
reset_n => A_dc_rd_addr_cnt[2].ACLR
reset_n => A_dc_rd_addr_cnt[3].ACLR
reset_n => A_mem_stall.ACLR
reset_n => A_dc_rd_data_cnt[0].ACLR
reset_n => A_dc_rd_data_cnt[1].ACLR
reset_n => A_dc_rd_data_cnt[2].ACLR
reset_n => A_dc_rd_data_cnt[3].ACLR
reset_n => A_dc_wr_data_cnt[0].ACLR
reset_n => A_dc_wr_data_cnt[1].ACLR
reset_n => A_dc_wr_data_cnt[2].ACLR
reset_n => A_dc_wr_data_cnt[3].ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => d_readdatavalid_d1.ACLR
reset_n => M_data_ram_ld_align_sign_bit_16_hi.ACLR
reset_n => A_data_ram_ld_align_sign_bit.ACLR
reset_n => A_status_reg_pie.ACLR
reset_n => A_estatus_reg_pie.ACLR
reset_n => A_bstatus_reg_pie.ACLR
reset_n => A_ienable_reg_irq0.ACLR
reset_n => A_ipending_reg_irq0.ACLR
reset_n => E_control_reg_rddata[0].ACLR
reset_n => E_control_reg_rddata[1].ACLR
reset_n => E_control_reg_rddata[2].ACLR
reset_n => E_control_reg_rddata[3].ACLR
reset_n => E_control_reg_rddata[4].ACLR
reset_n => E_control_reg_rddata[5].ACLR
reset_n => E_control_reg_rddata[6].ACLR
reset_n => E_control_reg_rddata[7].ACLR
reset_n => E_control_reg_rddata[8].ACLR
reset_n => E_control_reg_rddata[9].ACLR
reset_n => E_control_reg_rddata[10].ACLR
reset_n => E_control_reg_rddata[11].ACLR
reset_n => E_control_reg_rddata[12].ACLR
reset_n => E_control_reg_rddata[13].ACLR
reset_n => E_control_reg_rddata[14].ACLR
reset_n => E_control_reg_rddata[15].ACLR
reset_n => E_control_reg_rddata[16].ACLR
reset_n => E_control_reg_rddata[17].ACLR
reset_n => E_control_reg_rddata[18].ACLR
reset_n => E_control_reg_rddata[19].ACLR
reset_n => E_control_reg_rddata[20].ACLR
reset_n => E_control_reg_rddata[21].ACLR
reset_n => E_control_reg_rddata[22].ACLR
reset_n => E_control_reg_rddata[23].ACLR
reset_n => E_control_reg_rddata[24].ACLR
reset_n => E_control_reg_rddata[25].ACLR
reset_n => E_control_reg_rddata[26].ACLR
reset_n => E_control_reg_rddata[27].ACLR
reset_n => E_control_reg_rddata[28].ACLR
reset_n => E_control_reg_rddata[29].ACLR
reset_n => E_control_reg_rddata[30].ACLR
reset_n => E_control_reg_rddata[31].ACLR
reset_n => M_control_reg_rddata[0].ACLR
reset_n => M_control_reg_rddata[1].ACLR
reset_n => M_control_reg_rddata[2].ACLR
reset_n => M_control_reg_rddata[3].ACLR
reset_n => M_control_reg_rddata[4].ACLR
reset_n => M_control_reg_rddata[5].ACLR
reset_n => M_control_reg_rddata[6].ACLR
reset_n => M_control_reg_rddata[7].ACLR
reset_n => M_control_reg_rddata[8].ACLR
reset_n => M_control_reg_rddata[9].ACLR
reset_n => M_control_reg_rddata[10].ACLR
reset_n => M_control_reg_rddata[11].ACLR
reset_n => M_control_reg_rddata[12].ACLR
reset_n => M_control_reg_rddata[13].ACLR
reset_n => M_control_reg_rddata[14].ACLR
reset_n => M_control_reg_rddata[15].ACLR
reset_n => M_control_reg_rddata[16].ACLR
reset_n => M_control_reg_rddata[17].ACLR
reset_n => M_control_reg_rddata[18].ACLR
reset_n => M_control_reg_rddata[19].ACLR
reset_n => M_control_reg_rddata[20].ACLR
reset_n => M_control_reg_rddata[21].ACLR
reset_n => M_control_reg_rddata[22].ACLR
reset_n => M_control_reg_rddata[23].ACLR
reset_n => M_control_reg_rddata[24].ACLR
reset_n => M_control_reg_rddata[25].ACLR
reset_n => M_control_reg_rddata[26].ACLR
reset_n => M_control_reg_rddata[27].ACLR
reset_n => M_control_reg_rddata[28].ACLR
reset_n => M_control_reg_rddata[29].ACLR
reset_n => M_control_reg_rddata[30].ACLR
reset_n => M_control_reg_rddata[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => E_pcb[18].ACLR
reset_n => E_pcb[19].ACLR
reset_n => E_pcb[20].ACLR
reset_n => E_pcb[21].ACLR
reset_n => E_pcb[22].ACLR
reset_n => E_pcb[23].ACLR
reset_n => E_pcb[24].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => M_pcb[18].ACLR
reset_n => M_pcb[19].ACLR
reset_n => M_pcb[20].ACLR
reset_n => M_pcb[21].ACLR
reset_n => M_pcb[22].ACLR
reset_n => M_pcb[23].ACLR
reset_n => M_pcb[24].ACLR
reset_n => A_pcb[0].ACLR
reset_n => A_pcb[1].ACLR
reset_n => A_pcb[2].ACLR
reset_n => A_pcb[3].ACLR
reset_n => A_pcb[4].ACLR
reset_n => A_pcb[5].ACLR
reset_n => A_pcb[6].ACLR
reset_n => A_pcb[7].ACLR
reset_n => A_pcb[8].ACLR
reset_n => A_pcb[9].ACLR
reset_n => A_pcb[10].ACLR
reset_n => A_pcb[11].ACLR
reset_n => A_pcb[12].ACLR
reset_n => A_pcb[13].ACLR
reset_n => A_pcb[14].ACLR
reset_n => A_pcb[15].ACLR
reset_n => A_pcb[16].ACLR
reset_n => A_pcb[17].ACLR
reset_n => A_pcb[18].ACLR
reset_n => A_pcb[19].ACLR
reset_n => A_pcb[20].ACLR
reset_n => A_pcb[21].ACLR
reset_n => A_pcb[22].ACLR
reset_n => A_pcb[23].ACLR
reset_n => A_pcb[24].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => W_pcb[18].ACLR
reset_n => W_pcb[19].ACLR
reset_n => W_pcb[20].ACLR
reset_n => W_pcb[21].ACLR
reset_n => W_pcb[22].ACLR
reset_n => W_pcb[23].ACLR
reset_n => W_pcb[24].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc[16].ACLR
reset_n => D_pc[17].ACLR
reset_n => D_pc[18].ACLR
reset_n => D_pc[19].ACLR
reset_n => D_pc[20].ACLR
reset_n => D_pc[21].ACLR
reset_n => D_pc[22].ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => D_pc_plus_one[16].ACLR
reset_n => D_pc_plus_one[17].ACLR
reset_n => D_pc_plus_one[18].ACLR
reset_n => D_pc_plus_one[19].ACLR
reset_n => D_pc_plus_one[20].ACLR
reset_n => D_pc_plus_one[21].ACLR
reset_n => D_pc_plus_one[22].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_extra_pc[16].ACLR
reset_n => E_extra_pc[17].ACLR
reset_n => E_extra_pc[18].ACLR
reset_n => E_extra_pc[19].ACLR
reset_n => E_extra_pc[20].ACLR
reset_n => E_extra_pc[21].ACLR
reset_n => E_extra_pc[22].ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_pc[16].ACLR
reset_n => E_pc[17].ACLR
reset_n => E_pc[18].ACLR
reset_n => E_pc[19].ACLR
reset_n => E_pc[20].ACLR
reset_n => E_pc[21].ACLR
reset_n => E_pc[22].ACLR
reset_n => E_valid_jmp_indirect.ACLR
reset_n => M_valid_from_E.ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[0].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_cmp_result.ACLR
reset_n => M_wr_dst_reg_from_E.ACLR
reset_n => M_target_pcb[0].ACLR
reset_n => M_target_pcb[1].ACLR
reset_n => M_target_pcb[2].ACLR
reset_n => M_target_pcb[3].ACLR
reset_n => M_target_pcb[4].ACLR
reset_n => M_target_pcb[5].ACLR
reset_n => M_target_pcb[6].ACLR
reset_n => M_target_pcb[7].ACLR
reset_n => M_target_pcb[8].ACLR
reset_n => M_target_pcb[9].ACLR
reset_n => M_target_pcb[10].ACLR
reset_n => M_target_pcb[11].ACLR
reset_n => M_target_pcb[12].ACLR
reset_n => M_target_pcb[13].ACLR
reset_n => M_target_pcb[14].ACLR
reset_n => M_target_pcb[15].ACLR
reset_n => M_target_pcb[16].ACLR
reset_n => M_target_pcb[17].ACLR
reset_n => M_target_pcb[18].ACLR
reset_n => M_target_pcb[19].ACLR
reset_n => M_target_pcb[20].ACLR
reset_n => M_target_pcb[21].ACLR
reset_n => M_target_pcb[22].ACLR
reset_n => M_target_pcb[23].ACLR
reset_n => M_target_pcb[24].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].ACLR
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => M_pipe_flush_waddr[16].ACLR
reset_n => M_pipe_flush_waddr[17].ACLR
reset_n => M_pipe_flush_waddr[18].ACLR
reset_n => M_pipe_flush_waddr[19].ACLR
reset_n => M_pipe_flush_waddr[20].ACLR
reset_n => M_pipe_flush_waddr[21].PRESET
reset_n => M_pipe_flush_waddr[22].ACLR
reset_n => M_sel_data_master.ACLR
reset_n => A_valid.ACLR
reset_n => A_iw[0].ACLR
reset_n => A_iw[1].ACLR
reset_n => A_iw[2].ACLR
reset_n => A_iw[3].ACLR
reset_n => A_iw[4].ACLR
reset_n => A_iw[5].ACLR
reset_n => A_iw[6].ACLR
reset_n => A_iw[7].ACLR
reset_n => A_iw[8].ACLR
reset_n => A_iw[9].ACLR
reset_n => A_iw[10].ACLR
reset_n => A_iw[11].ACLR
reset_n => A_iw[12].ACLR
reset_n => A_iw[13].ACLR
reset_n => A_iw[14].ACLR
reset_n => A_iw[15].ACLR
reset_n => A_iw[16].ACLR
reset_n => A_iw[17].ACLR
reset_n => A_iw[18].ACLR
reset_n => A_iw[19].ACLR
reset_n => A_iw[20].ACLR
reset_n => A_iw[21].ACLR
reset_n => A_iw[22].ACLR
reset_n => A_iw[23].ACLR
reset_n => A_iw[24].ACLR
reset_n => A_iw[25].ACLR
reset_n => A_iw[26].ACLR
reset_n => A_iw[27].ACLR
reset_n => A_iw[28].ACLR
reset_n => A_iw[29].ACLR
reset_n => A_iw[30].ACLR
reset_n => A_iw[31].ACLR
reset_n => A_inst_result[0].ACLR
reset_n => A_inst_result[1].ACLR
reset_n => A_inst_result[2].ACLR
reset_n => A_inst_result[3].ACLR
reset_n => A_inst_result[4].ACLR
reset_n => A_inst_result[5].ACLR
reset_n => A_inst_result[6].ACLR
reset_n => A_inst_result[7].ACLR
reset_n => A_inst_result[8].ACLR
reset_n => A_inst_result[9].ACLR
reset_n => A_inst_result[10].ACLR
reset_n => A_inst_result[11].ACLR
reset_n => A_inst_result[12].ACLR
reset_n => A_inst_result[13].ACLR
reset_n => A_inst_result[14].ACLR
reset_n => A_inst_result[15].ACLR
reset_n => A_inst_result[16].ACLR
reset_n => A_inst_result[17].ACLR
reset_n => A_inst_result[18].ACLR
reset_n => A_inst_result[19].ACLR
reset_n => A_inst_result[20].ACLR
reset_n => A_inst_result[21].ACLR
reset_n => A_inst_result[22].ACLR
reset_n => A_inst_result[23].ACLR
reset_n => A_inst_result[24].ACLR
reset_n => A_inst_result[25].ACLR
reset_n => A_inst_result[26].ACLR
reset_n => A_inst_result[27].ACLR
reset_n => A_inst_result[28].ACLR
reset_n => A_inst_result[29].ACLR
reset_n => A_inst_result[30].ACLR
reset_n => A_inst_result[31].ACLR
reset_n => A_mem_byte_en[0].ACLR
reset_n => A_mem_byte_en[1].ACLR
reset_n => A_mem_byte_en[2].ACLR
reset_n => A_mem_byte_en[3].ACLR
reset_n => A_st_data[0].ACLR
reset_n => A_st_data[1].ACLR
reset_n => A_st_data[2].ACLR
reset_n => A_st_data[3].ACLR
reset_n => A_st_data[4].ACLR
reset_n => A_st_data[5].ACLR
reset_n => A_st_data[6].ACLR
reset_n => A_st_data[7].ACLR
reset_n => A_st_data[8].ACLR
reset_n => A_st_data[9].ACLR
reset_n => A_st_data[10].ACLR
reset_n => A_st_data[11].ACLR
reset_n => A_st_data[12].ACLR
reset_n => A_st_data[13].ACLR
reset_n => A_st_data[14].ACLR
reset_n => A_st_data[15].ACLR
reset_n => A_st_data[16].ACLR
reset_n => A_st_data[17].ACLR
reset_n => A_st_data[18].ACLR
reset_n => A_st_data[19].ACLR
reset_n => A_st_data[20].ACLR
reset_n => A_st_data[21].ACLR
reset_n => A_st_data[22].ACLR
reset_n => A_st_data[23].ACLR
reset_n => A_st_data[24].ACLR
reset_n => A_st_data[25].ACLR
reset_n => A_st_data[26].ACLR
reset_n => A_st_data[27].ACLR
reset_n => A_st_data[28].ACLR
reset_n => A_st_data[29].ACLR
reset_n => A_st_data[30].ACLR
reset_n => A_st_data[31].ACLR
reset_n => A_dst_regnum_from_M[0].ACLR
reset_n => A_dst_regnum_from_M[1].ACLR
reset_n => A_dst_regnum_from_M[2].ACLR
reset_n => A_dst_regnum_from_M[3].ACLR
reset_n => A_dst_regnum_from_M[4].ACLR
reset_n => A_ld_align_sh16.ACLR
reset_n => A_ld_align_sh8.ACLR
reset_n => A_ld_align_byte1_fill.ACLR
reset_n => A_ld_align_byte2_byte3_fill.ACLR
reset_n => A_cmp_result.ACLR
reset_n => A_mem_baddr[0].ACLR
reset_n => A_mem_baddr[1].ACLR
reset_n => A_mem_baddr[2].ACLR
reset_n => A_mem_baddr[3].ACLR
reset_n => A_mem_baddr[4].ACLR
reset_n => A_mem_baddr[5].ACLR
reset_n => A_mem_baddr[6].ACLR
reset_n => A_mem_baddr[7].ACLR
reset_n => A_mem_baddr[8].ACLR
reset_n => A_mem_baddr[9].ACLR
reset_n => A_mem_baddr[10].ACLR
reset_n => A_mem_baddr[11].ACLR
reset_n => A_mem_baddr[12].ACLR
reset_n => A_mem_baddr[13].ACLR
reset_n => A_mem_baddr[14].ACLR
reset_n => A_mem_baddr[15].ACLR
reset_n => A_mem_baddr[16].ACLR
reset_n => A_mem_baddr[17].ACLR
reset_n => A_mem_baddr[18].ACLR
reset_n => A_mem_baddr[19].ACLR
reset_n => A_mem_baddr[20].ACLR
reset_n => A_mem_baddr[21].ACLR
reset_n => A_mem_baddr[22].ACLR
reset_n => A_mem_baddr[23].ACLR
reset_n => A_mem_baddr[24].ACLR
reset_n => A_wr_dst_reg_from_M.PRESET
reset_n => A_div_done.ACLR
reset_n => A_slow_inst_sel.ACLR
reset_n => A_slow_inst_result[0].ACLR
reset_n => A_slow_inst_result[1].ACLR
reset_n => A_slow_inst_result[2].ACLR
reset_n => A_slow_inst_result[3].ACLR
reset_n => A_slow_inst_result[4].ACLR
reset_n => A_slow_inst_result[5].ACLR
reset_n => A_slow_inst_result[6].ACLR
reset_n => A_slow_inst_result[7].ACLR
reset_n => A_slow_inst_result[8].ACLR
reset_n => A_slow_inst_result[9].ACLR
reset_n => A_slow_inst_result[10].ACLR
reset_n => A_slow_inst_result[11].ACLR
reset_n => A_slow_inst_result[12].ACLR
reset_n => A_slow_inst_result[13].ACLR
reset_n => A_slow_inst_result[14].ACLR
reset_n => A_slow_inst_result[15].ACLR
reset_n => A_slow_inst_result[16].ACLR
reset_n => A_slow_inst_result[17].ACLR
reset_n => A_slow_inst_result[18].ACLR
reset_n => A_slow_inst_result[19].ACLR
reset_n => A_slow_inst_result[20].ACLR
reset_n => A_slow_inst_result[21].ACLR
reset_n => A_slow_inst_result[22].ACLR
reset_n => A_slow_inst_result[23].ACLR
reset_n => A_slow_inst_result[24].ACLR
reset_n => A_slow_inst_result[25].ACLR
reset_n => A_slow_inst_result[26].ACLR
reset_n => A_slow_inst_result[27].ACLR
reset_n => A_slow_inst_result[28].ACLR
reset_n => A_slow_inst_result[29].ACLR
reset_n => A_slow_inst_result[30].ACLR
reset_n => A_slow_inst_result[31].ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_valid.ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => E_regnum_a_cmp_D.ACLR
reset_n => M_regnum_a_cmp_D.ACLR
reset_n => A_regnum_a_cmp_D.ACLR
reset_n => W_regnum_a_cmp_D.ACLR
reset_n => E_regnum_b_cmp_D.ACLR
reset_n => M_regnum_b_cmp_D.ACLR
reset_n => A_regnum_b_cmp_D.ACLR
reset_n => W_regnum_b_cmp_D.ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src2_reg[0].ACLR
reset_n => E_src2_reg[1].ACLR
reset_n => E_src2_reg[2].ACLR
reset_n => E_src2_reg[3].ACLR
reset_n => E_src2_reg[4].ACLR
reset_n => E_src2_reg[5].ACLR
reset_n => E_src2_reg[6].ACLR
reset_n => E_src2_reg[7].ACLR
reset_n => E_src2_reg[8].ACLR
reset_n => E_src2_reg[9].ACLR
reset_n => E_src2_reg[10].ACLR
reset_n => E_src2_reg[11].ACLR
reset_n => E_src2_reg[12].ACLR
reset_n => E_src2_reg[13].ACLR
reset_n => E_src2_reg[14].ACLR
reset_n => E_src2_reg[15].ACLR
reset_n => E_src2_reg[16].ACLR
reset_n => E_src2_reg[17].ACLR
reset_n => E_src2_reg[18].ACLR
reset_n => E_src2_reg[19].ACLR
reset_n => E_src2_reg[20].ACLR
reset_n => E_src2_reg[21].ACLR
reset_n => E_src2_reg[22].ACLR
reset_n => E_src2_reg[23].ACLR
reset_n => E_src2_reg[24].ACLR
reset_n => E_src2_reg[25].ACLR
reset_n => E_src2_reg[26].ACLR
reset_n => E_src2_reg[27].ACLR
reset_n => E_src2_reg[28].ACLR
reset_n => E_src2_reg[29].ACLR
reset_n => E_src2_reg[30].ACLR
reset_n => E_src2_reg[31].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => A_valid_wrctl_ienable.ACLR
reset_n => A_mul_src1[0].ACLR
reset_n => A_mul_src1[1].ACLR
reset_n => A_mul_src1[2].ACLR
reset_n => A_mul_src1[3].ACLR
reset_n => A_mul_src1[4].ACLR
reset_n => A_mul_src1[5].ACLR
reset_n => A_mul_src1[6].ACLR
reset_n => A_mul_src1[7].ACLR
reset_n => A_mul_src1[8].ACLR
reset_n => A_mul_src1[9].ACLR
reset_n => A_mul_src1[10].ACLR
reset_n => A_mul_src1[11].ACLR
reset_n => A_mul_src1[12].ACLR
reset_n => A_mul_src1[13].ACLR
reset_n => A_mul_src1[14].ACLR
reset_n => A_mul_src1[15].ACLR
reset_n => A_mul_src1[16].ACLR
reset_n => A_mul_src1[17].ACLR
reset_n => A_mul_src1[18].ACLR
reset_n => A_mul_src1[19].ACLR
reset_n => A_mul_src1[20].ACLR
reset_n => A_mul_src1[21].ACLR
reset_n => A_mul_src1[22].ACLR
reset_n => A_mul_src1[23].ACLR
reset_n => A_mul_src1[24].ACLR
reset_n => A_mul_src1[25].ACLR
reset_n => A_mul_src1[26].ACLR
reset_n => A_mul_src1[27].ACLR
reset_n => A_mul_src1[28].ACLR
reset_n => A_mul_src1[29].ACLR
reset_n => A_mul_src1[30].ACLR
reset_n => A_mul_src1[31].ACLR
reset_n => A_mul_src2[0].ACLR
reset_n => A_mul_src2[1].ACLR
reset_n => A_mul_src2[2].ACLR
reset_n => A_mul_src2[3].ACLR
reset_n => A_mul_src2[4].ACLR
reset_n => A_mul_src2[5].ACLR
reset_n => A_mul_src2[6].ACLR
reset_n => A_mul_src2[7].ACLR
reset_n => A_mul_src2[8].ACLR
reset_n => A_mul_src2[9].ACLR
reset_n => A_mul_src2[10].ACLR
reset_n => A_mul_src2[11].ACLR
reset_n => A_mul_src2[12].ACLR
reset_n => A_mul_src2[13].ACLR
reset_n => A_mul_src2[14].ACLR
reset_n => A_mul_src2[15].ACLR
reset_n => A_mul_src2[16].ACLR
reset_n => A_mul_src2[17].ACLR
reset_n => A_mul_src2[18].ACLR
reset_n => A_mul_src2[19].ACLR
reset_n => A_mul_src2[20].ACLR
reset_n => A_mul_src2[21].ACLR
reset_n => A_mul_src2[22].ACLR
reset_n => A_mul_src2[23].ACLR
reset_n => A_mul_src2[24].ACLR
reset_n => A_mul_src2[25].ACLR
reset_n => A_mul_src2[26].ACLR
reset_n => A_mul_src2[27].ACLR
reset_n => A_mul_src2[28].ACLR
reset_n => A_mul_src2[29].ACLR
reset_n => A_mul_src2[30].ACLR
reset_n => A_mul_src2[31].ACLR
reset_n => A_mul_partial_prod[0].ACLR
reset_n => A_mul_partial_prod[1].ACLR
reset_n => A_mul_partial_prod[2].ACLR
reset_n => A_mul_partial_prod[3].ACLR
reset_n => A_mul_partial_prod[4].ACLR
reset_n => A_mul_partial_prod[5].ACLR
reset_n => A_mul_partial_prod[6].ACLR
reset_n => A_mul_partial_prod[7].ACLR
reset_n => A_mul_partial_prod[8].ACLR
reset_n => A_mul_partial_prod[9].ACLR
reset_n => A_mul_partial_prod[10].ACLR
reset_n => A_mul_partial_prod[11].ACLR
reset_n => A_mul_partial_prod[12].ACLR
reset_n => A_mul_partial_prod[13].ACLR
reset_n => A_mul_partial_prod[14].ACLR
reset_n => A_mul_partial_prod[15].ACLR
reset_n => A_mul_partial_prod[16].ACLR
reset_n => A_mul_partial_prod[17].ACLR
reset_n => A_mul_partial_prod[18].ACLR
reset_n => A_mul_partial_prod[19].ACLR
reset_n => A_mul_partial_prod[20].ACLR
reset_n => A_mul_partial_prod[21].ACLR
reset_n => A_mul_partial_prod[22].ACLR
reset_n => A_mul_partial_prod[23].ACLR
reset_n => A_mul_partial_prod[24].ACLR
reset_n => A_mul_partial_prod[25].ACLR
reset_n => A_mul_partial_prod[26].ACLR
reset_n => A_mul_partial_prod[27].ACLR
reset_n => A_mul_partial_prod[28].ACLR
reset_n => A_mul_partial_prod[29].ACLR
reset_n => A_mul_partial_prod[30].ACLR
reset_n => A_mul_partial_prod[31].ACLR
reset_n => A_mul_result[0].ACLR
reset_n => A_mul_result[1].ACLR
reset_n => A_mul_result[2].ACLR
reset_n => A_mul_result[3].ACLR
reset_n => A_mul_result[4].ACLR
reset_n => A_mul_result[5].ACLR
reset_n => A_mul_result[6].ACLR
reset_n => A_mul_result[7].ACLR
reset_n => A_mul_result[8].ACLR
reset_n => A_mul_result[9].ACLR
reset_n => A_mul_result[10].ACLR
reset_n => A_mul_result[11].ACLR
reset_n => A_mul_result[12].ACLR
reset_n => A_mul_result[13].ACLR
reset_n => A_mul_result[14].ACLR
reset_n => A_mul_result[15].ACLR
reset_n => A_mul_result[16].ACLR
reset_n => A_mul_result[17].ACLR
reset_n => A_mul_result[18].ACLR
reset_n => A_mul_result[19].ACLR
reset_n => A_mul_result[20].ACLR
reset_n => A_mul_result[21].ACLR
reset_n => A_mul_result[22].ACLR
reset_n => A_mul_result[23].ACLR
reset_n => A_mul_result[24].ACLR
reset_n => A_mul_result[25].ACLR
reset_n => A_mul_result[26].ACLR
reset_n => A_mul_result[27].ACLR
reset_n => A_mul_result[28].ACLR
reset_n => A_mul_result[29].ACLR
reset_n => A_mul_result[30].ACLR
reset_n => A_mul_result[31].ACLR
reset_n => A_mul_cnt[0].ACLR
reset_n => A_mul_cnt[1].ACLR
reset_n => A_mul_cnt[2].ACLR
reset_n => A_mul_stall.ACLR
reset_n => A_mul_stall_d1.ACLR
reset_n => A_mul_stall_d2.ACLR
reset_n => A_mul_stall_d3.ACLR
reset_n => M_ctrl_ld_bypass.ACLR
reset_n => A_ctrl_ld_bypass.ACLR
reset_n => M_ctrl_st_bypass.ACLR
reset_n => A_ctrl_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass.ACLR
reset_n => A_ctrl_ld_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass_or_dcache_management.ACLR
reset_n => M_ctrl_ld_non_bypass.ACLR
reset_n => A_ctrl_ld_non_bypass.ACLR
reset_n => M_ctrl_st_non_bypass.ACLR
reset_n => M_ctrl_ld_st_non_bypass.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => D_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_mul_lsw.ACLR
reset_n => M_ctrl_mul_lsw.ACLR
reset_n => A_ctrl_mul_lsw.ACLR
reset_n => E_ctrl_div_signed.ACLR
reset_n => E_ctrl_div.ACLR
reset_n => M_ctrl_div.ACLR
reset_n => A_ctrl_div.ACLR
reset_n => D_ctrl_implicit_dst_retaddr.ACLR
reset_n => D_ctrl_implicit_dst_eretaddr.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => A_ctrl_exception.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_crst.ACLR
reset_n => M_ctrl_crst.ACLR
reset_n => E_ctrl_retaddr.ACLR
reset_n => E_ctrl_shift_rot_left.ACLR
reset_n => E_ctrl_shift_right_arith.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => A_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => E_ctrl_logic.ACLR
reset_n => D_ctrl_hi_imm16.ACLR
reset_n => D_ctrl_unsigned_lo_imm16.ACLR
reset_n => E_ctrl_cmp.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => M_ctrl_br_cond.ACLR
reset_n => D_ctrl_br_uncond.ACLR
reset_n => E_ctrl_br_always_pred_taken.ACLR
reset_n => M_ctrl_br_always_pred_taken.ACLR
reset_n => D_ctrl_br.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_alu_signed_comparison.ACLR
reset_n => M_ctrl_ld8.ACLR
reset_n => M_ctrl_ld16.ACLR
reset_n => A_ctrl_ld16.ACLR
reset_n => M_ctrl_ld8_ld16.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => A_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => A_ctrl_ld.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => A_ctrl_st.ACLR
reset_n => M_ctrl_ld_st.ACLR
reset_n => M_ctrl_mem.ACLR
reset_n => M_ctrl_dc_index_wb_inv.ACLR
reset_n => A_ctrl_dc_index_wb_inv.ACLR
reset_n => M_ctrl_dc_addr_wb_inv.ACLR
reset_n => A_ctrl_dc_addr_wb_inv.ACLR
reset_n => M_ctrl_dc_index_inv.ACLR
reset_n => A_ctrl_dc_index_inv.ACLR
reset_n => M_ctrl_dc_addr_inv.ACLR
reset_n => A_ctrl_dc_addr_inv.ACLR
reset_n => M_ctrl_dc_nowb_inv.ACLR
reset_n => A_ctrl_dc_nowb_inv.ACLR
reset_n => D_ctrl_a_not_src.ACLR
reset_n => D_ctrl_b_not_src.ACLR
reset_n => D_ctrl_b_is_dst.ACLR
reset_n => D_ctrl_ignore_dst.ACLR
reset_n => D_ctrl_src2_choose_imm.ACLR
reset_n => M_ctrl_wrctl_inst.ACLR
reset_n => M_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => E_ctrl_late_result.ACLR
reset_n => M_ctrl_late_result.ACLR
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset
d_address[0] <= d_address_byte_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address_byte_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address_offset_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address_offset_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address_offset_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address_line_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address_line_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address_line_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address_line_field[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address_line_field[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address_line_field[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address_tag_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address_tag_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address_tag_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address_tag_field[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address_tag_field[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address_tag_field[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address_tag_field[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address_tag_field[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address_tag_field[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address_tag_field[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address_tag_field[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address_tag_field[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address_tag_field[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address_tag_field[13].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= internal_d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= internal_d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= internal_d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= internal_d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= internal_d_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= internal_d_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= internal_d_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= internal_d_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= internal_d_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= internal_d_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= internal_d_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= internal_d_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= internal_d_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= internal_d_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= internal_d_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= internal_d_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= internal_d_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= internal_d_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= internal_d_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= internal_d_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= internal_d_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= internal_d_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= internal_d_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= internal_d_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= internal_d_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= internal_d_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= internal_d_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= internal_d_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= internal_d_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= internal_d_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= internal_d_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= internal_d_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= internal_d_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= internal_d_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= internal_d_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= internal_d_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= ic_fill_ap_offset[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= ic_fill_ap_offset[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= ic_fill_ap_offset[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_tag[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_tag[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_tag[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_tag[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= ic_fill_tag[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= ic_fill_tag[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= ic_fill_tag[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= ic_fill_tag[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= ic_fill_tag[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= ic_fill_tag[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= ic_fill_tag[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= ic_fill_tag[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= ic_fill_tag[12].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN63
E_logic_result[1] => Equal0.IN62
E_logic_result[2] => Equal0.IN61
E_logic_result[3] => Equal0.IN60
E_logic_result[4] => Equal0.IN59
E_logic_result[5] => Equal0.IN58
E_logic_result[6] => Equal0.IN57
E_logic_result[7] => Equal0.IN56
E_logic_result[8] => Equal0.IN55
E_logic_result[9] => Equal0.IN54
E_logic_result[10] => Equal0.IN53
E_logic_result[11] => Equal0.IN52
E_logic_result[12] => Equal0.IN51
E_logic_result[13] => Equal0.IN50
E_logic_result[14] => Equal0.IN49
E_logic_result[15] => Equal0.IN48
E_logic_result[16] => Equal0.IN47
E_logic_result[17] => Equal0.IN46
E_logic_result[18] => Equal0.IN45
E_logic_result[19] => Equal0.IN44
E_logic_result[20] => Equal0.IN43
E_logic_result[21] => Equal0.IN42
E_logic_result[22] => Equal0.IN41
E_logic_result[23] => Equal0.IN40
E_logic_result[24] => Equal0.IN39
E_logic_result[25] => Equal0.IN38
E_logic_result[26] => Equal0.IN37
E_logic_result[27] => Equal0.IN36
E_logic_result[28] => Equal0.IN35
E_logic_result[29] => Equal0.IN34
E_logic_result[30] => Equal0.IN33
E_logic_result[31] => Equal0.IN32
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_d5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_d5g1:auto_generated.rden_b
data_a[0] => altsyncram_d5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_d5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_d5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_d5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_d5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_d5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_d5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_d5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_d5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_d5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_d5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_d5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_d5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_d5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_d5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_d5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_d5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_d5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_d5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_d5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_d5g1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_d5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_d5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_d5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_d5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_d5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_d5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_d5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_d5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_d5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_d5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_d5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_d5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_d5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_d5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_d5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_d5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_d5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_d5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_d5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_d5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_d5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_d5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_d5g1:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_2ef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ef1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ef1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ef1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ef1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ef1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ef1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ef1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ef1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ef1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ef1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ef1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ef1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ef1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ef1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ef1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ef1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2ef1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ef1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ef1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ef1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ef1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ef1:auto_generated.address_a[5]
address_b[0] => altsyncram_2ef1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ef1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ef1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ef1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ef1:auto_generated.address_b[4]
address_b[5] => altsyncram_2ef1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2ef1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ef1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ef1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ef1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ef1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ef1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ef1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ef1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2ef1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2ef1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2ef1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2ef1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2ef1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2ef1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2ef1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2ef1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => altmult_add:the_altmult_add_part_1.dataa[0]
A_mul_src1[1] => altmult_add:the_altmult_add_part_1.dataa[1]
A_mul_src1[2] => altmult_add:the_altmult_add_part_1.dataa[2]
A_mul_src1[3] => altmult_add:the_altmult_add_part_1.dataa[3]
A_mul_src1[4] => altmult_add:the_altmult_add_part_1.dataa[4]
A_mul_src1[5] => altmult_add:the_altmult_add_part_1.dataa[5]
A_mul_src1[6] => altmult_add:the_altmult_add_part_1.dataa[6]
A_mul_src1[7] => altmult_add:the_altmult_add_part_1.dataa[7]
A_mul_src1[8] => altmult_add:the_altmult_add_part_1.dataa[8]
A_mul_src1[9] => altmult_add:the_altmult_add_part_1.dataa[9]
A_mul_src1[10] => altmult_add:the_altmult_add_part_1.dataa[10]
A_mul_src1[11] => altmult_add:the_altmult_add_part_1.dataa[11]
A_mul_src1[12] => altmult_add:the_altmult_add_part_1.dataa[12]
A_mul_src1[13] => altmult_add:the_altmult_add_part_1.dataa[13]
A_mul_src1[14] => altmult_add:the_altmult_add_part_1.dataa[14]
A_mul_src1[15] => altmult_add:the_altmult_add_part_1.dataa[15]
A_mul_src1[16] => altmult_add:the_altmult_add_part_2.dataa[0]
A_mul_src1[17] => altmult_add:the_altmult_add_part_2.dataa[1]
A_mul_src1[18] => altmult_add:the_altmult_add_part_2.dataa[2]
A_mul_src1[19] => altmult_add:the_altmult_add_part_2.dataa[3]
A_mul_src1[20] => altmult_add:the_altmult_add_part_2.dataa[4]
A_mul_src1[21] => altmult_add:the_altmult_add_part_2.dataa[5]
A_mul_src1[22] => altmult_add:the_altmult_add_part_2.dataa[6]
A_mul_src1[23] => altmult_add:the_altmult_add_part_2.dataa[7]
A_mul_src1[24] => altmult_add:the_altmult_add_part_2.dataa[8]
A_mul_src1[25] => altmult_add:the_altmult_add_part_2.dataa[9]
A_mul_src1[26] => altmult_add:the_altmult_add_part_2.dataa[10]
A_mul_src1[27] => altmult_add:the_altmult_add_part_2.dataa[11]
A_mul_src1[28] => altmult_add:the_altmult_add_part_2.dataa[12]
A_mul_src1[29] => altmult_add:the_altmult_add_part_2.dataa[13]
A_mul_src1[30] => altmult_add:the_altmult_add_part_2.dataa[14]
A_mul_src1[31] => altmult_add:the_altmult_add_part_2.dataa[15]
A_mul_src2[0] => altmult_add:the_altmult_add_part_1.datab[0]
A_mul_src2[0] => altmult_add:the_altmult_add_part_2.datab[0]
A_mul_src2[1] => altmult_add:the_altmult_add_part_1.datab[1]
A_mul_src2[1] => altmult_add:the_altmult_add_part_2.datab[1]
A_mul_src2[2] => altmult_add:the_altmult_add_part_1.datab[2]
A_mul_src2[2] => altmult_add:the_altmult_add_part_2.datab[2]
A_mul_src2[3] => altmult_add:the_altmult_add_part_1.datab[3]
A_mul_src2[3] => altmult_add:the_altmult_add_part_2.datab[3]
A_mul_src2[4] => altmult_add:the_altmult_add_part_1.datab[4]
A_mul_src2[4] => altmult_add:the_altmult_add_part_2.datab[4]
A_mul_src2[5] => altmult_add:the_altmult_add_part_1.datab[5]
A_mul_src2[5] => altmult_add:the_altmult_add_part_2.datab[5]
A_mul_src2[6] => altmult_add:the_altmult_add_part_1.datab[6]
A_mul_src2[6] => altmult_add:the_altmult_add_part_2.datab[6]
A_mul_src2[7] => altmult_add:the_altmult_add_part_1.datab[7]
A_mul_src2[7] => altmult_add:the_altmult_add_part_2.datab[7]
A_mul_src2[8] => altmult_add:the_altmult_add_part_1.datab[8]
A_mul_src2[8] => altmult_add:the_altmult_add_part_2.datab[8]
A_mul_src2[9] => altmult_add:the_altmult_add_part_1.datab[9]
A_mul_src2[9] => altmult_add:the_altmult_add_part_2.datab[9]
A_mul_src2[10] => altmult_add:the_altmult_add_part_1.datab[10]
A_mul_src2[10] => altmult_add:the_altmult_add_part_2.datab[10]
A_mul_src2[11] => altmult_add:the_altmult_add_part_1.datab[11]
A_mul_src2[11] => altmult_add:the_altmult_add_part_2.datab[11]
A_mul_src2[12] => altmult_add:the_altmult_add_part_1.datab[12]
A_mul_src2[12] => altmult_add:the_altmult_add_part_2.datab[12]
A_mul_src2[13] => altmult_add:the_altmult_add_part_1.datab[13]
A_mul_src2[13] => altmult_add:the_altmult_add_part_2.datab[13]
A_mul_src2[14] => altmult_add:the_altmult_add_part_1.datab[14]
A_mul_src2[14] => altmult_add:the_altmult_add_part_2.datab[14]
A_mul_src2[15] => altmult_add:the_altmult_add_part_1.datab[15]
A_mul_src2[15] => altmult_add:the_altmult_add_part_2.datab[15]
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => altmult_add:the_altmult_add_part_1.clock0
clk => altmult_add:the_altmult_add_part_2.clock0
reset_n => altmult_add:the_altmult_add_part_1.aclr0
reset_n => altmult_add:the_altmult_add_part_2.aclr0
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result[0]
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result[1]
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result[2]
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result[3]
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result[4]
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result[5]
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result[6]
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result[7]
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result[8]
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result[9]
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result[10]
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result[11]
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result[12]
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result[13]
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result[14]
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result[15]
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_l0u2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_l0u2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_l0u2:auto_generated.dataa[0]
dataa[1] => mult_add_l0u2:auto_generated.dataa[1]
dataa[2] => mult_add_l0u2:auto_generated.dataa[2]
dataa[3] => mult_add_l0u2:auto_generated.dataa[3]
dataa[4] => mult_add_l0u2:auto_generated.dataa[4]
dataa[5] => mult_add_l0u2:auto_generated.dataa[5]
dataa[6] => mult_add_l0u2:auto_generated.dataa[6]
dataa[7] => mult_add_l0u2:auto_generated.dataa[7]
dataa[8] => mult_add_l0u2:auto_generated.dataa[8]
dataa[9] => mult_add_l0u2:auto_generated.dataa[9]
dataa[10] => mult_add_l0u2:auto_generated.dataa[10]
dataa[11] => mult_add_l0u2:auto_generated.dataa[11]
dataa[12] => mult_add_l0u2:auto_generated.dataa[12]
dataa[13] => mult_add_l0u2:auto_generated.dataa[13]
dataa[14] => mult_add_l0u2:auto_generated.dataa[14]
dataa[15] => mult_add_l0u2:auto_generated.dataa[15]
datab[0] => mult_add_l0u2:auto_generated.datab[0]
datab[1] => mult_add_l0u2:auto_generated.datab[1]
datab[2] => mult_add_l0u2:auto_generated.datab[2]
datab[3] => mult_add_l0u2:auto_generated.datab[3]
datab[4] => mult_add_l0u2:auto_generated.datab[4]
datab[5] => mult_add_l0u2:auto_generated.datab[5]
datab[6] => mult_add_l0u2:auto_generated.datab[6]
datab[7] => mult_add_l0u2:auto_generated.datab[7]
datab[8] => mult_add_l0u2:auto_generated.datab[8]
datab[9] => mult_add_l0u2:auto_generated.datab[9]
datab[10] => mult_add_l0u2:auto_generated.datab[10]
datab[11] => mult_add_l0u2:auto_generated.datab[11]
datab[12] => mult_add_l0u2:auto_generated.datab[12]
datab[13] => mult_add_l0u2:auto_generated.datab[13]
datab[14] => mult_add_l0u2:auto_generated.datab[14]
datab[15] => mult_add_l0u2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_l0u2:auto_generated.result[0]
result[1] <= mult_add_l0u2:auto_generated.result[1]
result[2] <= mult_add_l0u2:auto_generated.result[2]
result[3] <= mult_add_l0u2:auto_generated.result[3]
result[4] <= mult_add_l0u2:auto_generated.result[4]
result[5] <= mult_add_l0u2:auto_generated.result[5]
result[6] <= mult_add_l0u2:auto_generated.result[6]
result[7] <= mult_add_l0u2:auto_generated.result[7]
result[8] <= mult_add_l0u2:auto_generated.result[8]
result[9] <= mult_add_l0u2:auto_generated.result[9]
result[10] <= mult_add_l0u2:auto_generated.result[10]
result[11] <= mult_add_l0u2:auto_generated.result[11]
result[12] <= mult_add_l0u2:auto_generated.result[12]
result[13] <= mult_add_l0u2:auto_generated.result[13]
result[14] <= mult_add_l0u2:auto_generated.result[14]
result[15] <= mult_add_l0u2:auto_generated.result[15]
result[16] <= mult_add_l0u2:auto_generated.result[16]
result[17] <= mult_add_l0u2:auto_generated.result[17]
result[18] <= mult_add_l0u2:auto_generated.result[18]
result[19] <= mult_add_l0u2:auto_generated.result[19]
result[20] <= mult_add_l0u2:auto_generated.result[20]
result[21] <= mult_add_l0u2:auto_generated.result[21]
result[22] <= mult_add_l0u2:auto_generated.result[22]
result[23] <= mult_add_l0u2:auto_generated.result[23]
result[24] <= mult_add_l0u2:auto_generated.result[24]
result[25] <= mult_add_l0u2:auto_generated.result[25]
result[26] <= mult_add_l0u2:auto_generated.result[26]
result[27] <= mult_add_l0u2:auto_generated.result[27]
result[28] <= mult_add_l0u2:auto_generated.result[28]
result[29] <= mult_add_l0u2:auto_generated.result[29]
result[30] <= mult_add_l0u2:auto_generated.result[30]
result[31] <= mult_add_l0u2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_n0u2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_n0u2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_n0u2:auto_generated.dataa[0]
dataa[1] => mult_add_n0u2:auto_generated.dataa[1]
dataa[2] => mult_add_n0u2:auto_generated.dataa[2]
dataa[3] => mult_add_n0u2:auto_generated.dataa[3]
dataa[4] => mult_add_n0u2:auto_generated.dataa[4]
dataa[5] => mult_add_n0u2:auto_generated.dataa[5]
dataa[6] => mult_add_n0u2:auto_generated.dataa[6]
dataa[7] => mult_add_n0u2:auto_generated.dataa[7]
dataa[8] => mult_add_n0u2:auto_generated.dataa[8]
dataa[9] => mult_add_n0u2:auto_generated.dataa[9]
dataa[10] => mult_add_n0u2:auto_generated.dataa[10]
dataa[11] => mult_add_n0u2:auto_generated.dataa[11]
dataa[12] => mult_add_n0u2:auto_generated.dataa[12]
dataa[13] => mult_add_n0u2:auto_generated.dataa[13]
dataa[14] => mult_add_n0u2:auto_generated.dataa[14]
dataa[15] => mult_add_n0u2:auto_generated.dataa[15]
datab[0] => mult_add_n0u2:auto_generated.datab[0]
datab[1] => mult_add_n0u2:auto_generated.datab[1]
datab[2] => mult_add_n0u2:auto_generated.datab[2]
datab[3] => mult_add_n0u2:auto_generated.datab[3]
datab[4] => mult_add_n0u2:auto_generated.datab[4]
datab[5] => mult_add_n0u2:auto_generated.datab[5]
datab[6] => mult_add_n0u2:auto_generated.datab[6]
datab[7] => mult_add_n0u2:auto_generated.datab[7]
datab[8] => mult_add_n0u2:auto_generated.datab[8]
datab[9] => mult_add_n0u2:auto_generated.datab[9]
datab[10] => mult_add_n0u2:auto_generated.datab[10]
datab[11] => mult_add_n0u2:auto_generated.datab[11]
datab[12] => mult_add_n0u2:auto_generated.datab[12]
datab[13] => mult_add_n0u2:auto_generated.datab[13]
datab[14] => mult_add_n0u2:auto_generated.datab[14]
datab[15] => mult_add_n0u2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_n0u2:auto_generated.result[0]
result[1] <= mult_add_n0u2:auto_generated.result[1]
result[2] <= mult_add_n0u2:auto_generated.result[2]
result[3] <= mult_add_n0u2:auto_generated.result[3]
result[4] <= mult_add_n0u2:auto_generated.result[4]
result[5] <= mult_add_n0u2:auto_generated.result[5]
result[6] <= mult_add_n0u2:auto_generated.result[6]
result[7] <= mult_add_n0u2:auto_generated.result[7]
result[8] <= mult_add_n0u2:auto_generated.result[8]
result[9] <= mult_add_n0u2:auto_generated.result[9]
result[10] <= mult_add_n0u2:auto_generated.result[10]
result[11] <= mult_add_n0u2:auto_generated.result[11]
result[12] <= mult_add_n0u2:auto_generated.result[12]
result[13] <= mult_add_n0u2:auto_generated.result[13]
result[14] <= mult_add_n0u2:auto_generated.result[14]
result[15] <= mult_add_n0u2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_cmp_result
A_ctrl_exception => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_ctrl_exception
A_ctrl_ld => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_ld
A_ctrl_st => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_st
A_en => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_en
A_en => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_en
A_mem_baddr[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[0]
A_mem_baddr[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[1]
A_mem_baddr[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[2]
A_mem_baddr[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[3]
A_mem_baddr[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[4]
A_mem_baddr[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[5]
A_mem_baddr[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[6]
A_mem_baddr[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[7]
A_mem_baddr[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[8]
A_mem_baddr[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[9]
A_mem_baddr[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[10]
A_mem_baddr[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[11]
A_mem_baddr[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[12]
A_mem_baddr[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[13]
A_mem_baddr[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[14]
A_mem_baddr[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[15]
A_mem_baddr[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[16]
A_mem_baddr[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[17]
A_mem_baddr[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[18]
A_mem_baddr[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[19]
A_mem_baddr[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[20]
A_mem_baddr[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[21]
A_mem_baddr[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[22]
A_mem_baddr[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[23]
A_mem_baddr[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[24]
A_op_beq => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_beq
A_op_bge => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bge
A_op_bgeu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bgeu
A_op_blt => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_blt
A_op_bltu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bltu
A_op_bne => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bne
A_op_br => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_br
A_op_bret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bret
A_op_call => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_call
A_op_callr => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_callr
A_op_eret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_eret
A_op_jmp => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmp
A_op_jmpi => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmpi
A_op_ret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_ret
A_pcb[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[0]
A_pcb[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[1]
A_pcb[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[2]
A_pcb[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[3]
A_pcb[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[4]
A_pcb[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[5]
A_pcb[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[6]
A_pcb[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[7]
A_pcb[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[8]
A_pcb[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[9]
A_pcb[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[10]
A_pcb[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[11]
A_pcb[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[12]
A_pcb[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[13]
A_pcb[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[14]
A_pcb[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[15]
A_pcb[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[16]
A_pcb[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[17]
A_pcb[18] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[18]
A_pcb[19] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[19]
A_pcb[20] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[20]
A_pcb[21] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[21]
A_pcb[22] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[22]
A_pcb[23] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[23]
A_pcb[24] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[24]
A_st_data[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[0]
A_st_data[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[1]
A_st_data[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[2]
A_st_data[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[3]
A_st_data[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[4]
A_st_data[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[5]
A_st_data[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[6]
A_st_data[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[7]
A_st_data[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[8]
A_st_data[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[9]
A_st_data[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[10]
A_st_data[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[11]
A_st_data[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[12]
A_st_data[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[13]
A_st_data[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[14]
A_st_data[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[15]
A_st_data[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[16]
A_st_data[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[17]
A_st_data[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[18]
A_st_data[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[19]
A_st_data[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[20]
A_st_data[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[21]
A_st_data[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[22]
A_st_data[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[23]
A_st_data[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[24]
A_st_data[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[25]
A_st_data[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[26]
A_st_data[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[27]
A_st_data[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[28]
A_st_data[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[29]
A_st_data[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[30]
A_st_data[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[31]
A_valid => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_valid
A_valid => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_valid
A_wr_data_filtered[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[0]
A_wr_data_filtered[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[0]
A_wr_data_filtered[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[1]
A_wr_data_filtered[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[1]
A_wr_data_filtered[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[2]
A_wr_data_filtered[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[2]
A_wr_data_filtered[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[3]
A_wr_data_filtered[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[3]
A_wr_data_filtered[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[4]
A_wr_data_filtered[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[4]
A_wr_data_filtered[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[5]
A_wr_data_filtered[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[5]
A_wr_data_filtered[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[6]
A_wr_data_filtered[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[6]
A_wr_data_filtered[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[7]
A_wr_data_filtered[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[7]
A_wr_data_filtered[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[8]
A_wr_data_filtered[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[8]
A_wr_data_filtered[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[9]
A_wr_data_filtered[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[9]
A_wr_data_filtered[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[10]
A_wr_data_filtered[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[10]
A_wr_data_filtered[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[11]
A_wr_data_filtered[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[11]
A_wr_data_filtered[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[12]
A_wr_data_filtered[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[12]
A_wr_data_filtered[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[13]
A_wr_data_filtered[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[13]
A_wr_data_filtered[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[14]
A_wr_data_filtered[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[14]
A_wr_data_filtered[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[15]
A_wr_data_filtered[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[15]
A_wr_data_filtered[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[16]
A_wr_data_filtered[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[16]
A_wr_data_filtered[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[17]
A_wr_data_filtered[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[17]
A_wr_data_filtered[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[18]
A_wr_data_filtered[18] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[18]
A_wr_data_filtered[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[19]
A_wr_data_filtered[19] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[19]
A_wr_data_filtered[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[20]
A_wr_data_filtered[20] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[20]
A_wr_data_filtered[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[21]
A_wr_data_filtered[21] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[21]
A_wr_data_filtered[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[22]
A_wr_data_filtered[22] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[22]
A_wr_data_filtered[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[23]
A_wr_data_filtered[23] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[23]
A_wr_data_filtered[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[24]
A_wr_data_filtered[24] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[24]
A_wr_data_filtered[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[25]
A_wr_data_filtered[25] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[25]
A_wr_data_filtered[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[26]
A_wr_data_filtered[26] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[26]
A_wr_data_filtered[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[27]
A_wr_data_filtered[27] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[27]
A_wr_data_filtered[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[28]
A_wr_data_filtered[28] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[28]
A_wr_data_filtered[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[29]
A_wr_data_filtered[29] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[29]
A_wr_data_filtered[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[30]
A_wr_data_filtered[30] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[30]
A_wr_data_filtered[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[31]
A_wr_data_filtered[31] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[31]
D_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.D_en
E_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_en
E_valid => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[22]
M_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.M_en
address[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[0]
address[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[0]
address[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[1]
address[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[1]
address[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[2]
address[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[2]
address[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[3]
address[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[3]
address[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[4]
address[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[4]
address[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[5]
address[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[5]
address[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[6]
address[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[6]
address[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[7]
address[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[8]
address[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[8]
begintransfer => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.begintransfer
byteenable[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[3]
chipselect => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.chipselect
chipselect => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.chipselect
clk => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.clk
clk => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.clk
clk => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.clk
clk => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.clk
clk => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.clk
clk => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.clk
clk => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.clk
clk => cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace.clk
clk => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.clk
clk => cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib.clk
clk => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.clk
clk => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.clk
debugaccess => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.debugaccess
debugaccess => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.hbreak_enabled
reset => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.reset
reset_n => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.reset_n
reset_n => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.reset_n
reset_n => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.reset_n
reset_n => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.reset_n
reset_n => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.reset_n
reset_n => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.reset_n
reset_n => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.reset_n
reset_n => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.reset_n
test_ending => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_ending
test_has_ended => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_has_ended
write => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.write
write => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.write
writedata[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[0]
writedata[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[1]
writedata[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[2]
writedata[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[3]
writedata[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[4]
writedata[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[5]
writedata[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[6]
writedata[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[7]
writedata[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[8]
writedata[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[9]
writedata[9] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[10]
writedata[10] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[11]
writedata[11] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[12]
writedata[12] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[13]
writedata[13] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[14]
writedata[14] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[15]
writedata[15] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[16]
writedata[16] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[17]
writedata[17] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[18]
writedata[18] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[19]
writedata[19] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[20]
writedata[20] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[21]
writedata[21] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[22]
writedata[22] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[23]
writedata[23] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[24]
writedata[24] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[25]
writedata[25] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[26]
writedata[26] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[27]
writedata[27] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[28]
writedata[28] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[29]
writedata[29] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[30]
writedata[30] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[31]
writedata[31] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.resetrequest


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6.IN0
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input6.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6.IN1
writedata[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].ACLR
reset_n => internal_oci_ienable1[2].ACLR
reset_n => internal_oci_ienable1[3].ACLR
reset_n => internal_oci_ienable1[4].ACLR
reset_n => internal_oci_ienable1[5].ACLR
reset_n => internal_oci_ienable1[6].ACLR
reset_n => internal_oci_ienable1[7].ACLR
reset_n => internal_oci_ienable1[8].ACLR
reset_n => internal_oci_ienable1[9].ACLR
reset_n => internal_oci_ienable1[10].ACLR
reset_n => internal_oci_ienable1[11].ACLR
reset_n => internal_oci_ienable1[12].ACLR
reset_n => internal_oci_ienable1[13].ACLR
reset_n => internal_oci_ienable1[14].ACLR
reset_n => internal_oci_ienable1[15].ACLR
reset_n => internal_oci_ienable1[16].ACLR
reset_n => internal_oci_ienable1[17].ACLR
reset_n => internal_oci_ienable1[18].ACLR
reset_n => internal_oci_ienable1[19].ACLR
reset_n => internal_oci_ienable1[20].ACLR
reset_n => internal_oci_ienable1[21].ACLR
reset_n => internal_oci_ienable1[22].ACLR
reset_n => internal_oci_ienable1[23].ACLR
reset_n => internal_oci_ienable1[24].ACLR
reset_n => internal_oci_ienable1[25].ACLR
reset_n => internal_oci_ienable1[26].ACLR
reset_n => internal_oci_ienable1[27].ACLR
reset_n => internal_oci_ienable1[28].ACLR
reset_n => internal_oci_ienable1[29].ACLR
reset_n => internal_oci_ienable1[30].ACLR
reset_n => internal_oci_ienable1[31].ACLR
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_2.IN0
dbrk_goto1 => process_2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_2.IN1
xbrk_goto1 => process_2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => internal_cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => internal_cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
debugack => A_WE_StdLogic.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => internal_dbrk_break.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= internal_cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => internal_dct_count[0].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[29].CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => internal_dct_count[0].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0].DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1].DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2].DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3].DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[0]
dct_count[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[1]
dct_count[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[2]
dct_count[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_ending
test_has_ended => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_has_ended
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => module_input11.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[35]
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[31]
clk => cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.debugack
monitor_error => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_ready
reset_n => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.reset_n
resetlatch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_on
trc_wrap => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8].DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9].DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10].DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11].DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12].DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13].DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14].DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15].DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16].DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17].DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18].DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19].DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20].DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21].DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22].DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23].DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24].DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25].DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26].DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27].DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28].DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29].DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30].DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31].DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32].DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33].DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34].DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35].DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36].DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37].DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => sync2_uir.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => sync2_udr.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din
jdo[0] <= jdo[0].DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1].DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2].DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3].DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4].DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5].DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6].DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7].DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8].DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9].DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10].DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11].DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12].DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13].DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14].DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15].DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16].DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17].DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18].DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19].DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20].DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21].DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22].DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23].DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24].DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25].DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26].DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27].DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28].DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29].DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30].DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31].DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32].DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33].DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34].DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35].DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36].DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37].DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|de2_ps2_0_avalon_slave_0_arbitrator:the_de2_ps2_0_avalon_slave_0
clk => d1_de2_ps2_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => Equal0.IN49
cpu_0_data_master_address_to_slave[2] => Equal0.IN48
cpu_0_data_master_address_to_slave[3] => Equal0.IN47
cpu_0_data_master_address_to_slave[4] => Equal0.IN46
cpu_0_data_master_address_to_slave[5] => Equal0.IN45
cpu_0_data_master_address_to_slave[6] => Equal0.IN44
cpu_0_data_master_address_to_slave[7] => Equal0.IN43
cpu_0_data_master_address_to_slave[8] => Equal0.IN42
cpu_0_data_master_address_to_slave[9] => Equal0.IN41
cpu_0_data_master_address_to_slave[10] => Equal0.IN40
cpu_0_data_master_address_to_slave[11] => Equal0.IN39
cpu_0_data_master_address_to_slave[12] => Equal0.IN38
cpu_0_data_master_address_to_slave[13] => Equal0.IN37
cpu_0_data_master_address_to_slave[14] => Equal0.IN36
cpu_0_data_master_address_to_slave[15] => Equal0.IN35
cpu_0_data_master_address_to_slave[16] => Equal0.IN34
cpu_0_data_master_address_to_slave[17] => Equal0.IN33
cpu_0_data_master_address_to_slave[18] => Equal0.IN32
cpu_0_data_master_address_to_slave[19] => Equal0.IN31
cpu_0_data_master_address_to_slave[20] => Equal0.IN30
cpu_0_data_master_address_to_slave[21] => Equal0.IN29
cpu_0_data_master_address_to_slave[22] => Equal0.IN28
cpu_0_data_master_address_to_slave[23] => Equal0.IN27
cpu_0_data_master_address_to_slave[24] => Equal0.IN26
cpu_0_data_master_dbs_address[0] => de2_ps2_0_avalon_slave_0_address.DATAIN
cpu_0_data_master_dbs_address[1] => ~NO_FANOUT~
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.IN1
cpu_0_data_master_read => de2_ps2_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read => de2_ps2_0_avalon_slave_0_read.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0.IN1
de2_ps2_0_avalon_slave_0_readdata[0] => de2_ps2_0_avalon_slave_0_readdata_from_sa[0].DATAIN
de2_ps2_0_avalon_slave_0_readdata[1] => de2_ps2_0_avalon_slave_0_readdata_from_sa[1].DATAIN
de2_ps2_0_avalon_slave_0_readdata[2] => de2_ps2_0_avalon_slave_0_readdata_from_sa[2].DATAIN
de2_ps2_0_avalon_slave_0_readdata[3] => de2_ps2_0_avalon_slave_0_readdata_from_sa[3].DATAIN
de2_ps2_0_avalon_slave_0_readdata[4] => de2_ps2_0_avalon_slave_0_readdata_from_sa[4].DATAIN
de2_ps2_0_avalon_slave_0_readdata[5] => de2_ps2_0_avalon_slave_0_readdata_from_sa[5].DATAIN
de2_ps2_0_avalon_slave_0_readdata[6] => de2_ps2_0_avalon_slave_0_readdata_from_sa[6].DATAIN
de2_ps2_0_avalon_slave_0_readdata[7] => de2_ps2_0_avalon_slave_0_readdata_from_sa[7].DATAIN
reset_n => d1_de2_ps2_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => de2_ps2_0_avalon_slave_0_reset.DATAIN
cpu_0_data_master_granted_de2_ps2_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_de2_ps2_0_avalon_slave_0 <= cpu_0_data_master_read_data_valid_de2_ps2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0 <= internal_cpu_0_data_master_requests_de2_ps2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_de2_ps2_0_avalon_slave_0_end_xfer <= d1_de2_ps2_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_address <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_chipselect <= internal_cpu_0_data_master_qualified_request_de2_ps2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_read <= de2_ps2_0_avalon_slave_0_read.DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[0] <= de2_ps2_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[1] <= de2_ps2_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[2] <= de2_ps2_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[3] <= de2_ps2_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[4] <= de2_ps2_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[5] <= de2_ps2_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[6] <= de2_ps2_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_readdata_from_sa[7] <= de2_ps2_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
de2_ps2_0_avalon_slave_0_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|de2_ps2_0:the_de2_ps2_0
clk => clk.IN1
reset => reset.IN1
address[0] => address[0].IN1
read => read.IN1
chipselect => chipselect.IN1
readdata[0] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[1] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[2] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[3] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[4] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[5] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[6] <= de2_ps2:de2_ps2_0_inst.readdata
readdata[7] <= de2_ps2:de2_ps2_0_inst.readdata
PS2_Clk => PS2_Clk.IN1
PS2_Data => PS2_Data.IN1


|top|new_doom:V1|de2_ps2_0:the_de2_ps2_0|de2_ps2:de2_ps2_0_inst
clk => ps2_ctrl:U1.Clk
clk => DoRead.CLK
reset => ps2_ctrl:U1.Reset
address[0] => DoRead.IN1
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
read => DoRead.IN0
chipselect => DoRead.IN1
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
PS2_Clk => ps2_ctrl:U1.PS2_Clk
PS2_Data => ps2_ctrl:U1.PS2_Data


|top|new_doom:V1|de2_ps2_0:the_de2_ps2_0|de2_ps2:de2_ps2_0_inst|PS2_Ctrl:U1
Clk => Scan_Err~reg0.CLK
Clk => Scan_DAVi.CLK
Clk => Parity.CLK
Clk => Scan_Code[0]~reg0.CLK
Clk => Scan_Code[1]~reg0.CLK
Clk => Scan_Code[2]~reg0.CLK
Clk => Scan_Code[3]~reg0.CLK
Clk => Scan_Code[4]~reg0.CLK
Clk => Scan_Code[5]~reg0.CLK
Clk => Scan_Code[6]~reg0.CLK
Clk => Scan_Code[7]~reg0.CLK
Clk => S_Reg[0].CLK
Clk => S_Reg[1].CLK
Clk => S_Reg[2].CLK
Clk => S_Reg[3].CLK
Clk => S_Reg[4].CLK
Clk => S_Reg[5].CLK
Clk => S_Reg[6].CLK
Clk => S_Reg[7].CLK
Clk => S_Reg[8].CLK
Clk => Bit_Cnt[0].CLK
Clk => Bit_Cnt[1].CLK
Clk => Bit_Cnt[2].CLK
Clk => Bit_Cnt[3].CLK
Clk => State.CLK
Clk => Fall_Clk.CLK
Clk => Filter[0].CLK
Clk => Filter[1].CLK
Clk => Filter[2].CLK
Clk => Filter[3].CLK
Clk => Filter[4].CLK
Clk => Filter[5].CLK
Clk => Filter[6].CLK
Clk => Filter[7].CLK
Clk => PS2_Clk_f.CLK
Clk => PS2_Datr.CLK
Reset => PS2_Datr.OUTPUTSELECT
Reset => PS2_Clk_f.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Filter.OUTPUTSELECT
Reset => Fall_Clk.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => Bit_Cnt.OUTPUTSELECT
Reset => Bit_Cnt.OUTPUTSELECT
Reset => Bit_Cnt.OUTPUTSELECT
Reset => Bit_Cnt.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => S_Reg.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Scan_Code.OUTPUTSELECT
Reset => Parity.OUTPUTSELECT
Reset => Scan_DAVi.OUTPUTSELECT
Reset => Scan_Err.OUTPUTSELECT
PS2_Clk => Filter.DATAA
PS2_Data => PS2_Datr.DATAA
DoRead => Scan_DAVi.OUTPUTSELECT
Scan_Err <= Scan_Err~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_DAV <= Scan_DAVi.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[0] <= Scan_Code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[1] <= Scan_Code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[2] <= Scan_Code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[3] <= Scan_Code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[4] <= Scan_Code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[5] <= Scan_Code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[6] <= Scan_Code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scan_Code[7] <= Scan_Code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN49
cpu_0_data_master_address_to_slave[4] => Equal0.IN48
cpu_0_data_master_address_to_slave[5] => Equal0.IN47
cpu_0_data_master_address_to_slave[6] => Equal0.IN46
cpu_0_data_master_address_to_slave[7] => Equal0.IN45
cpu_0_data_master_address_to_slave[8] => Equal0.IN44
cpu_0_data_master_address_to_slave[9] => Equal0.IN43
cpu_0_data_master_address_to_slave[10] => Equal0.IN42
cpu_0_data_master_address_to_slave[11] => Equal0.IN41
cpu_0_data_master_address_to_slave[12] => Equal0.IN40
cpu_0_data_master_address_to_slave[13] => Equal0.IN39
cpu_0_data_master_address_to_slave[14] => Equal0.IN38
cpu_0_data_master_address_to_slave[15] => Equal0.IN37
cpu_0_data_master_address_to_slave[16] => Equal0.IN36
cpu_0_data_master_address_to_slave[17] => Equal0.IN35
cpu_0_data_master_address_to_slave[18] => Equal0.IN34
cpu_0_data_master_address_to_slave[19] => Equal0.IN33
cpu_0_data_master_address_to_slave[20] => Equal0.IN32
cpu_0_data_master_address_to_slave[21] => Equal0.IN31
cpu_0_data_master_address_to_slave[22] => Equal0.IN30
cpu_0_data_master_address_to_slave[23] => Equal0.IN29
cpu_0_data_master_address_to_slave[24] => Equal0.IN28
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.clk
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_clear
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|niosInterface_1_0_avalon_slave_0_arbitrator:the_niosInterface_1_0_avalon_slave_0
clk => d1_niosInterface_1_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => niosInterface_1_0_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => niosInterface_1_0_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => niosInterface_1_0_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => niosInterface_1_0_avalon_slave_0_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => niosInterface_1_0_avalon_slave_0_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => Equal0.IN49
cpu_0_data_master_address_to_slave[8] => Equal0.IN48
cpu_0_data_master_address_to_slave[9] => Equal0.IN47
cpu_0_data_master_address_to_slave[10] => Equal0.IN46
cpu_0_data_master_address_to_slave[11] => Equal0.IN45
cpu_0_data_master_address_to_slave[12] => Equal0.IN44
cpu_0_data_master_address_to_slave[13] => Equal0.IN43
cpu_0_data_master_address_to_slave[14] => Equal0.IN42
cpu_0_data_master_address_to_slave[15] => Equal0.IN41
cpu_0_data_master_address_to_slave[16] => Equal0.IN40
cpu_0_data_master_address_to_slave[17] => Equal0.IN39
cpu_0_data_master_address_to_slave[18] => Equal0.IN38
cpu_0_data_master_address_to_slave[19] => Equal0.IN37
cpu_0_data_master_address_to_slave[20] => Equal0.IN36
cpu_0_data_master_address_to_slave[21] => Equal0.IN35
cpu_0_data_master_address_to_slave[22] => Equal0.IN34
cpu_0_data_master_address_to_slave[23] => Equal0.IN33
cpu_0_data_master_address_to_slave[24] => Equal0.IN32
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_niosInterface_1_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.IN1
cpu_0_data_master_read => niosInterface_1_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read => niosInterface_1_0_avalon_slave_0_read.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_niosInterface_1_0_avalon_slave_0.IN1
cpu_0_data_master_write => niosInterface_1_0_avalon_slave_0_write.IN1
cpu_0_data_master_writedata[0] => niosInterface_1_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => niosInterface_1_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => niosInterface_1_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => niosInterface_1_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => niosInterface_1_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => niosInterface_1_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => niosInterface_1_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => niosInterface_1_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => niosInterface_1_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => niosInterface_1_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => niosInterface_1_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => niosInterface_1_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => niosInterface_1_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => niosInterface_1_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => niosInterface_1_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => niosInterface_1_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => niosInterface_1_0_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => niosInterface_1_0_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => niosInterface_1_0_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => niosInterface_1_0_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => niosInterface_1_0_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => niosInterface_1_0_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => niosInterface_1_0_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => niosInterface_1_0_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => niosInterface_1_0_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => niosInterface_1_0_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => niosInterface_1_0_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => niosInterface_1_0_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => niosInterface_1_0_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => niosInterface_1_0_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => niosInterface_1_0_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => niosInterface_1_0_avalon_slave_0_writedata[31].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[0] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[0].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[1] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[1].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[2] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[2].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[3] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[3].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[4] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[4].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[5] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[5].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[6] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[6].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[7] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[7].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[8] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[8].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[9] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[9].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[10] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[10].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[11] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[11].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[12] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[12].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[13] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[13].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[14] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[14].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[15] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[15].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[16] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[16].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[17] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[17].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[18] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[18].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[19] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[19].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[20] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[20].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[21] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[21].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[22] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[22].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[23] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[23].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[24] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[24].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[25] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[25].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[26] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[26].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[27] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[27].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[28] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[28].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[29] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[29].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[30] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[30].DATAIN
niosInterface_1_0_avalon_slave_0_readdata[31] => niosInterface_1_0_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => niosInterface_1_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_niosInterface_1_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_niosInterface_1_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_niosInterface_1_0_avalon_slave_0 <= cpu_0_data_master_read_data_valid_niosInterface_1_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_niosInterface_1_0_avalon_slave_0 <= internal_cpu_0_data_master_requests_niosInterface_1_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_niosInterface_1_0_avalon_slave_0_end_xfer <= d1_niosInterface_1_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_chipselect <= internal_cpu_0_data_master_qualified_request_niosInterface_1_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_read <= niosInterface_1_0_avalon_slave_0_read.DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[0] <= niosInterface_1_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[1] <= niosInterface_1_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[2] <= niosInterface_1_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[3] <= niosInterface_1_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[4] <= niosInterface_1_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[5] <= niosInterface_1_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[6] <= niosInterface_1_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[7] <= niosInterface_1_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[8] <= niosInterface_1_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[9] <= niosInterface_1_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[10] <= niosInterface_1_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[11] <= niosInterface_1_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[12] <= niosInterface_1_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[13] <= niosInterface_1_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[14] <= niosInterface_1_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[15] <= niosInterface_1_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[16] <= niosInterface_1_0_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[17] <= niosInterface_1_0_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[18] <= niosInterface_1_0_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[19] <= niosInterface_1_0_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[20] <= niosInterface_1_0_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[21] <= niosInterface_1_0_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[22] <= niosInterface_1_0_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[23] <= niosInterface_1_0_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[24] <= niosInterface_1_0_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[25] <= niosInterface_1_0_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[26] <= niosInterface_1_0_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[27] <= niosInterface_1_0_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[28] <= niosInterface_1_0_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[29] <= niosInterface_1_0_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[30] <= niosInterface_1_0_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_readdata_from_sa[31] <= niosInterface_1_0_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_write <= niosInterface_1_0_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
niosInterface_1_0_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|niosInterface_1_0:the_niosInterface_1_0
clk => niosInterface:niosinterface_1_0.clk
reset_n => niosInterface:niosinterface_1_0.reset_n
read => niosInterface:niosinterface_1_0.read
write => niosInterface:niosinterface_1_0.write
chipselect => niosInterface:niosinterface_1_0.chipselect
address[0] => niosInterface:niosinterface_1_0.address[0]
address[1] => niosInterface:niosinterface_1_0.address[1]
address[2] => niosInterface:niosinterface_1_0.address[2]
address[3] => niosInterface:niosinterface_1_0.address[3]
address[4] => niosInterface:niosinterface_1_0.address[4]
readdata[0] <= niosInterface:niosinterface_1_0.readdata[0]
readdata[1] <= niosInterface:niosinterface_1_0.readdata[1]
readdata[2] <= niosInterface:niosinterface_1_0.readdata[2]
readdata[3] <= niosInterface:niosinterface_1_0.readdata[3]
readdata[4] <= niosInterface:niosinterface_1_0.readdata[4]
readdata[5] <= niosInterface:niosinterface_1_0.readdata[5]
readdata[6] <= niosInterface:niosinterface_1_0.readdata[6]
readdata[7] <= niosInterface:niosinterface_1_0.readdata[7]
readdata[8] <= niosInterface:niosinterface_1_0.readdata[8]
readdata[9] <= niosInterface:niosinterface_1_0.readdata[9]
readdata[10] <= niosInterface:niosinterface_1_0.readdata[10]
readdata[11] <= niosInterface:niosinterface_1_0.readdata[11]
readdata[12] <= niosInterface:niosinterface_1_0.readdata[12]
readdata[13] <= niosInterface:niosinterface_1_0.readdata[13]
readdata[14] <= niosInterface:niosinterface_1_0.readdata[14]
readdata[15] <= niosInterface:niosinterface_1_0.readdata[15]
readdata[16] <= niosInterface:niosinterface_1_0.readdata[16]
readdata[17] <= niosInterface:niosinterface_1_0.readdata[17]
readdata[18] <= niosInterface:niosinterface_1_0.readdata[18]
readdata[19] <= niosInterface:niosinterface_1_0.readdata[19]
readdata[20] <= niosInterface:niosinterface_1_0.readdata[20]
readdata[21] <= niosInterface:niosinterface_1_0.readdata[21]
readdata[22] <= niosInterface:niosinterface_1_0.readdata[22]
readdata[23] <= niosInterface:niosinterface_1_0.readdata[23]
readdata[24] <= niosInterface:niosinterface_1_0.readdata[24]
readdata[25] <= niosInterface:niosinterface_1_0.readdata[25]
readdata[26] <= niosInterface:niosinterface_1_0.readdata[26]
readdata[27] <= niosInterface:niosinterface_1_0.readdata[27]
readdata[28] <= niosInterface:niosinterface_1_0.readdata[28]
readdata[29] <= niosInterface:niosinterface_1_0.readdata[29]
readdata[30] <= niosInterface:niosinterface_1_0.readdata[30]
readdata[31] <= niosInterface:niosinterface_1_0.readdata[31]
writedata[0] => niosInterface:niosinterface_1_0.writedata[0]
writedata[1] => niosInterface:niosinterface_1_0.writedata[1]
writedata[2] => niosInterface:niosinterface_1_0.writedata[2]
writedata[3] => niosInterface:niosinterface_1_0.writedata[3]
writedata[4] => niosInterface:niosinterface_1_0.writedata[4]
writedata[5] => niosInterface:niosinterface_1_0.writedata[5]
writedata[6] => niosInterface:niosinterface_1_0.writedata[6]
writedata[7] => niosInterface:niosinterface_1_0.writedata[7]
writedata[8] => niosInterface:niosinterface_1_0.writedata[8]
writedata[9] => niosInterface:niosinterface_1_0.writedata[9]
writedata[10] => niosInterface:niosinterface_1_0.writedata[10]
writedata[11] => niosInterface:niosinterface_1_0.writedata[11]
writedata[12] => niosInterface:niosinterface_1_0.writedata[12]
writedata[13] => niosInterface:niosinterface_1_0.writedata[13]
writedata[14] => niosInterface:niosinterface_1_0.writedata[14]
writedata[15] => niosInterface:niosinterface_1_0.writedata[15]
writedata[16] => niosInterface:niosinterface_1_0.writedata[16]
writedata[17] => niosInterface:niosinterface_1_0.writedata[17]
writedata[18] => niosInterface:niosinterface_1_0.writedata[18]
writedata[19] => niosInterface:niosinterface_1_0.writedata[19]
writedata[20] => niosInterface:niosinterface_1_0.writedata[20]
writedata[21] => niosInterface:niosinterface_1_0.writedata[21]
writedata[22] => niosInterface:niosinterface_1_0.writedata[22]
writedata[23] => niosInterface:niosinterface_1_0.writedata[23]
writedata[24] => niosInterface:niosinterface_1_0.writedata[24]
writedata[25] => niosInterface:niosinterface_1_0.writedata[25]
writedata[26] => niosInterface:niosinterface_1_0.writedata[26]
writedata[27] => niosInterface:niosinterface_1_0.writedata[27]
writedata[28] => niosInterface:niosinterface_1_0.writedata[28]
writedata[29] => niosInterface:niosinterface_1_0.writedata[29]
writedata[30] => niosInterface:niosinterface_1_0.writedata[30]
writedata[31] => niosInterface:niosinterface_1_0.writedata[31]
hardware_data[0] => niosInterface:niosinterface_1_0.hardware_data[0]
hardware_data[1] => niosInterface:niosinterface_1_0.hardware_data[1]
hardware_data[2] => niosInterface:niosinterface_1_0.hardware_data[2]
hardware_data[3] => niosInterface:niosinterface_1_0.hardware_data[3]
hardware_data[4] => niosInterface:niosinterface_1_0.hardware_data[4]
hardware_data[5] => niosInterface:niosinterface_1_0.hardware_data[5]
hardware_data[6] => niosInterface:niosinterface_1_0.hardware_data[6]
hardware_data[7] => niosInterface:niosinterface_1_0.hardware_data[7]
hardware_data[8] => niosInterface:niosinterface_1_0.hardware_data[8]
hardware_data[9] => niosInterface:niosinterface_1_0.hardware_data[9]
hardware_data[10] => niosInterface:niosinterface_1_0.hardware_data[10]
hardware_data[11] => niosInterface:niosinterface_1_0.hardware_data[11]
hardware_data[12] => niosInterface:niosinterface_1_0.hardware_data[12]
hardware_data[13] => niosInterface:niosinterface_1_0.hardware_data[13]
hardware_data[14] => niosInterface:niosinterface_1_0.hardware_data[14]
hardware_data[15] => niosInterface:niosinterface_1_0.hardware_data[15]
hardware_data[16] => niosInterface:niosinterface_1_0.hardware_data[16]
hardware_data[17] => niosInterface:niosinterface_1_0.hardware_data[17]
hardware_data[18] => niosInterface:niosinterface_1_0.hardware_data[18]
hardware_data[19] => niosInterface:niosinterface_1_0.hardware_data[19]
hardware_data[20] => niosInterface:niosinterface_1_0.hardware_data[20]
hardware_data[21] => niosInterface:niosinterface_1_0.hardware_data[21]
hardware_data[22] => niosInterface:niosinterface_1_0.hardware_data[22]
hardware_data[23] => niosInterface:niosinterface_1_0.hardware_data[23]
hardware_data[24] => niosInterface:niosinterface_1_0.hardware_data[24]
hardware_data[25] => niosInterface:niosinterface_1_0.hardware_data[25]
hardware_data[26] => niosInterface:niosinterface_1_0.hardware_data[26]
hardware_data[27] => niosInterface:niosinterface_1_0.hardware_data[27]
hardware_data[28] => niosInterface:niosinterface_1_0.hardware_data[28]
hardware_data[29] => niosInterface:niosinterface_1_0.hardware_data[29]
hardware_data[30] => niosInterface:niosinterface_1_0.hardware_data[30]
hardware_data[31] => niosInterface:niosinterface_1_0.hardware_data[31]
ctrl <= niosInterface:niosinterface_1_0.ctrl
nios_data[0] <= niosInterface:niosinterface_1_0.nios_data[0]
nios_data[1] <= niosInterface:niosinterface_1_0.nios_data[1]
nios_data[2] <= niosInterface:niosinterface_1_0.nios_data[2]
nios_data[3] <= niosInterface:niosinterface_1_0.nios_data[3]
nios_data[4] <= niosInterface:niosinterface_1_0.nios_data[4]
nios_data[5] <= niosInterface:niosinterface_1_0.nios_data[5]
nios_data[6] <= niosInterface:niosinterface_1_0.nios_data[6]
nios_data[7] <= niosInterface:niosinterface_1_0.nios_data[7]
nios_data[8] <= niosInterface:niosinterface_1_0.nios_data[8]
nios_data[9] <= niosInterface:niosinterface_1_0.nios_data[9]
nios_data[10] <= niosInterface:niosinterface_1_0.nios_data[10]
nios_data[11] <= niosInterface:niosinterface_1_0.nios_data[11]
nios_data[12] <= niosInterface:niosinterface_1_0.nios_data[12]
nios_data[13] <= niosInterface:niosinterface_1_0.nios_data[13]
nios_data[14] <= niosInterface:niosinterface_1_0.nios_data[14]
nios_data[15] <= niosInterface:niosinterface_1_0.nios_data[15]
nios_data[16] <= niosInterface:niosinterface_1_0.nios_data[16]
nios_data[17] <= niosInterface:niosinterface_1_0.nios_data[17]
nios_data[18] <= niosInterface:niosinterface_1_0.nios_data[18]
nios_data[19] <= niosInterface:niosinterface_1_0.nios_data[19]
nios_data[20] <= niosInterface:niosinterface_1_0.nios_data[20]
nios_data[21] <= niosInterface:niosinterface_1_0.nios_data[21]
nios_data[22] <= niosInterface:niosinterface_1_0.nios_data[22]
nios_data[23] <= niosInterface:niosinterface_1_0.nios_data[23]
nios_data[24] <= niosInterface:niosinterface_1_0.nios_data[24]
nios_data[25] <= niosInterface:niosinterface_1_0.nios_data[25]
nios_data[26] <= niosInterface:niosinterface_1_0.nios_data[26]
nios_data[27] <= niosInterface:niosinterface_1_0.nios_data[27]
nios_data[28] <= niosInterface:niosinterface_1_0.nios_data[28]
nios_data[29] <= niosInterface:niosinterface_1_0.nios_data[29]
nios_data[30] <= niosInterface:niosinterface_1_0.nios_data[30]
nios_data[31] <= niosInterface:niosinterface_1_0.nios_data[31]
nios_data[32] <= niosInterface:niosinterface_1_0.nios_data[32]
nios_data[33] <= niosInterface:niosinterface_1_0.nios_data[33]
nios_data[34] <= niosInterface:niosinterface_1_0.nios_data[34]
nios_data[35] <= niosInterface:niosinterface_1_0.nios_data[35]
nios_data[36] <= niosInterface:niosinterface_1_0.nios_data[36]
nios_data[37] <= niosInterface:niosinterface_1_0.nios_data[37]
nios_data[38] <= niosInterface:niosinterface_1_0.nios_data[38]
nios_data[39] <= niosInterface:niosinterface_1_0.nios_data[39]
nios_data[40] <= niosInterface:niosinterface_1_0.nios_data[40]
nios_data[41] <= niosInterface:niosinterface_1_0.nios_data[41]
nios_data[42] <= niosInterface:niosinterface_1_0.nios_data[42]
nios_data[43] <= niosInterface:niosinterface_1_0.nios_data[43]
nios_data[44] <= niosInterface:niosinterface_1_0.nios_data[44]
nios_data[45] <= niosInterface:niosinterface_1_0.nios_data[45]
nios_data[46] <= niosInterface:niosinterface_1_0.nios_data[46]
nios_data[47] <= niosInterface:niosinterface_1_0.nios_data[47]
nios_data[48] <= niosInterface:niosinterface_1_0.nios_data[48]
nios_data[49] <= niosInterface:niosinterface_1_0.nios_data[49]
nios_data[50] <= niosInterface:niosinterface_1_0.nios_data[50]
nios_data[51] <= niosInterface:niosinterface_1_0.nios_data[51]
nios_data[52] <= niosInterface:niosinterface_1_0.nios_data[52]
nios_data[53] <= niosInterface:niosinterface_1_0.nios_data[53]
nios_data[54] <= niosInterface:niosinterface_1_0.nios_data[54]
nios_data[55] <= niosInterface:niosinterface_1_0.nios_data[55]
nios_data[56] <= niosInterface:niosinterface_1_0.nios_data[56]
nios_data[57] <= niosInterface:niosinterface_1_0.nios_data[57]
nios_data[58] <= niosInterface:niosinterface_1_0.nios_data[58]
nios_data[59] <= niosInterface:niosinterface_1_0.nios_data[59]
nios_data[60] <= niosInterface:niosinterface_1_0.nios_data[60]
nios_data[61] <= niosInterface:niosinterface_1_0.nios_data[61]
nios_data[62] <= niosInterface:niosinterface_1_0.nios_data[62]
nios_data[63] <= niosInterface:niosinterface_1_0.nios_data[63]
nios_data[64] <= niosInterface:niosinterface_1_0.nios_data[64]
nios_data[65] <= niosInterface:niosinterface_1_0.nios_data[65]
nios_data[66] <= niosInterface:niosinterface_1_0.nios_data[66]
nios_data[67] <= niosInterface:niosinterface_1_0.nios_data[67]
nios_data[68] <= niosInterface:niosinterface_1_0.nios_data[68]
nios_data[69] <= niosInterface:niosinterface_1_0.nios_data[69]
nios_data[70] <= niosInterface:niosinterface_1_0.nios_data[70]
nios_data[71] <= niosInterface:niosinterface_1_0.nios_data[71]
nios_data[72] <= niosInterface:niosinterface_1_0.nios_data[72]
nios_data[73] <= niosInterface:niosinterface_1_0.nios_data[73]
nios_data[74] <= niosInterface:niosinterface_1_0.nios_data[74]
nios_data[75] <= niosInterface:niosinterface_1_0.nios_data[75]
nios_data[76] <= niosInterface:niosinterface_1_0.nios_data[76]
nios_data[77] <= niosInterface:niosinterface_1_0.nios_data[77]
nios_data[78] <= niosInterface:niosinterface_1_0.nios_data[78]
nios_data[79] <= niosInterface:niosinterface_1_0.nios_data[79]
nios_data[80] <= niosInterface:niosinterface_1_0.nios_data[80]
nios_data[81] <= niosInterface:niosinterface_1_0.nios_data[81]
nios_data[82] <= niosInterface:niosinterface_1_0.nios_data[82]
nios_data[83] <= niosInterface:niosinterface_1_0.nios_data[83]
nios_data[84] <= niosInterface:niosinterface_1_0.nios_data[84]
nios_data[85] <= niosInterface:niosinterface_1_0.nios_data[85]
nios_data[86] <= niosInterface:niosinterface_1_0.nios_data[86]
nios_data[87] <= niosInterface:niosinterface_1_0.nios_data[87]
nios_data[88] <= niosInterface:niosinterface_1_0.nios_data[88]
nios_data[89] <= niosInterface:niosinterface_1_0.nios_data[89]
nios_data[90] <= niosInterface:niosinterface_1_0.nios_data[90]
nios_data[91] <= niosInterface:niosinterface_1_0.nios_data[91]
nios_data[92] <= niosInterface:niosinterface_1_0.nios_data[92]
nios_data[93] <= niosInterface:niosinterface_1_0.nios_data[93]
nios_data[94] <= niosInterface:niosinterface_1_0.nios_data[94]
nios_data[95] <= niosInterface:niosinterface_1_0.nios_data[95]
nios_data[96] <= niosInterface:niosinterface_1_0.nios_data[96]
nios_data[97] <= niosInterface:niosinterface_1_0.nios_data[97]
nios_data[98] <= niosInterface:niosinterface_1_0.nios_data[98]
nios_data[99] <= niosInterface:niosinterface_1_0.nios_data[99]
nios_data[100] <= niosInterface:niosinterface_1_0.nios_data[100]
nios_data[101] <= niosInterface:niosinterface_1_0.nios_data[101]
nios_data[102] <= niosInterface:niosinterface_1_0.nios_data[102]
nios_data[103] <= niosInterface:niosinterface_1_0.nios_data[103]
nios_data[104] <= niosInterface:niosinterface_1_0.nios_data[104]
nios_data[105] <= niosInterface:niosinterface_1_0.nios_data[105]
nios_data[106] <= niosInterface:niosinterface_1_0.nios_data[106]
nios_data[107] <= niosInterface:niosinterface_1_0.nios_data[107]
nios_data[108] <= niosInterface:niosinterface_1_0.nios_data[108]
nios_data[109] <= niosInterface:niosinterface_1_0.nios_data[109]
nios_data[110] <= niosInterface:niosinterface_1_0.nios_data[110]
nios_data[111] <= niosInterface:niosinterface_1_0.nios_data[111]
nios_data[112] <= niosInterface:niosinterface_1_0.nios_data[112]
nios_data[113] <= niosInterface:niosinterface_1_0.nios_data[113]
nios_data[114] <= niosInterface:niosinterface_1_0.nios_data[114]
nios_data[115] <= niosInterface:niosinterface_1_0.nios_data[115]
nios_data[116] <= niosInterface:niosinterface_1_0.nios_data[116]
nios_data[117] <= niosInterface:niosinterface_1_0.nios_data[117]
nios_data[118] <= niosInterface:niosinterface_1_0.nios_data[118]
nios_data[119] <= niosInterface:niosinterface_1_0.nios_data[119]
nios_data[120] <= niosInterface:niosinterface_1_0.nios_data[120]
nios_data[121] <= niosInterface:niosinterface_1_0.nios_data[121]
nios_data[122] <= niosInterface:niosinterface_1_0.nios_data[122]
nios_data[123] <= niosInterface:niosinterface_1_0.nios_data[123]
nios_data[124] <= niosInterface:niosinterface_1_0.nios_data[124]
nios_data[125] <= niosInterface:niosinterface_1_0.nios_data[125]
nios_data[126] <= niosInterface:niosinterface_1_0.nios_data[126]
nios_data[127] <= niosInterface:niosinterface_1_0.nios_data[127]
nios_data[128] <= niosInterface:niosinterface_1_0.nios_data[128]
nios_data[129] <= niosInterface:niosinterface_1_0.nios_data[129]
nios_data[130] <= niosInterface:niosinterface_1_0.nios_data[130]
nios_data[131] <= niosInterface:niosinterface_1_0.nios_data[131]
nios_data[132] <= niosInterface:niosinterface_1_0.nios_data[132]
nios_data[133] <= niosInterface:niosinterface_1_0.nios_data[133]
nios_data[134] <= niosInterface:niosinterface_1_0.nios_data[134]
nios_data[135] <= niosInterface:niosinterface_1_0.nios_data[135]
nios_data[136] <= niosInterface:niosinterface_1_0.nios_data[136]
nios_data[137] <= niosInterface:niosinterface_1_0.nios_data[137]
nios_data[138] <= niosInterface:niosinterface_1_0.nios_data[138]
nios_data[139] <= niosInterface:niosinterface_1_0.nios_data[139]
nios_data[140] <= niosInterface:niosinterface_1_0.nios_data[140]
nios_data[141] <= niosInterface:niosinterface_1_0.nios_data[141]
nios_data[142] <= niosInterface:niosinterface_1_0.nios_data[142]
nios_data[143] <= niosInterface:niosinterface_1_0.nios_data[143]
nios_data[144] <= niosInterface:niosinterface_1_0.nios_data[144]
nios_data[145] <= niosInterface:niosinterface_1_0.nios_data[145]
nios_data[146] <= niosInterface:niosinterface_1_0.nios_data[146]
nios_data[147] <= niosInterface:niosinterface_1_0.nios_data[147]
nios_data[148] <= niosInterface:niosinterface_1_0.nios_data[148]
nios_data[149] <= niosInterface:niosinterface_1_0.nios_data[149]
nios_data[150] <= niosInterface:niosinterface_1_0.nios_data[150]
nios_data[151] <= niosInterface:niosinterface_1_0.nios_data[151]
nios_data[152] <= niosInterface:niosinterface_1_0.nios_data[152]
nios_data[153] <= niosInterface:niosinterface_1_0.nios_data[153]
nios_data[154] <= niosInterface:niosinterface_1_0.nios_data[154]
nios_data[155] <= niosInterface:niosinterface_1_0.nios_data[155]
nios_data[156] <= niosInterface:niosinterface_1_0.nios_data[156]
nios_data[157] <= niosInterface:niosinterface_1_0.nios_data[157]
nios_data[158] <= niosInterface:niosinterface_1_0.nios_data[158]
nios_data[159] <= niosInterface:niosinterface_1_0.nios_data[159]
nios_data[160] <= niosInterface:niosinterface_1_0.nios_data[160]
nios_data[161] <= niosInterface:niosinterface_1_0.nios_data[161]
nios_data[162] <= niosInterface:niosinterface_1_0.nios_data[162]
nios_data[163] <= niosInterface:niosinterface_1_0.nios_data[163]
nios_data[164] <= niosInterface:niosinterface_1_0.nios_data[164]
nios_data[165] <= niosInterface:niosinterface_1_0.nios_data[165]
nios_data[166] <= niosInterface:niosinterface_1_0.nios_data[166]
nios_data[167] <= niosInterface:niosinterface_1_0.nios_data[167]
nios_data[168] <= niosInterface:niosinterface_1_0.nios_data[168]
nios_data[169] <= niosInterface:niosinterface_1_0.nios_data[169]
nios_data[170] <= niosInterface:niosinterface_1_0.nios_data[170]
nios_data[171] <= niosInterface:niosinterface_1_0.nios_data[171]
nios_data[172] <= niosInterface:niosinterface_1_0.nios_data[172]
nios_data[173] <= niosInterface:niosinterface_1_0.nios_data[173]
nios_data[174] <= niosInterface:niosinterface_1_0.nios_data[174]
nios_data[175] <= niosInterface:niosinterface_1_0.nios_data[175]
nios_data[176] <= niosInterface:niosinterface_1_0.nios_data[176]
nios_data[177] <= niosInterface:niosinterface_1_0.nios_data[177]
nios_data[178] <= niosInterface:niosinterface_1_0.nios_data[178]
nios_data[179] <= niosInterface:niosinterface_1_0.nios_data[179]
nios_data[180] <= niosInterface:niosinterface_1_0.nios_data[180]
nios_data[181] <= niosInterface:niosinterface_1_0.nios_data[181]
nios_data[182] <= niosInterface:niosinterface_1_0.nios_data[182]
nios_data[183] <= niosInterface:niosinterface_1_0.nios_data[183]
nios_data[184] <= niosInterface:niosinterface_1_0.nios_data[184]
nios_data[185] <= niosInterface:niosinterface_1_0.nios_data[185]
nios_data[186] <= niosInterface:niosinterface_1_0.nios_data[186]
nios_data[187] <= niosInterface:niosinterface_1_0.nios_data[187]
nios_data[188] <= niosInterface:niosinterface_1_0.nios_data[188]
nios_data[189] <= niosInterface:niosinterface_1_0.nios_data[189]
nios_data[190] <= niosInterface:niosinterface_1_0.nios_data[190]
nios_data[191] <= niosInterface:niosinterface_1_0.nios_data[191]
nios_data[192] <= niosInterface:niosinterface_1_0.nios_data[192]
nios_data[193] <= niosInterface:niosinterface_1_0.nios_data[193]
nios_data[194] <= niosInterface:niosinterface_1_0.nios_data[194]
nios_data[195] <= niosInterface:niosinterface_1_0.nios_data[195]
nios_data[196] <= niosInterface:niosinterface_1_0.nios_data[196]
nios_data[197] <= niosInterface:niosinterface_1_0.nios_data[197]
nios_data[198] <= niosInterface:niosinterface_1_0.nios_data[198]
nios_data[199] <= niosInterface:niosinterface_1_0.nios_data[199]
nios_data[200] <= niosInterface:niosinterface_1_0.nios_data[200]
nios_data[201] <= niosInterface:niosinterface_1_0.nios_data[201]
nios_data[202] <= niosInterface:niosinterface_1_0.nios_data[202]
nios_data[203] <= niosInterface:niosinterface_1_0.nios_data[203]
nios_data[204] <= niosInterface:niosinterface_1_0.nios_data[204]
nios_data[205] <= niosInterface:niosinterface_1_0.nios_data[205]
nios_data[206] <= niosInterface:niosinterface_1_0.nios_data[206]
nios_data[207] <= niosInterface:niosinterface_1_0.nios_data[207]
nios_data[208] <= niosInterface:niosinterface_1_0.nios_data[208]
nios_data[209] <= niosInterface:niosinterface_1_0.nios_data[209]
nios_data[210] <= niosInterface:niosinterface_1_0.nios_data[210]
nios_data[211] <= niosInterface:niosinterface_1_0.nios_data[211]
nios_data[212] <= niosInterface:niosinterface_1_0.nios_data[212]
nios_data[213] <= niosInterface:niosinterface_1_0.nios_data[213]
nios_data[214] <= niosInterface:niosinterface_1_0.nios_data[214]
nios_data[215] <= niosInterface:niosinterface_1_0.nios_data[215]
nios_data[216] <= niosInterface:niosinterface_1_0.nios_data[216]
nios_data[217] <= niosInterface:niosinterface_1_0.nios_data[217]
nios_data[218] <= niosInterface:niosinterface_1_0.nios_data[218]
nios_data[219] <= niosInterface:niosinterface_1_0.nios_data[219]
nios_data[220] <= niosInterface:niosinterface_1_0.nios_data[220]
nios_data[221] <= niosInterface:niosinterface_1_0.nios_data[221]
nios_data[222] <= niosInterface:niosinterface_1_0.nios_data[222]
nios_data[223] <= niosInterface:niosinterface_1_0.nios_data[223]
nios_data[224] <= niosInterface:niosinterface_1_0.nios_data[224]
nios_data[225] <= niosInterface:niosinterface_1_0.nios_data[225]
nios_data[226] <= niosInterface:niosinterface_1_0.nios_data[226]
nios_data[227] <= niosInterface:niosinterface_1_0.nios_data[227]
nios_data[228] <= niosInterface:niosinterface_1_0.nios_data[228]
nios_data[229] <= niosInterface:niosinterface_1_0.nios_data[229]
nios_data[230] <= niosInterface:niosinterface_1_0.nios_data[230]
nios_data[231] <= niosInterface:niosinterface_1_0.nios_data[231]
nios_data[232] <= niosInterface:niosinterface_1_0.nios_data[232]
nios_data[233] <= niosInterface:niosinterface_1_0.nios_data[233]
nios_data[234] <= niosInterface:niosinterface_1_0.nios_data[234]
nios_data[235] <= niosInterface:niosinterface_1_0.nios_data[235]
nios_data[236] <= niosInterface:niosinterface_1_0.nios_data[236]
nios_data[237] <= niosInterface:niosinterface_1_0.nios_data[237]
nios_data[238] <= niosInterface:niosinterface_1_0.nios_data[238]
nios_data[239] <= niosInterface:niosinterface_1_0.nios_data[239]
nios_data[240] <= niosInterface:niosinterface_1_0.nios_data[240]
nios_data[241] <= niosInterface:niosinterface_1_0.nios_data[241]
nios_data[242] <= niosInterface:niosinterface_1_0.nios_data[242]
nios_data[243] <= niosInterface:niosinterface_1_0.nios_data[243]
nios_data[244] <= niosInterface:niosinterface_1_0.nios_data[244]
nios_data[245] <= niosInterface:niosinterface_1_0.nios_data[245]
nios_data[246] <= niosInterface:niosinterface_1_0.nios_data[246]
nios_data[247] <= niosInterface:niosinterface_1_0.nios_data[247]
nios_data[248] <= niosInterface:niosinterface_1_0.nios_data[248]
nios_data[249] <= niosInterface:niosinterface_1_0.nios_data[249]
nios_data[250] <= niosInterface:niosinterface_1_0.nios_data[250]
nios_data[251] <= niosInterface:niosinterface_1_0.nios_data[251]
nios_data[252] <= niosInterface:niosinterface_1_0.nios_data[252]
nios_data[253] <= niosInterface:niosinterface_1_0.nios_data[253]
nios_data[254] <= niosInterface:niosinterface_1_0.nios_data[254]
nios_data[255] <= niosInterface:niosinterface_1_0.nios_data[255]


|top|new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0
clk => nios_data[0]~reg0.CLK
clk => nios_data[1]~reg0.CLK
clk => nios_data[2]~reg0.CLK
clk => nios_data[3]~reg0.CLK
clk => nios_data[4]~reg0.CLK
clk => nios_data[5]~reg0.CLK
clk => nios_data[6]~reg0.CLK
clk => nios_data[7]~reg0.CLK
clk => nios_data[8]~reg0.CLK
clk => nios_data[9]~reg0.CLK
clk => nios_data[10]~reg0.CLK
clk => nios_data[11]~reg0.CLK
clk => nios_data[12]~reg0.CLK
clk => nios_data[13]~reg0.CLK
clk => nios_data[14]~reg0.CLK
clk => nios_data[15]~reg0.CLK
clk => nios_data[16]~reg0.CLK
clk => nios_data[17]~reg0.CLK
clk => nios_data[18]~reg0.CLK
clk => nios_data[19]~reg0.CLK
clk => nios_data[20]~reg0.CLK
clk => nios_data[21]~reg0.CLK
clk => nios_data[22]~reg0.CLK
clk => nios_data[23]~reg0.CLK
clk => nios_data[24]~reg0.CLK
clk => nios_data[25]~reg0.CLK
clk => nios_data[26]~reg0.CLK
clk => nios_data[27]~reg0.CLK
clk => nios_data[28]~reg0.CLK
clk => nios_data[29]~reg0.CLK
clk => nios_data[30]~reg0.CLK
clk => nios_data[31]~reg0.CLK
clk => nios_data[32]~reg0.CLK
clk => nios_data[33]~reg0.CLK
clk => nios_data[34]~reg0.CLK
clk => nios_data[35]~reg0.CLK
clk => nios_data[36]~reg0.CLK
clk => nios_data[37]~reg0.CLK
clk => nios_data[38]~reg0.CLK
clk => nios_data[39]~reg0.CLK
clk => nios_data[40]~reg0.CLK
clk => nios_data[41]~reg0.CLK
clk => nios_data[42]~reg0.CLK
clk => nios_data[43]~reg0.CLK
clk => nios_data[44]~reg0.CLK
clk => nios_data[45]~reg0.CLK
clk => nios_data[46]~reg0.CLK
clk => nios_data[47]~reg0.CLK
clk => nios_data[48]~reg0.CLK
clk => nios_data[49]~reg0.CLK
clk => nios_data[50]~reg0.CLK
clk => nios_data[51]~reg0.CLK
clk => nios_data[52]~reg0.CLK
clk => nios_data[53]~reg0.CLK
clk => nios_data[54]~reg0.CLK
clk => nios_data[55]~reg0.CLK
clk => nios_data[56]~reg0.CLK
clk => nios_data[57]~reg0.CLK
clk => nios_data[58]~reg0.CLK
clk => nios_data[59]~reg0.CLK
clk => nios_data[60]~reg0.CLK
clk => nios_data[61]~reg0.CLK
clk => nios_data[62]~reg0.CLK
clk => nios_data[63]~reg0.CLK
clk => nios_data[64]~reg0.CLK
clk => nios_data[65]~reg0.CLK
clk => nios_data[66]~reg0.CLK
clk => nios_data[67]~reg0.CLK
clk => nios_data[68]~reg0.CLK
clk => nios_data[69]~reg0.CLK
clk => nios_data[70]~reg0.CLK
clk => nios_data[71]~reg0.CLK
clk => nios_data[72]~reg0.CLK
clk => nios_data[73]~reg0.CLK
clk => nios_data[74]~reg0.CLK
clk => nios_data[75]~reg0.CLK
clk => nios_data[76]~reg0.CLK
clk => nios_data[77]~reg0.CLK
clk => nios_data[78]~reg0.CLK
clk => nios_data[79]~reg0.CLK
clk => nios_data[80]~reg0.CLK
clk => nios_data[81]~reg0.CLK
clk => nios_data[82]~reg0.CLK
clk => nios_data[83]~reg0.CLK
clk => nios_data[84]~reg0.CLK
clk => nios_data[85]~reg0.CLK
clk => nios_data[86]~reg0.CLK
clk => nios_data[87]~reg0.CLK
clk => nios_data[88]~reg0.CLK
clk => nios_data[89]~reg0.CLK
clk => nios_data[90]~reg0.CLK
clk => nios_data[91]~reg0.CLK
clk => nios_data[92]~reg0.CLK
clk => nios_data[93]~reg0.CLK
clk => nios_data[94]~reg0.CLK
clk => nios_data[95]~reg0.CLK
clk => nios_data[96]~reg0.CLK
clk => nios_data[97]~reg0.CLK
clk => nios_data[98]~reg0.CLK
clk => nios_data[99]~reg0.CLK
clk => nios_data[100]~reg0.CLK
clk => nios_data[101]~reg0.CLK
clk => nios_data[102]~reg0.CLK
clk => nios_data[103]~reg0.CLK
clk => nios_data[104]~reg0.CLK
clk => nios_data[105]~reg0.CLK
clk => nios_data[106]~reg0.CLK
clk => nios_data[107]~reg0.CLK
clk => nios_data[108]~reg0.CLK
clk => nios_data[109]~reg0.CLK
clk => nios_data[110]~reg0.CLK
clk => nios_data[111]~reg0.CLK
clk => nios_data[112]~reg0.CLK
clk => nios_data[113]~reg0.CLK
clk => nios_data[114]~reg0.CLK
clk => nios_data[115]~reg0.CLK
clk => nios_data[116]~reg0.CLK
clk => nios_data[117]~reg0.CLK
clk => nios_data[118]~reg0.CLK
clk => nios_data[119]~reg0.CLK
clk => nios_data[120]~reg0.CLK
clk => nios_data[121]~reg0.CLK
clk => nios_data[122]~reg0.CLK
clk => nios_data[123]~reg0.CLK
clk => nios_data[124]~reg0.CLK
clk => nios_data[125]~reg0.CLK
clk => nios_data[126]~reg0.CLK
clk => nios_data[127]~reg0.CLK
clk => nios_data[128]~reg0.CLK
clk => nios_data[129]~reg0.CLK
clk => nios_data[130]~reg0.CLK
clk => nios_data[131]~reg0.CLK
clk => nios_data[132]~reg0.CLK
clk => nios_data[133]~reg0.CLK
clk => nios_data[134]~reg0.CLK
clk => nios_data[135]~reg0.CLK
clk => nios_data[136]~reg0.CLK
clk => nios_data[137]~reg0.CLK
clk => nios_data[138]~reg0.CLK
clk => nios_data[139]~reg0.CLK
clk => nios_data[140]~reg0.CLK
clk => nios_data[141]~reg0.CLK
clk => nios_data[142]~reg0.CLK
clk => nios_data[143]~reg0.CLK
clk => nios_data[144]~reg0.CLK
clk => nios_data[145]~reg0.CLK
clk => nios_data[146]~reg0.CLK
clk => nios_data[147]~reg0.CLK
clk => nios_data[148]~reg0.CLK
clk => nios_data[149]~reg0.CLK
clk => nios_data[150]~reg0.CLK
clk => nios_data[151]~reg0.CLK
clk => nios_data[152]~reg0.CLK
clk => nios_data[153]~reg0.CLK
clk => nios_data[154]~reg0.CLK
clk => nios_data[155]~reg0.CLK
clk => nios_data[156]~reg0.CLK
clk => nios_data[157]~reg0.CLK
clk => nios_data[158]~reg0.CLK
clk => nios_data[159]~reg0.CLK
clk => nios_data[160]~reg0.CLK
clk => nios_data[161]~reg0.CLK
clk => nios_data[162]~reg0.CLK
clk => nios_data[163]~reg0.CLK
clk => nios_data[164]~reg0.CLK
clk => nios_data[165]~reg0.CLK
clk => nios_data[166]~reg0.CLK
clk => nios_data[167]~reg0.CLK
clk => nios_data[168]~reg0.CLK
clk => nios_data[169]~reg0.CLK
clk => nios_data[170]~reg0.CLK
clk => nios_data[171]~reg0.CLK
clk => nios_data[172]~reg0.CLK
clk => nios_data[173]~reg0.CLK
clk => nios_data[174]~reg0.CLK
clk => nios_data[175]~reg0.CLK
clk => nios_data[176]~reg0.CLK
clk => nios_data[177]~reg0.CLK
clk => nios_data[178]~reg0.CLK
clk => nios_data[179]~reg0.CLK
clk => nios_data[180]~reg0.CLK
clk => nios_data[181]~reg0.CLK
clk => nios_data[182]~reg0.CLK
clk => nios_data[183]~reg0.CLK
clk => nios_data[184]~reg0.CLK
clk => nios_data[185]~reg0.CLK
clk => nios_data[186]~reg0.CLK
clk => nios_data[187]~reg0.CLK
clk => nios_data[188]~reg0.CLK
clk => nios_data[189]~reg0.CLK
clk => nios_data[190]~reg0.CLK
clk => nios_data[191]~reg0.CLK
clk => nios_data[192]~reg0.CLK
clk => nios_data[193]~reg0.CLK
clk => nios_data[194]~reg0.CLK
clk => nios_data[195]~reg0.CLK
clk => nios_data[196]~reg0.CLK
clk => nios_data[197]~reg0.CLK
clk => nios_data[198]~reg0.CLK
clk => nios_data[199]~reg0.CLK
clk => nios_data[200]~reg0.CLK
clk => nios_data[201]~reg0.CLK
clk => nios_data[202]~reg0.CLK
clk => nios_data[203]~reg0.CLK
clk => nios_data[204]~reg0.CLK
clk => nios_data[205]~reg0.CLK
clk => nios_data[206]~reg0.CLK
clk => nios_data[207]~reg0.CLK
clk => nios_data[208]~reg0.CLK
clk => nios_data[209]~reg0.CLK
clk => nios_data[210]~reg0.CLK
clk => nios_data[211]~reg0.CLK
clk => nios_data[212]~reg0.CLK
clk => nios_data[213]~reg0.CLK
clk => nios_data[214]~reg0.CLK
clk => nios_data[215]~reg0.CLK
clk => nios_data[216]~reg0.CLK
clk => nios_data[217]~reg0.CLK
clk => nios_data[218]~reg0.CLK
clk => nios_data[219]~reg0.CLK
clk => nios_data[220]~reg0.CLK
clk => nios_data[221]~reg0.CLK
clk => nios_data[222]~reg0.CLK
clk => nios_data[223]~reg0.CLK
clk => nios_data[224]~reg0.CLK
clk => nios_data[225]~reg0.CLK
clk => nios_data[226]~reg0.CLK
clk => nios_data[227]~reg0.CLK
clk => nios_data[228]~reg0.CLK
clk => nios_data[229]~reg0.CLK
clk => nios_data[230]~reg0.CLK
clk => nios_data[231]~reg0.CLK
clk => nios_data[232]~reg0.CLK
clk => nios_data[233]~reg0.CLK
clk => nios_data[234]~reg0.CLK
clk => nios_data[235]~reg0.CLK
clk => nios_data[236]~reg0.CLK
clk => nios_data[237]~reg0.CLK
clk => nios_data[238]~reg0.CLK
clk => nios_data[239]~reg0.CLK
clk => nios_data[240]~reg0.CLK
clk => nios_data[241]~reg0.CLK
clk => nios_data[242]~reg0.CLK
clk => nios_data[243]~reg0.CLK
clk => nios_data[244]~reg0.CLK
clk => nios_data[245]~reg0.CLK
clk => nios_data[246]~reg0.CLK
clk => nios_data[247]~reg0.CLK
clk => nios_data[248]~reg0.CLK
clk => nios_data[249]~reg0.CLK
clk => nios_data[250]~reg0.CLK
clk => nios_data[251]~reg0.CLK
clk => nios_data[252]~reg0.CLK
clk => nios_data[253]~reg0.CLK
clk => nios_data[254]~reg0.CLK
clk => nios_data[255]~reg0.CLK
clk => control_store.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => ctrl~reg0.CLK
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => control_store.OUTPUTSELECT
reset_n => nios_data[0]~reg0.ENA
reset_n => nios_data[1]~reg0.ENA
reset_n => nios_data[2]~reg0.ENA
reset_n => nios_data[3]~reg0.ENA
reset_n => nios_data[4]~reg0.ENA
reset_n => nios_data[5]~reg0.ENA
reset_n => nios_data[6]~reg0.ENA
reset_n => nios_data[7]~reg0.ENA
reset_n => nios_data[8]~reg0.ENA
reset_n => nios_data[9]~reg0.ENA
reset_n => nios_data[10]~reg0.ENA
reset_n => nios_data[11]~reg0.ENA
reset_n => nios_data[12]~reg0.ENA
reset_n => nios_data[13]~reg0.ENA
reset_n => nios_data[14]~reg0.ENA
reset_n => nios_data[15]~reg0.ENA
reset_n => nios_data[16]~reg0.ENA
reset_n => nios_data[17]~reg0.ENA
reset_n => nios_data[18]~reg0.ENA
reset_n => nios_data[19]~reg0.ENA
reset_n => nios_data[20]~reg0.ENA
reset_n => nios_data[21]~reg0.ENA
reset_n => nios_data[22]~reg0.ENA
reset_n => nios_data[23]~reg0.ENA
reset_n => nios_data[24]~reg0.ENA
reset_n => nios_data[25]~reg0.ENA
reset_n => nios_data[26]~reg0.ENA
reset_n => nios_data[27]~reg0.ENA
reset_n => nios_data[28]~reg0.ENA
reset_n => nios_data[29]~reg0.ENA
reset_n => nios_data[30]~reg0.ENA
reset_n => nios_data[31]~reg0.ENA
reset_n => nios_data[32]~reg0.ENA
reset_n => nios_data[33]~reg0.ENA
reset_n => nios_data[34]~reg0.ENA
reset_n => nios_data[35]~reg0.ENA
reset_n => nios_data[36]~reg0.ENA
reset_n => nios_data[37]~reg0.ENA
reset_n => nios_data[38]~reg0.ENA
reset_n => nios_data[39]~reg0.ENA
reset_n => nios_data[40]~reg0.ENA
reset_n => nios_data[41]~reg0.ENA
reset_n => nios_data[42]~reg0.ENA
reset_n => nios_data[43]~reg0.ENA
reset_n => nios_data[44]~reg0.ENA
reset_n => nios_data[45]~reg0.ENA
reset_n => nios_data[46]~reg0.ENA
reset_n => nios_data[47]~reg0.ENA
reset_n => nios_data[48]~reg0.ENA
reset_n => nios_data[49]~reg0.ENA
reset_n => nios_data[50]~reg0.ENA
reset_n => nios_data[51]~reg0.ENA
reset_n => nios_data[52]~reg0.ENA
reset_n => nios_data[53]~reg0.ENA
reset_n => nios_data[54]~reg0.ENA
reset_n => nios_data[55]~reg0.ENA
reset_n => nios_data[56]~reg0.ENA
reset_n => nios_data[57]~reg0.ENA
reset_n => nios_data[58]~reg0.ENA
reset_n => nios_data[59]~reg0.ENA
reset_n => nios_data[60]~reg0.ENA
reset_n => nios_data[61]~reg0.ENA
reset_n => nios_data[62]~reg0.ENA
reset_n => nios_data[63]~reg0.ENA
reset_n => nios_data[64]~reg0.ENA
reset_n => nios_data[65]~reg0.ENA
reset_n => nios_data[66]~reg0.ENA
reset_n => nios_data[67]~reg0.ENA
reset_n => nios_data[68]~reg0.ENA
reset_n => nios_data[69]~reg0.ENA
reset_n => nios_data[70]~reg0.ENA
reset_n => nios_data[71]~reg0.ENA
reset_n => nios_data[72]~reg0.ENA
reset_n => nios_data[73]~reg0.ENA
reset_n => nios_data[74]~reg0.ENA
reset_n => nios_data[75]~reg0.ENA
reset_n => nios_data[76]~reg0.ENA
reset_n => nios_data[77]~reg0.ENA
reset_n => nios_data[78]~reg0.ENA
reset_n => nios_data[79]~reg0.ENA
reset_n => nios_data[80]~reg0.ENA
reset_n => nios_data[81]~reg0.ENA
reset_n => nios_data[82]~reg0.ENA
reset_n => nios_data[83]~reg0.ENA
reset_n => nios_data[84]~reg0.ENA
reset_n => nios_data[85]~reg0.ENA
reset_n => nios_data[86]~reg0.ENA
reset_n => nios_data[87]~reg0.ENA
reset_n => nios_data[88]~reg0.ENA
reset_n => nios_data[89]~reg0.ENA
reset_n => nios_data[90]~reg0.ENA
reset_n => nios_data[91]~reg0.ENA
reset_n => nios_data[92]~reg0.ENA
reset_n => nios_data[93]~reg0.ENA
reset_n => nios_data[94]~reg0.ENA
reset_n => nios_data[95]~reg0.ENA
reset_n => nios_data[96]~reg0.ENA
reset_n => nios_data[97]~reg0.ENA
reset_n => nios_data[98]~reg0.ENA
reset_n => nios_data[99]~reg0.ENA
reset_n => nios_data[100]~reg0.ENA
reset_n => nios_data[101]~reg0.ENA
reset_n => nios_data[102]~reg0.ENA
reset_n => nios_data[103]~reg0.ENA
reset_n => nios_data[104]~reg0.ENA
reset_n => nios_data[105]~reg0.ENA
reset_n => nios_data[106]~reg0.ENA
reset_n => nios_data[107]~reg0.ENA
reset_n => nios_data[108]~reg0.ENA
reset_n => nios_data[109]~reg0.ENA
reset_n => nios_data[110]~reg0.ENA
reset_n => nios_data[111]~reg0.ENA
reset_n => nios_data[112]~reg0.ENA
reset_n => nios_data[113]~reg0.ENA
reset_n => nios_data[114]~reg0.ENA
reset_n => nios_data[115]~reg0.ENA
reset_n => nios_data[116]~reg0.ENA
reset_n => nios_data[117]~reg0.ENA
reset_n => nios_data[118]~reg0.ENA
reset_n => nios_data[119]~reg0.ENA
reset_n => nios_data[120]~reg0.ENA
reset_n => nios_data[121]~reg0.ENA
reset_n => nios_data[122]~reg0.ENA
reset_n => nios_data[123]~reg0.ENA
reset_n => nios_data[124]~reg0.ENA
reset_n => nios_data[125]~reg0.ENA
reset_n => nios_data[126]~reg0.ENA
reset_n => nios_data[127]~reg0.ENA
reset_n => nios_data[128]~reg0.ENA
reset_n => nios_data[129]~reg0.ENA
reset_n => nios_data[130]~reg0.ENA
reset_n => nios_data[131]~reg0.ENA
reset_n => nios_data[132]~reg0.ENA
reset_n => nios_data[133]~reg0.ENA
reset_n => nios_data[134]~reg0.ENA
reset_n => nios_data[135]~reg0.ENA
reset_n => nios_data[136]~reg0.ENA
reset_n => nios_data[137]~reg0.ENA
reset_n => nios_data[138]~reg0.ENA
reset_n => nios_data[139]~reg0.ENA
reset_n => nios_data[140]~reg0.ENA
reset_n => nios_data[141]~reg0.ENA
reset_n => nios_data[142]~reg0.ENA
reset_n => nios_data[143]~reg0.ENA
reset_n => nios_data[144]~reg0.ENA
reset_n => nios_data[145]~reg0.ENA
reset_n => nios_data[146]~reg0.ENA
reset_n => nios_data[147]~reg0.ENA
reset_n => nios_data[148]~reg0.ENA
reset_n => nios_data[149]~reg0.ENA
reset_n => nios_data[150]~reg0.ENA
reset_n => nios_data[151]~reg0.ENA
reset_n => nios_data[152]~reg0.ENA
reset_n => nios_data[153]~reg0.ENA
reset_n => nios_data[154]~reg0.ENA
reset_n => nios_data[155]~reg0.ENA
reset_n => nios_data[156]~reg0.ENA
reset_n => nios_data[157]~reg0.ENA
reset_n => nios_data[158]~reg0.ENA
reset_n => nios_data[159]~reg0.ENA
reset_n => nios_data[160]~reg0.ENA
reset_n => nios_data[161]~reg0.ENA
reset_n => nios_data[162]~reg0.ENA
reset_n => nios_data[163]~reg0.ENA
reset_n => nios_data[164]~reg0.ENA
reset_n => nios_data[165]~reg0.ENA
reset_n => nios_data[166]~reg0.ENA
reset_n => nios_data[167]~reg0.ENA
reset_n => nios_data[168]~reg0.ENA
reset_n => nios_data[169]~reg0.ENA
reset_n => nios_data[170]~reg0.ENA
reset_n => nios_data[171]~reg0.ENA
reset_n => nios_data[172]~reg0.ENA
reset_n => nios_data[173]~reg0.ENA
reset_n => nios_data[174]~reg0.ENA
reset_n => nios_data[175]~reg0.ENA
reset_n => nios_data[176]~reg0.ENA
reset_n => nios_data[177]~reg0.ENA
reset_n => nios_data[178]~reg0.ENA
reset_n => nios_data[179]~reg0.ENA
reset_n => nios_data[180]~reg0.ENA
reset_n => nios_data[181]~reg0.ENA
reset_n => nios_data[182]~reg0.ENA
reset_n => nios_data[183]~reg0.ENA
reset_n => nios_data[184]~reg0.ENA
reset_n => nios_data[185]~reg0.ENA
reset_n => nios_data[186]~reg0.ENA
reset_n => nios_data[187]~reg0.ENA
reset_n => nios_data[188]~reg0.ENA
reset_n => nios_data[189]~reg0.ENA
reset_n => nios_data[190]~reg0.ENA
reset_n => nios_data[191]~reg0.ENA
reset_n => nios_data[192]~reg0.ENA
reset_n => nios_data[193]~reg0.ENA
reset_n => nios_data[194]~reg0.ENA
reset_n => nios_data[195]~reg0.ENA
reset_n => nios_data[196]~reg0.ENA
reset_n => nios_data[197]~reg0.ENA
reset_n => nios_data[198]~reg0.ENA
reset_n => nios_data[199]~reg0.ENA
reset_n => nios_data[200]~reg0.ENA
reset_n => nios_data[201]~reg0.ENA
reset_n => nios_data[202]~reg0.ENA
reset_n => nios_data[203]~reg0.ENA
reset_n => nios_data[204]~reg0.ENA
reset_n => nios_data[205]~reg0.ENA
reset_n => nios_data[206]~reg0.ENA
reset_n => nios_data[207]~reg0.ENA
reset_n => nios_data[208]~reg0.ENA
reset_n => nios_data[209]~reg0.ENA
reset_n => nios_data[210]~reg0.ENA
reset_n => nios_data[211]~reg0.ENA
reset_n => nios_data[212]~reg0.ENA
reset_n => nios_data[213]~reg0.ENA
reset_n => nios_data[214]~reg0.ENA
reset_n => nios_data[215]~reg0.ENA
reset_n => nios_data[216]~reg0.ENA
reset_n => nios_data[217]~reg0.ENA
reset_n => nios_data[218]~reg0.ENA
reset_n => nios_data[219]~reg0.ENA
reset_n => nios_data[220]~reg0.ENA
reset_n => nios_data[221]~reg0.ENA
reset_n => nios_data[222]~reg0.ENA
reset_n => nios_data[223]~reg0.ENA
reset_n => nios_data[224]~reg0.ENA
reset_n => nios_data[225]~reg0.ENA
reset_n => nios_data[226]~reg0.ENA
reset_n => nios_data[227]~reg0.ENA
reset_n => nios_data[228]~reg0.ENA
reset_n => nios_data[229]~reg0.ENA
reset_n => nios_data[230]~reg0.ENA
reset_n => nios_data[231]~reg0.ENA
reset_n => nios_data[232]~reg0.ENA
reset_n => nios_data[233]~reg0.ENA
reset_n => nios_data[234]~reg0.ENA
reset_n => nios_data[235]~reg0.ENA
reset_n => nios_data[236]~reg0.ENA
reset_n => nios_data[237]~reg0.ENA
reset_n => nios_data[238]~reg0.ENA
reset_n => nios_data[239]~reg0.ENA
reset_n => nios_data[240]~reg0.ENA
reset_n => nios_data[241]~reg0.ENA
reset_n => nios_data[242]~reg0.ENA
reset_n => nios_data[243]~reg0.ENA
reset_n => nios_data[244]~reg0.ENA
reset_n => nios_data[245]~reg0.ENA
reset_n => nios_data[246]~reg0.ENA
reset_n => nios_data[247]~reg0.ENA
reset_n => nios_data[248]~reg0.ENA
reset_n => nios_data[249]~reg0.ENA
reset_n => nios_data[250]~reg0.ENA
reset_n => nios_data[251]~reg0.ENA
reset_n => nios_data[252]~reg0.ENA
reset_n => nios_data[253]~reg0.ENA
reset_n => nios_data[254]~reg0.ENA
reset_n => nios_data[255]~reg0.ENA
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => control_store.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
read => nios_data.OUTPUTSELECT
write => control_store.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
write => nios_data.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => control_store.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
chipselect => nios_data.OUTPUTSELECT
address[0] => Mux0.IN27
address[0] => Mux1.IN4
address[0] => Mux2.IN4
address[0] => Mux3.IN4
address[0] => Mux4.IN4
address[0] => Mux5.IN4
address[0] => Mux6.IN4
address[0] => Mux7.IN4
address[0] => Mux8.IN4
address[0] => Mux9.IN4
address[0] => Mux10.IN4
address[0] => Mux11.IN4
address[0] => Mux12.IN4
address[0] => Mux13.IN4
address[0] => Mux14.IN4
address[0] => Mux15.IN4
address[0] => Mux16.IN4
address[0] => Mux17.IN4
address[0] => Mux18.IN4
address[0] => Mux19.IN4
address[0] => Mux20.IN4
address[0] => Mux21.IN4
address[0] => Mux22.IN4
address[0] => Mux23.IN4
address[0] => Mux24.IN4
address[0] => Mux25.IN4
address[0] => Mux26.IN4
address[0] => Mux27.IN4
address[0] => Mux28.IN4
address[0] => Mux29.IN4
address[0] => Mux30.IN4
address[0] => Mux31.IN4
address[0] => Mux32.IN4
address[0] => Mux33.IN4
address[0] => Mux34.IN4
address[0] => Mux35.IN4
address[0] => Mux36.IN4
address[0] => Mux37.IN4
address[0] => Mux38.IN4
address[0] => Mux39.IN4
address[0] => Mux40.IN4
address[0] => Mux41.IN4
address[0] => Mux42.IN4
address[0] => Mux43.IN4
address[0] => Mux44.IN4
address[0] => Mux45.IN4
address[0] => Mux46.IN4
address[0] => Mux47.IN4
address[0] => Mux48.IN4
address[0] => Mux49.IN4
address[0] => Mux50.IN4
address[0] => Mux51.IN4
address[0] => Mux52.IN4
address[0] => Mux53.IN4
address[0] => Mux54.IN4
address[0] => Mux55.IN4
address[0] => Mux56.IN4
address[0] => Mux57.IN4
address[0] => Mux58.IN4
address[0] => Mux59.IN4
address[0] => Mux60.IN4
address[0] => Mux61.IN4
address[0] => Mux62.IN4
address[0] => Mux63.IN4
address[0] => Mux64.IN4
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN4
address[0] => Mux82.IN4
address[0] => Mux83.IN4
address[0] => Mux84.IN4
address[0] => Mux85.IN4
address[0] => Mux86.IN4
address[0] => Mux87.IN4
address[0] => Mux88.IN4
address[0] => Mux89.IN4
address[0] => Mux90.IN4
address[0] => Mux91.IN4
address[0] => Mux92.IN4
address[0] => Mux93.IN4
address[0] => Mux94.IN4
address[0] => Mux95.IN4
address[0] => Mux96.IN4
address[0] => Mux97.IN4
address[0] => Mux98.IN4
address[0] => Mux99.IN4
address[0] => Mux100.IN4
address[0] => Mux101.IN4
address[0] => Mux102.IN4
address[0] => Mux103.IN4
address[0] => Mux104.IN4
address[0] => Mux105.IN4
address[0] => Mux106.IN4
address[0] => Mux107.IN4
address[0] => Mux108.IN4
address[0] => Mux109.IN4
address[0] => Mux110.IN4
address[0] => Mux111.IN4
address[0] => Mux112.IN4
address[0] => Mux113.IN4
address[0] => Mux114.IN4
address[0] => Mux115.IN4
address[0] => Mux116.IN4
address[0] => Mux117.IN4
address[0] => Mux118.IN4
address[0] => Mux119.IN4
address[0] => Mux120.IN4
address[0] => Mux121.IN4
address[0] => Mux122.IN4
address[0] => Mux123.IN4
address[0] => Mux124.IN4
address[0] => Mux125.IN4
address[0] => Mux126.IN4
address[0] => Mux127.IN4
address[0] => Mux128.IN4
address[0] => Mux129.IN4
address[0] => Mux130.IN4
address[0] => Mux131.IN4
address[0] => Mux132.IN4
address[0] => Mux133.IN4
address[0] => Mux134.IN4
address[0] => Mux135.IN4
address[0] => Mux136.IN4
address[0] => Mux137.IN4
address[0] => Mux138.IN4
address[0] => Mux139.IN4
address[0] => Mux140.IN4
address[0] => Mux141.IN4
address[0] => Mux142.IN4
address[0] => Mux143.IN4
address[0] => Mux144.IN4
address[0] => Mux145.IN4
address[0] => Mux146.IN4
address[0] => Mux147.IN4
address[0] => Mux148.IN4
address[0] => Mux149.IN4
address[0] => Mux150.IN4
address[0] => Mux151.IN4
address[0] => Mux152.IN4
address[0] => Mux153.IN4
address[0] => Mux154.IN4
address[0] => Mux155.IN4
address[0] => Mux156.IN4
address[0] => Mux157.IN4
address[0] => Mux158.IN4
address[0] => Mux159.IN4
address[0] => Mux160.IN4
address[0] => Mux161.IN4
address[0] => Mux162.IN4
address[0] => Mux163.IN4
address[0] => Mux164.IN4
address[0] => Mux165.IN4
address[0] => Mux166.IN4
address[0] => Mux167.IN4
address[0] => Mux168.IN4
address[0] => Mux169.IN4
address[0] => Mux170.IN4
address[0] => Mux171.IN4
address[0] => Mux172.IN4
address[0] => Mux173.IN4
address[0] => Mux174.IN4
address[0] => Mux175.IN4
address[0] => Mux176.IN4
address[0] => Mux177.IN4
address[0] => Mux178.IN4
address[0] => Mux179.IN4
address[0] => Mux180.IN4
address[0] => Mux181.IN4
address[0] => Mux182.IN4
address[0] => Mux183.IN4
address[0] => Mux184.IN4
address[0] => Mux185.IN4
address[0] => Mux186.IN4
address[0] => Mux187.IN4
address[0] => Mux188.IN4
address[0] => Mux189.IN4
address[0] => Mux190.IN4
address[0] => Mux191.IN4
address[0] => Mux192.IN4
address[0] => Mux193.IN4
address[0] => Mux194.IN4
address[0] => Mux195.IN4
address[0] => Mux196.IN4
address[0] => Mux197.IN4
address[0] => Mux198.IN4
address[0] => Mux199.IN4
address[0] => Mux200.IN4
address[0] => Mux201.IN4
address[0] => Mux202.IN4
address[0] => Mux203.IN4
address[0] => Mux204.IN4
address[0] => Mux205.IN4
address[0] => Mux206.IN4
address[0] => Mux207.IN4
address[0] => Mux208.IN4
address[0] => Mux209.IN4
address[0] => Mux210.IN4
address[0] => Mux211.IN4
address[0] => Mux212.IN4
address[0] => Mux213.IN4
address[0] => Mux214.IN4
address[0] => Mux215.IN4
address[0] => Mux216.IN4
address[0] => Mux217.IN4
address[0] => Mux218.IN4
address[0] => Mux219.IN4
address[0] => Mux220.IN4
address[0] => Mux221.IN4
address[0] => Mux222.IN4
address[0] => Mux223.IN4
address[0] => Mux224.IN4
address[0] => Mux225.IN4
address[0] => Mux226.IN4
address[0] => Mux227.IN4
address[0] => Mux228.IN4
address[0] => Mux229.IN4
address[0] => Mux230.IN4
address[0] => Mux231.IN4
address[0] => Mux232.IN4
address[0] => Mux233.IN4
address[0] => Mux234.IN4
address[0] => Mux235.IN4
address[0] => Mux236.IN4
address[0] => Mux237.IN4
address[0] => Mux238.IN4
address[0] => Mux239.IN4
address[0] => Mux240.IN4
address[0] => Mux241.IN4
address[0] => Mux242.IN4
address[0] => Mux243.IN4
address[0] => Mux244.IN4
address[0] => Mux245.IN4
address[0] => Mux246.IN4
address[0] => Mux247.IN4
address[0] => Mux248.IN4
address[0] => Mux249.IN4
address[0] => Mux250.IN4
address[0] => Mux251.IN4
address[0] => Mux252.IN4
address[0] => Mux253.IN4
address[0] => Mux254.IN4
address[0] => Mux255.IN4
address[0] => Mux256.IN4
address[1] => Mux0.IN26
address[1] => Mux1.IN3
address[1] => Mux2.IN3
address[1] => Mux3.IN3
address[1] => Mux4.IN3
address[1] => Mux5.IN3
address[1] => Mux6.IN3
address[1] => Mux7.IN3
address[1] => Mux8.IN3
address[1] => Mux9.IN3
address[1] => Mux10.IN3
address[1] => Mux11.IN3
address[1] => Mux12.IN3
address[1] => Mux13.IN3
address[1] => Mux14.IN3
address[1] => Mux15.IN3
address[1] => Mux16.IN3
address[1] => Mux17.IN3
address[1] => Mux18.IN3
address[1] => Mux19.IN3
address[1] => Mux20.IN3
address[1] => Mux21.IN3
address[1] => Mux22.IN3
address[1] => Mux23.IN3
address[1] => Mux24.IN3
address[1] => Mux25.IN3
address[1] => Mux26.IN3
address[1] => Mux27.IN3
address[1] => Mux28.IN3
address[1] => Mux29.IN3
address[1] => Mux30.IN3
address[1] => Mux31.IN3
address[1] => Mux32.IN3
address[1] => Mux33.IN3
address[1] => Mux34.IN3
address[1] => Mux35.IN3
address[1] => Mux36.IN3
address[1] => Mux37.IN3
address[1] => Mux38.IN3
address[1] => Mux39.IN3
address[1] => Mux40.IN3
address[1] => Mux41.IN3
address[1] => Mux42.IN3
address[1] => Mux43.IN3
address[1] => Mux44.IN3
address[1] => Mux45.IN3
address[1] => Mux46.IN3
address[1] => Mux47.IN3
address[1] => Mux48.IN3
address[1] => Mux49.IN3
address[1] => Mux50.IN3
address[1] => Mux51.IN3
address[1] => Mux52.IN3
address[1] => Mux53.IN3
address[1] => Mux54.IN3
address[1] => Mux55.IN3
address[1] => Mux56.IN3
address[1] => Mux57.IN3
address[1] => Mux58.IN3
address[1] => Mux59.IN3
address[1] => Mux60.IN3
address[1] => Mux61.IN3
address[1] => Mux62.IN3
address[1] => Mux63.IN3
address[1] => Mux64.IN3
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN3
address[1] => Mux82.IN3
address[1] => Mux83.IN3
address[1] => Mux84.IN3
address[1] => Mux85.IN3
address[1] => Mux86.IN3
address[1] => Mux87.IN3
address[1] => Mux88.IN3
address[1] => Mux89.IN3
address[1] => Mux90.IN3
address[1] => Mux91.IN3
address[1] => Mux92.IN3
address[1] => Mux93.IN3
address[1] => Mux94.IN3
address[1] => Mux95.IN3
address[1] => Mux96.IN3
address[1] => Mux97.IN3
address[1] => Mux98.IN3
address[1] => Mux99.IN3
address[1] => Mux100.IN3
address[1] => Mux101.IN3
address[1] => Mux102.IN3
address[1] => Mux103.IN3
address[1] => Mux104.IN3
address[1] => Mux105.IN3
address[1] => Mux106.IN3
address[1] => Mux107.IN3
address[1] => Mux108.IN3
address[1] => Mux109.IN3
address[1] => Mux110.IN3
address[1] => Mux111.IN3
address[1] => Mux112.IN3
address[1] => Mux113.IN3
address[1] => Mux114.IN3
address[1] => Mux115.IN3
address[1] => Mux116.IN3
address[1] => Mux117.IN3
address[1] => Mux118.IN3
address[1] => Mux119.IN3
address[1] => Mux120.IN3
address[1] => Mux121.IN3
address[1] => Mux122.IN3
address[1] => Mux123.IN3
address[1] => Mux124.IN3
address[1] => Mux125.IN3
address[1] => Mux126.IN3
address[1] => Mux127.IN3
address[1] => Mux128.IN3
address[1] => Mux129.IN3
address[1] => Mux130.IN3
address[1] => Mux131.IN3
address[1] => Mux132.IN3
address[1] => Mux133.IN3
address[1] => Mux134.IN3
address[1] => Mux135.IN3
address[1] => Mux136.IN3
address[1] => Mux137.IN3
address[1] => Mux138.IN3
address[1] => Mux139.IN3
address[1] => Mux140.IN3
address[1] => Mux141.IN3
address[1] => Mux142.IN3
address[1] => Mux143.IN3
address[1] => Mux144.IN3
address[1] => Mux145.IN3
address[1] => Mux146.IN3
address[1] => Mux147.IN3
address[1] => Mux148.IN3
address[1] => Mux149.IN3
address[1] => Mux150.IN3
address[1] => Mux151.IN3
address[1] => Mux152.IN3
address[1] => Mux153.IN3
address[1] => Mux154.IN3
address[1] => Mux155.IN3
address[1] => Mux156.IN3
address[1] => Mux157.IN3
address[1] => Mux158.IN3
address[1] => Mux159.IN3
address[1] => Mux160.IN3
address[1] => Mux161.IN3
address[1] => Mux162.IN3
address[1] => Mux163.IN3
address[1] => Mux164.IN3
address[1] => Mux165.IN3
address[1] => Mux166.IN3
address[1] => Mux167.IN3
address[1] => Mux168.IN3
address[1] => Mux169.IN3
address[1] => Mux170.IN3
address[1] => Mux171.IN3
address[1] => Mux172.IN3
address[1] => Mux173.IN3
address[1] => Mux174.IN3
address[1] => Mux175.IN3
address[1] => Mux176.IN3
address[1] => Mux177.IN3
address[1] => Mux178.IN3
address[1] => Mux179.IN3
address[1] => Mux180.IN3
address[1] => Mux181.IN3
address[1] => Mux182.IN3
address[1] => Mux183.IN3
address[1] => Mux184.IN3
address[1] => Mux185.IN3
address[1] => Mux186.IN3
address[1] => Mux187.IN3
address[1] => Mux188.IN3
address[1] => Mux189.IN3
address[1] => Mux190.IN3
address[1] => Mux191.IN3
address[1] => Mux192.IN3
address[1] => Mux193.IN3
address[1] => Mux194.IN3
address[1] => Mux195.IN3
address[1] => Mux196.IN3
address[1] => Mux197.IN3
address[1] => Mux198.IN3
address[1] => Mux199.IN3
address[1] => Mux200.IN3
address[1] => Mux201.IN3
address[1] => Mux202.IN3
address[1] => Mux203.IN3
address[1] => Mux204.IN3
address[1] => Mux205.IN3
address[1] => Mux206.IN3
address[1] => Mux207.IN3
address[1] => Mux208.IN3
address[1] => Mux209.IN3
address[1] => Mux210.IN3
address[1] => Mux211.IN3
address[1] => Mux212.IN3
address[1] => Mux213.IN3
address[1] => Mux214.IN3
address[1] => Mux215.IN3
address[1] => Mux216.IN3
address[1] => Mux217.IN3
address[1] => Mux218.IN3
address[1] => Mux219.IN3
address[1] => Mux220.IN3
address[1] => Mux221.IN3
address[1] => Mux222.IN3
address[1] => Mux223.IN3
address[1] => Mux224.IN3
address[1] => Mux225.IN3
address[1] => Mux226.IN3
address[1] => Mux227.IN3
address[1] => Mux228.IN3
address[1] => Mux229.IN3
address[1] => Mux230.IN3
address[1] => Mux231.IN3
address[1] => Mux232.IN3
address[1] => Mux233.IN3
address[1] => Mux234.IN3
address[1] => Mux235.IN3
address[1] => Mux236.IN3
address[1] => Mux237.IN3
address[1] => Mux238.IN3
address[1] => Mux239.IN3
address[1] => Mux240.IN3
address[1] => Mux241.IN3
address[1] => Mux242.IN3
address[1] => Mux243.IN3
address[1] => Mux244.IN3
address[1] => Mux245.IN3
address[1] => Mux246.IN3
address[1] => Mux247.IN3
address[1] => Mux248.IN3
address[1] => Mux249.IN3
address[1] => Mux250.IN3
address[1] => Mux251.IN3
address[1] => Mux252.IN3
address[1] => Mux253.IN3
address[1] => Mux254.IN3
address[1] => Mux255.IN3
address[1] => Mux256.IN3
address[2] => Mux0.IN25
address[2] => Mux1.IN2
address[2] => Mux2.IN2
address[2] => Mux3.IN2
address[2] => Mux4.IN2
address[2] => Mux5.IN2
address[2] => Mux6.IN2
address[2] => Mux7.IN2
address[2] => Mux8.IN2
address[2] => Mux9.IN2
address[2] => Mux10.IN2
address[2] => Mux11.IN2
address[2] => Mux12.IN2
address[2] => Mux13.IN2
address[2] => Mux14.IN2
address[2] => Mux15.IN2
address[2] => Mux16.IN2
address[2] => Mux17.IN2
address[2] => Mux18.IN2
address[2] => Mux19.IN2
address[2] => Mux20.IN2
address[2] => Mux21.IN2
address[2] => Mux22.IN2
address[2] => Mux23.IN2
address[2] => Mux24.IN2
address[2] => Mux25.IN2
address[2] => Mux26.IN2
address[2] => Mux27.IN2
address[2] => Mux28.IN2
address[2] => Mux29.IN2
address[2] => Mux30.IN2
address[2] => Mux31.IN2
address[2] => Mux32.IN2
address[2] => Mux33.IN2
address[2] => Mux34.IN2
address[2] => Mux35.IN2
address[2] => Mux36.IN2
address[2] => Mux37.IN2
address[2] => Mux38.IN2
address[2] => Mux39.IN2
address[2] => Mux40.IN2
address[2] => Mux41.IN2
address[2] => Mux42.IN2
address[2] => Mux43.IN2
address[2] => Mux44.IN2
address[2] => Mux45.IN2
address[2] => Mux46.IN2
address[2] => Mux47.IN2
address[2] => Mux48.IN2
address[2] => Mux49.IN2
address[2] => Mux50.IN2
address[2] => Mux51.IN2
address[2] => Mux52.IN2
address[2] => Mux53.IN2
address[2] => Mux54.IN2
address[2] => Mux55.IN2
address[2] => Mux56.IN2
address[2] => Mux57.IN2
address[2] => Mux58.IN2
address[2] => Mux59.IN2
address[2] => Mux60.IN2
address[2] => Mux61.IN2
address[2] => Mux62.IN2
address[2] => Mux63.IN2
address[2] => Mux64.IN2
address[2] => Mux65.IN2
address[2] => Mux66.IN2
address[2] => Mux67.IN2
address[2] => Mux68.IN2
address[2] => Mux69.IN2
address[2] => Mux70.IN2
address[2] => Mux71.IN2
address[2] => Mux72.IN2
address[2] => Mux73.IN2
address[2] => Mux74.IN2
address[2] => Mux75.IN2
address[2] => Mux76.IN2
address[2] => Mux77.IN2
address[2] => Mux78.IN2
address[2] => Mux79.IN2
address[2] => Mux80.IN2
address[2] => Mux81.IN2
address[2] => Mux82.IN2
address[2] => Mux83.IN2
address[2] => Mux84.IN2
address[2] => Mux85.IN2
address[2] => Mux86.IN2
address[2] => Mux87.IN2
address[2] => Mux88.IN2
address[2] => Mux89.IN2
address[2] => Mux90.IN2
address[2] => Mux91.IN2
address[2] => Mux92.IN2
address[2] => Mux93.IN2
address[2] => Mux94.IN2
address[2] => Mux95.IN2
address[2] => Mux96.IN2
address[2] => Mux97.IN2
address[2] => Mux98.IN2
address[2] => Mux99.IN2
address[2] => Mux100.IN2
address[2] => Mux101.IN2
address[2] => Mux102.IN2
address[2] => Mux103.IN2
address[2] => Mux104.IN2
address[2] => Mux105.IN2
address[2] => Mux106.IN2
address[2] => Mux107.IN2
address[2] => Mux108.IN2
address[2] => Mux109.IN2
address[2] => Mux110.IN2
address[2] => Mux111.IN2
address[2] => Mux112.IN2
address[2] => Mux113.IN2
address[2] => Mux114.IN2
address[2] => Mux115.IN2
address[2] => Mux116.IN2
address[2] => Mux117.IN2
address[2] => Mux118.IN2
address[2] => Mux119.IN2
address[2] => Mux120.IN2
address[2] => Mux121.IN2
address[2] => Mux122.IN2
address[2] => Mux123.IN2
address[2] => Mux124.IN2
address[2] => Mux125.IN2
address[2] => Mux126.IN2
address[2] => Mux127.IN2
address[2] => Mux128.IN2
address[2] => Mux129.IN2
address[2] => Mux130.IN2
address[2] => Mux131.IN2
address[2] => Mux132.IN2
address[2] => Mux133.IN2
address[2] => Mux134.IN2
address[2] => Mux135.IN2
address[2] => Mux136.IN2
address[2] => Mux137.IN2
address[2] => Mux138.IN2
address[2] => Mux139.IN2
address[2] => Mux140.IN2
address[2] => Mux141.IN2
address[2] => Mux142.IN2
address[2] => Mux143.IN2
address[2] => Mux144.IN2
address[2] => Mux145.IN2
address[2] => Mux146.IN2
address[2] => Mux147.IN2
address[2] => Mux148.IN2
address[2] => Mux149.IN2
address[2] => Mux150.IN2
address[2] => Mux151.IN2
address[2] => Mux152.IN2
address[2] => Mux153.IN2
address[2] => Mux154.IN2
address[2] => Mux155.IN2
address[2] => Mux156.IN2
address[2] => Mux157.IN2
address[2] => Mux158.IN2
address[2] => Mux159.IN2
address[2] => Mux160.IN2
address[2] => Mux161.IN2
address[2] => Mux162.IN2
address[2] => Mux163.IN2
address[2] => Mux164.IN2
address[2] => Mux165.IN2
address[2] => Mux166.IN2
address[2] => Mux167.IN2
address[2] => Mux168.IN2
address[2] => Mux169.IN2
address[2] => Mux170.IN2
address[2] => Mux171.IN2
address[2] => Mux172.IN2
address[2] => Mux173.IN2
address[2] => Mux174.IN2
address[2] => Mux175.IN2
address[2] => Mux176.IN2
address[2] => Mux177.IN2
address[2] => Mux178.IN2
address[2] => Mux179.IN2
address[2] => Mux180.IN2
address[2] => Mux181.IN2
address[2] => Mux182.IN2
address[2] => Mux183.IN2
address[2] => Mux184.IN2
address[2] => Mux185.IN2
address[2] => Mux186.IN2
address[2] => Mux187.IN2
address[2] => Mux188.IN2
address[2] => Mux189.IN2
address[2] => Mux190.IN2
address[2] => Mux191.IN2
address[2] => Mux192.IN2
address[2] => Mux193.IN2
address[2] => Mux194.IN2
address[2] => Mux195.IN2
address[2] => Mux196.IN2
address[2] => Mux197.IN2
address[2] => Mux198.IN2
address[2] => Mux199.IN2
address[2] => Mux200.IN2
address[2] => Mux201.IN2
address[2] => Mux202.IN2
address[2] => Mux203.IN2
address[2] => Mux204.IN2
address[2] => Mux205.IN2
address[2] => Mux206.IN2
address[2] => Mux207.IN2
address[2] => Mux208.IN2
address[2] => Mux209.IN2
address[2] => Mux210.IN2
address[2] => Mux211.IN2
address[2] => Mux212.IN2
address[2] => Mux213.IN2
address[2] => Mux214.IN2
address[2] => Mux215.IN2
address[2] => Mux216.IN2
address[2] => Mux217.IN2
address[2] => Mux218.IN2
address[2] => Mux219.IN2
address[2] => Mux220.IN2
address[2] => Mux221.IN2
address[2] => Mux222.IN2
address[2] => Mux223.IN2
address[2] => Mux224.IN2
address[2] => Mux225.IN2
address[2] => Mux226.IN2
address[2] => Mux227.IN2
address[2] => Mux228.IN2
address[2] => Mux229.IN2
address[2] => Mux230.IN2
address[2] => Mux231.IN2
address[2] => Mux232.IN2
address[2] => Mux233.IN2
address[2] => Mux234.IN2
address[2] => Mux235.IN2
address[2] => Mux236.IN2
address[2] => Mux237.IN2
address[2] => Mux238.IN2
address[2] => Mux239.IN2
address[2] => Mux240.IN2
address[2] => Mux241.IN2
address[2] => Mux242.IN2
address[2] => Mux243.IN2
address[2] => Mux244.IN2
address[2] => Mux245.IN2
address[2] => Mux246.IN2
address[2] => Mux247.IN2
address[2] => Mux248.IN2
address[2] => Mux249.IN2
address[2] => Mux250.IN2
address[2] => Mux251.IN2
address[2] => Mux252.IN2
address[2] => Mux253.IN2
address[2] => Mux254.IN2
address[2] => Mux255.IN2
address[2] => Mux256.IN2
address[3] => Mux0.IN24
address[3] => Mux1.IN1
address[3] => Mux2.IN1
address[3] => Mux3.IN1
address[3] => Mux4.IN1
address[3] => Mux5.IN1
address[3] => Mux6.IN1
address[3] => Mux7.IN1
address[3] => Mux8.IN1
address[3] => Mux9.IN1
address[3] => Mux10.IN1
address[3] => Mux11.IN1
address[3] => Mux12.IN1
address[3] => Mux13.IN1
address[3] => Mux14.IN1
address[3] => Mux15.IN1
address[3] => Mux16.IN1
address[3] => Mux17.IN1
address[3] => Mux18.IN1
address[3] => Mux19.IN1
address[3] => Mux20.IN1
address[3] => Mux21.IN1
address[3] => Mux22.IN1
address[3] => Mux23.IN1
address[3] => Mux24.IN1
address[3] => Mux25.IN1
address[3] => Mux26.IN1
address[3] => Mux27.IN1
address[3] => Mux28.IN1
address[3] => Mux29.IN1
address[3] => Mux30.IN1
address[3] => Mux31.IN1
address[3] => Mux32.IN1
address[3] => Mux33.IN1
address[3] => Mux34.IN1
address[3] => Mux35.IN1
address[3] => Mux36.IN1
address[3] => Mux37.IN1
address[3] => Mux38.IN1
address[3] => Mux39.IN1
address[3] => Mux40.IN1
address[3] => Mux41.IN1
address[3] => Mux42.IN1
address[3] => Mux43.IN1
address[3] => Mux44.IN1
address[3] => Mux45.IN1
address[3] => Mux46.IN1
address[3] => Mux47.IN1
address[3] => Mux48.IN1
address[3] => Mux49.IN1
address[3] => Mux50.IN1
address[3] => Mux51.IN1
address[3] => Mux52.IN1
address[3] => Mux53.IN1
address[3] => Mux54.IN1
address[3] => Mux55.IN1
address[3] => Mux56.IN1
address[3] => Mux57.IN1
address[3] => Mux58.IN1
address[3] => Mux59.IN1
address[3] => Mux60.IN1
address[3] => Mux61.IN1
address[3] => Mux62.IN1
address[3] => Mux63.IN1
address[3] => Mux64.IN1
address[3] => Mux65.IN1
address[3] => Mux66.IN1
address[3] => Mux67.IN1
address[3] => Mux68.IN1
address[3] => Mux69.IN1
address[3] => Mux70.IN1
address[3] => Mux71.IN1
address[3] => Mux72.IN1
address[3] => Mux73.IN1
address[3] => Mux74.IN1
address[3] => Mux75.IN1
address[3] => Mux76.IN1
address[3] => Mux77.IN1
address[3] => Mux78.IN1
address[3] => Mux79.IN1
address[3] => Mux80.IN1
address[3] => Mux81.IN1
address[3] => Mux82.IN1
address[3] => Mux83.IN1
address[3] => Mux84.IN1
address[3] => Mux85.IN1
address[3] => Mux86.IN1
address[3] => Mux87.IN1
address[3] => Mux88.IN1
address[3] => Mux89.IN1
address[3] => Mux90.IN1
address[3] => Mux91.IN1
address[3] => Mux92.IN1
address[3] => Mux93.IN1
address[3] => Mux94.IN1
address[3] => Mux95.IN1
address[3] => Mux96.IN1
address[3] => Mux97.IN1
address[3] => Mux98.IN1
address[3] => Mux99.IN1
address[3] => Mux100.IN1
address[3] => Mux101.IN1
address[3] => Mux102.IN1
address[3] => Mux103.IN1
address[3] => Mux104.IN1
address[3] => Mux105.IN1
address[3] => Mux106.IN1
address[3] => Mux107.IN1
address[3] => Mux108.IN1
address[3] => Mux109.IN1
address[3] => Mux110.IN1
address[3] => Mux111.IN1
address[3] => Mux112.IN1
address[3] => Mux113.IN1
address[3] => Mux114.IN1
address[3] => Mux115.IN1
address[3] => Mux116.IN1
address[3] => Mux117.IN1
address[3] => Mux118.IN1
address[3] => Mux119.IN1
address[3] => Mux120.IN1
address[3] => Mux121.IN1
address[3] => Mux122.IN1
address[3] => Mux123.IN1
address[3] => Mux124.IN1
address[3] => Mux125.IN1
address[3] => Mux126.IN1
address[3] => Mux127.IN1
address[3] => Mux128.IN1
address[3] => Mux129.IN1
address[3] => Mux130.IN1
address[3] => Mux131.IN1
address[3] => Mux132.IN1
address[3] => Mux133.IN1
address[3] => Mux134.IN1
address[3] => Mux135.IN1
address[3] => Mux136.IN1
address[3] => Mux137.IN1
address[3] => Mux138.IN1
address[3] => Mux139.IN1
address[3] => Mux140.IN1
address[3] => Mux141.IN1
address[3] => Mux142.IN1
address[3] => Mux143.IN1
address[3] => Mux144.IN1
address[3] => Mux145.IN1
address[3] => Mux146.IN1
address[3] => Mux147.IN1
address[3] => Mux148.IN1
address[3] => Mux149.IN1
address[3] => Mux150.IN1
address[3] => Mux151.IN1
address[3] => Mux152.IN1
address[3] => Mux153.IN1
address[3] => Mux154.IN1
address[3] => Mux155.IN1
address[3] => Mux156.IN1
address[3] => Mux157.IN1
address[3] => Mux158.IN1
address[3] => Mux159.IN1
address[3] => Mux160.IN1
address[3] => Mux161.IN1
address[3] => Mux162.IN1
address[3] => Mux163.IN1
address[3] => Mux164.IN1
address[3] => Mux165.IN1
address[3] => Mux166.IN1
address[3] => Mux167.IN1
address[3] => Mux168.IN1
address[3] => Mux169.IN1
address[3] => Mux170.IN1
address[3] => Mux171.IN1
address[3] => Mux172.IN1
address[3] => Mux173.IN1
address[3] => Mux174.IN1
address[3] => Mux175.IN1
address[3] => Mux176.IN1
address[3] => Mux177.IN1
address[3] => Mux178.IN1
address[3] => Mux179.IN1
address[3] => Mux180.IN1
address[3] => Mux181.IN1
address[3] => Mux182.IN1
address[3] => Mux183.IN1
address[3] => Mux184.IN1
address[3] => Mux185.IN1
address[3] => Mux186.IN1
address[3] => Mux187.IN1
address[3] => Mux188.IN1
address[3] => Mux189.IN1
address[3] => Mux190.IN1
address[3] => Mux191.IN1
address[3] => Mux192.IN1
address[3] => Mux193.IN1
address[3] => Mux194.IN1
address[3] => Mux195.IN1
address[3] => Mux196.IN1
address[3] => Mux197.IN1
address[3] => Mux198.IN1
address[3] => Mux199.IN1
address[3] => Mux200.IN1
address[3] => Mux201.IN1
address[3] => Mux202.IN1
address[3] => Mux203.IN1
address[3] => Mux204.IN1
address[3] => Mux205.IN1
address[3] => Mux206.IN1
address[3] => Mux207.IN1
address[3] => Mux208.IN1
address[3] => Mux209.IN1
address[3] => Mux210.IN1
address[3] => Mux211.IN1
address[3] => Mux212.IN1
address[3] => Mux213.IN1
address[3] => Mux214.IN1
address[3] => Mux215.IN1
address[3] => Mux216.IN1
address[3] => Mux217.IN1
address[3] => Mux218.IN1
address[3] => Mux219.IN1
address[3] => Mux220.IN1
address[3] => Mux221.IN1
address[3] => Mux222.IN1
address[3] => Mux223.IN1
address[3] => Mux224.IN1
address[3] => Mux225.IN1
address[3] => Mux226.IN1
address[3] => Mux227.IN1
address[3] => Mux228.IN1
address[3] => Mux229.IN1
address[3] => Mux230.IN1
address[3] => Mux231.IN1
address[3] => Mux232.IN1
address[3] => Mux233.IN1
address[3] => Mux234.IN1
address[3] => Mux235.IN1
address[3] => Mux236.IN1
address[3] => Mux237.IN1
address[3] => Mux238.IN1
address[3] => Mux239.IN1
address[3] => Mux240.IN1
address[3] => Mux241.IN1
address[3] => Mux242.IN1
address[3] => Mux243.IN1
address[3] => Mux244.IN1
address[3] => Mux245.IN1
address[3] => Mux246.IN1
address[3] => Mux247.IN1
address[3] => Mux248.IN1
address[3] => Mux249.IN1
address[3] => Mux250.IN1
address[3] => Mux251.IN1
address[3] => Mux252.IN1
address[3] => Mux253.IN1
address[3] => Mux254.IN1
address[3] => Mux255.IN1
address[3] => Mux256.IN1
address[4] => Mux0.IN23
address[4] => Mux1.IN0
address[4] => Mux2.IN0
address[4] => Mux3.IN0
address[4] => Mux4.IN0
address[4] => Mux5.IN0
address[4] => Mux6.IN0
address[4] => Mux7.IN0
address[4] => Mux8.IN0
address[4] => Mux9.IN0
address[4] => Mux10.IN0
address[4] => Mux11.IN0
address[4] => Mux12.IN0
address[4] => Mux13.IN0
address[4] => Mux14.IN0
address[4] => Mux15.IN0
address[4] => Mux16.IN0
address[4] => Mux17.IN0
address[4] => Mux18.IN0
address[4] => Mux19.IN0
address[4] => Mux20.IN0
address[4] => Mux21.IN0
address[4] => Mux22.IN0
address[4] => Mux23.IN0
address[4] => Mux24.IN0
address[4] => Mux25.IN0
address[4] => Mux26.IN0
address[4] => Mux27.IN0
address[4] => Mux28.IN0
address[4] => Mux29.IN0
address[4] => Mux30.IN0
address[4] => Mux31.IN0
address[4] => Mux32.IN0
address[4] => Mux33.IN0
address[4] => Mux34.IN0
address[4] => Mux35.IN0
address[4] => Mux36.IN0
address[4] => Mux37.IN0
address[4] => Mux38.IN0
address[4] => Mux39.IN0
address[4] => Mux40.IN0
address[4] => Mux41.IN0
address[4] => Mux42.IN0
address[4] => Mux43.IN0
address[4] => Mux44.IN0
address[4] => Mux45.IN0
address[4] => Mux46.IN0
address[4] => Mux47.IN0
address[4] => Mux48.IN0
address[4] => Mux49.IN0
address[4] => Mux50.IN0
address[4] => Mux51.IN0
address[4] => Mux52.IN0
address[4] => Mux53.IN0
address[4] => Mux54.IN0
address[4] => Mux55.IN0
address[4] => Mux56.IN0
address[4] => Mux57.IN0
address[4] => Mux58.IN0
address[4] => Mux59.IN0
address[4] => Mux60.IN0
address[4] => Mux61.IN0
address[4] => Mux62.IN0
address[4] => Mux63.IN0
address[4] => Mux64.IN0
address[4] => Mux65.IN0
address[4] => Mux66.IN0
address[4] => Mux67.IN0
address[4] => Mux68.IN0
address[4] => Mux69.IN0
address[4] => Mux70.IN0
address[4] => Mux71.IN0
address[4] => Mux72.IN0
address[4] => Mux73.IN0
address[4] => Mux74.IN0
address[4] => Mux75.IN0
address[4] => Mux76.IN0
address[4] => Mux77.IN0
address[4] => Mux78.IN0
address[4] => Mux79.IN0
address[4] => Mux80.IN0
address[4] => Mux81.IN0
address[4] => Mux82.IN0
address[4] => Mux83.IN0
address[4] => Mux84.IN0
address[4] => Mux85.IN0
address[4] => Mux86.IN0
address[4] => Mux87.IN0
address[4] => Mux88.IN0
address[4] => Mux89.IN0
address[4] => Mux90.IN0
address[4] => Mux91.IN0
address[4] => Mux92.IN0
address[4] => Mux93.IN0
address[4] => Mux94.IN0
address[4] => Mux95.IN0
address[4] => Mux96.IN0
address[4] => Mux97.IN0
address[4] => Mux98.IN0
address[4] => Mux99.IN0
address[4] => Mux100.IN0
address[4] => Mux101.IN0
address[4] => Mux102.IN0
address[4] => Mux103.IN0
address[4] => Mux104.IN0
address[4] => Mux105.IN0
address[4] => Mux106.IN0
address[4] => Mux107.IN0
address[4] => Mux108.IN0
address[4] => Mux109.IN0
address[4] => Mux110.IN0
address[4] => Mux111.IN0
address[4] => Mux112.IN0
address[4] => Mux113.IN0
address[4] => Mux114.IN0
address[4] => Mux115.IN0
address[4] => Mux116.IN0
address[4] => Mux117.IN0
address[4] => Mux118.IN0
address[4] => Mux119.IN0
address[4] => Mux120.IN0
address[4] => Mux121.IN0
address[4] => Mux122.IN0
address[4] => Mux123.IN0
address[4] => Mux124.IN0
address[4] => Mux125.IN0
address[4] => Mux126.IN0
address[4] => Mux127.IN0
address[4] => Mux128.IN0
address[4] => Mux129.IN0
address[4] => Mux130.IN0
address[4] => Mux131.IN0
address[4] => Mux132.IN0
address[4] => Mux133.IN0
address[4] => Mux134.IN0
address[4] => Mux135.IN0
address[4] => Mux136.IN0
address[4] => Mux137.IN0
address[4] => Mux138.IN0
address[4] => Mux139.IN0
address[4] => Mux140.IN0
address[4] => Mux141.IN0
address[4] => Mux142.IN0
address[4] => Mux143.IN0
address[4] => Mux144.IN0
address[4] => Mux145.IN0
address[4] => Mux146.IN0
address[4] => Mux147.IN0
address[4] => Mux148.IN0
address[4] => Mux149.IN0
address[4] => Mux150.IN0
address[4] => Mux151.IN0
address[4] => Mux152.IN0
address[4] => Mux153.IN0
address[4] => Mux154.IN0
address[4] => Mux155.IN0
address[4] => Mux156.IN0
address[4] => Mux157.IN0
address[4] => Mux158.IN0
address[4] => Mux159.IN0
address[4] => Mux160.IN0
address[4] => Mux161.IN0
address[4] => Mux162.IN0
address[4] => Mux163.IN0
address[4] => Mux164.IN0
address[4] => Mux165.IN0
address[4] => Mux166.IN0
address[4] => Mux167.IN0
address[4] => Mux168.IN0
address[4] => Mux169.IN0
address[4] => Mux170.IN0
address[4] => Mux171.IN0
address[4] => Mux172.IN0
address[4] => Mux173.IN0
address[4] => Mux174.IN0
address[4] => Mux175.IN0
address[4] => Mux176.IN0
address[4] => Mux177.IN0
address[4] => Mux178.IN0
address[4] => Mux179.IN0
address[4] => Mux180.IN0
address[4] => Mux181.IN0
address[4] => Mux182.IN0
address[4] => Mux183.IN0
address[4] => Mux184.IN0
address[4] => Mux185.IN0
address[4] => Mux186.IN0
address[4] => Mux187.IN0
address[4] => Mux188.IN0
address[4] => Mux189.IN0
address[4] => Mux190.IN0
address[4] => Mux191.IN0
address[4] => Mux192.IN0
address[4] => Mux193.IN0
address[4] => Mux194.IN0
address[4] => Mux195.IN0
address[4] => Mux196.IN0
address[4] => Mux197.IN0
address[4] => Mux198.IN0
address[4] => Mux199.IN0
address[4] => Mux200.IN0
address[4] => Mux201.IN0
address[4] => Mux202.IN0
address[4] => Mux203.IN0
address[4] => Mux204.IN0
address[4] => Mux205.IN0
address[4] => Mux206.IN0
address[4] => Mux207.IN0
address[4] => Mux208.IN0
address[4] => Mux209.IN0
address[4] => Mux210.IN0
address[4] => Mux211.IN0
address[4] => Mux212.IN0
address[4] => Mux213.IN0
address[4] => Mux214.IN0
address[4] => Mux215.IN0
address[4] => Mux216.IN0
address[4] => Mux217.IN0
address[4] => Mux218.IN0
address[4] => Mux219.IN0
address[4] => Mux220.IN0
address[4] => Mux221.IN0
address[4] => Mux222.IN0
address[4] => Mux223.IN0
address[4] => Mux224.IN0
address[4] => Mux225.IN0
address[4] => Mux226.IN0
address[4] => Mux227.IN0
address[4] => Mux228.IN0
address[4] => Mux229.IN0
address[4] => Mux230.IN0
address[4] => Mux231.IN0
address[4] => Mux232.IN0
address[4] => Mux233.IN0
address[4] => Mux234.IN0
address[4] => Mux235.IN0
address[4] => Mux236.IN0
address[4] => Mux237.IN0
address[4] => Mux238.IN0
address[4] => Mux239.IN0
address[4] => Mux240.IN0
address[4] => Mux241.IN0
address[4] => Mux242.IN0
address[4] => Mux243.IN0
address[4] => Mux244.IN0
address[4] => Mux245.IN0
address[4] => Mux246.IN0
address[4] => Mux247.IN0
address[4] => Mux248.IN0
address[4] => Mux249.IN0
address[4] => Mux250.IN0
address[4] => Mux251.IN0
address[4] => Mux252.IN0
address[4] => Mux253.IN0
address[4] => Mux254.IN0
address[4] => Mux255.IN0
address[4] => Mux256.IN0
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] => Mux0.IN28
writedata[0] => Mux32.IN5
writedata[0] => Mux64.IN5
writedata[0] => Mux96.IN5
writedata[0] => Mux128.IN5
writedata[0] => Mux160.IN5
writedata[0] => Mux192.IN5
writedata[0] => Mux224.IN5
writedata[0] => Mux256.IN5
writedata[1] => Mux31.IN5
writedata[1] => Mux63.IN5
writedata[1] => Mux95.IN5
writedata[1] => Mux127.IN5
writedata[1] => Mux159.IN5
writedata[1] => Mux191.IN5
writedata[1] => Mux223.IN5
writedata[1] => Mux255.IN5
writedata[2] => Mux30.IN5
writedata[2] => Mux62.IN5
writedata[2] => Mux94.IN5
writedata[2] => Mux126.IN5
writedata[2] => Mux158.IN5
writedata[2] => Mux190.IN5
writedata[2] => Mux222.IN5
writedata[2] => Mux254.IN5
writedata[3] => Mux29.IN5
writedata[3] => Mux61.IN5
writedata[3] => Mux93.IN5
writedata[3] => Mux125.IN5
writedata[3] => Mux157.IN5
writedata[3] => Mux189.IN5
writedata[3] => Mux221.IN5
writedata[3] => Mux253.IN5
writedata[4] => Mux28.IN5
writedata[4] => Mux60.IN5
writedata[4] => Mux92.IN5
writedata[4] => Mux124.IN5
writedata[4] => Mux156.IN5
writedata[4] => Mux188.IN5
writedata[4] => Mux220.IN5
writedata[4] => Mux252.IN5
writedata[5] => Mux27.IN5
writedata[5] => Mux59.IN5
writedata[5] => Mux91.IN5
writedata[5] => Mux123.IN5
writedata[5] => Mux155.IN5
writedata[5] => Mux187.IN5
writedata[5] => Mux219.IN5
writedata[5] => Mux251.IN5
writedata[6] => Mux26.IN5
writedata[6] => Mux58.IN5
writedata[6] => Mux90.IN5
writedata[6] => Mux122.IN5
writedata[6] => Mux154.IN5
writedata[6] => Mux186.IN5
writedata[6] => Mux218.IN5
writedata[6] => Mux250.IN5
writedata[7] => Mux25.IN5
writedata[7] => Mux57.IN5
writedata[7] => Mux89.IN5
writedata[7] => Mux121.IN5
writedata[7] => Mux153.IN5
writedata[7] => Mux185.IN5
writedata[7] => Mux217.IN5
writedata[7] => Mux249.IN5
writedata[8] => Mux24.IN5
writedata[8] => Mux56.IN5
writedata[8] => Mux88.IN5
writedata[8] => Mux120.IN5
writedata[8] => Mux152.IN5
writedata[8] => Mux184.IN5
writedata[8] => Mux216.IN5
writedata[8] => Mux248.IN5
writedata[9] => Mux23.IN5
writedata[9] => Mux55.IN5
writedata[9] => Mux87.IN5
writedata[9] => Mux119.IN5
writedata[9] => Mux151.IN5
writedata[9] => Mux183.IN5
writedata[9] => Mux215.IN5
writedata[9] => Mux247.IN5
writedata[10] => Mux22.IN5
writedata[10] => Mux54.IN5
writedata[10] => Mux86.IN5
writedata[10] => Mux118.IN5
writedata[10] => Mux150.IN5
writedata[10] => Mux182.IN5
writedata[10] => Mux214.IN5
writedata[10] => Mux246.IN5
writedata[11] => Mux21.IN5
writedata[11] => Mux53.IN5
writedata[11] => Mux85.IN5
writedata[11] => Mux117.IN5
writedata[11] => Mux149.IN5
writedata[11] => Mux181.IN5
writedata[11] => Mux213.IN5
writedata[11] => Mux245.IN5
writedata[12] => Mux20.IN5
writedata[12] => Mux52.IN5
writedata[12] => Mux84.IN5
writedata[12] => Mux116.IN5
writedata[12] => Mux148.IN5
writedata[12] => Mux180.IN5
writedata[12] => Mux212.IN5
writedata[12] => Mux244.IN5
writedata[13] => Mux19.IN5
writedata[13] => Mux51.IN5
writedata[13] => Mux83.IN5
writedata[13] => Mux115.IN5
writedata[13] => Mux147.IN5
writedata[13] => Mux179.IN5
writedata[13] => Mux211.IN5
writedata[13] => Mux243.IN5
writedata[14] => Mux18.IN5
writedata[14] => Mux50.IN5
writedata[14] => Mux82.IN5
writedata[14] => Mux114.IN5
writedata[14] => Mux146.IN5
writedata[14] => Mux178.IN5
writedata[14] => Mux210.IN5
writedata[14] => Mux242.IN5
writedata[15] => Mux17.IN5
writedata[15] => Mux49.IN5
writedata[15] => Mux81.IN5
writedata[15] => Mux113.IN5
writedata[15] => Mux145.IN5
writedata[15] => Mux177.IN5
writedata[15] => Mux209.IN5
writedata[15] => Mux241.IN5
writedata[16] => Mux16.IN5
writedata[16] => Mux48.IN5
writedata[16] => Mux80.IN5
writedata[16] => Mux112.IN5
writedata[16] => Mux144.IN5
writedata[16] => Mux176.IN5
writedata[16] => Mux208.IN5
writedata[16] => Mux240.IN5
writedata[17] => Mux15.IN5
writedata[17] => Mux47.IN5
writedata[17] => Mux79.IN5
writedata[17] => Mux111.IN5
writedata[17] => Mux143.IN5
writedata[17] => Mux175.IN5
writedata[17] => Mux207.IN5
writedata[17] => Mux239.IN5
writedata[18] => Mux14.IN5
writedata[18] => Mux46.IN5
writedata[18] => Mux78.IN5
writedata[18] => Mux110.IN5
writedata[18] => Mux142.IN5
writedata[18] => Mux174.IN5
writedata[18] => Mux206.IN5
writedata[18] => Mux238.IN5
writedata[19] => Mux13.IN5
writedata[19] => Mux45.IN5
writedata[19] => Mux77.IN5
writedata[19] => Mux109.IN5
writedata[19] => Mux141.IN5
writedata[19] => Mux173.IN5
writedata[19] => Mux205.IN5
writedata[19] => Mux237.IN5
writedata[20] => Mux12.IN5
writedata[20] => Mux44.IN5
writedata[20] => Mux76.IN5
writedata[20] => Mux108.IN5
writedata[20] => Mux140.IN5
writedata[20] => Mux172.IN5
writedata[20] => Mux204.IN5
writedata[20] => Mux236.IN5
writedata[21] => Mux11.IN5
writedata[21] => Mux43.IN5
writedata[21] => Mux75.IN5
writedata[21] => Mux107.IN5
writedata[21] => Mux139.IN5
writedata[21] => Mux171.IN5
writedata[21] => Mux203.IN5
writedata[21] => Mux235.IN5
writedata[22] => Mux10.IN5
writedata[22] => Mux42.IN5
writedata[22] => Mux74.IN5
writedata[22] => Mux106.IN5
writedata[22] => Mux138.IN5
writedata[22] => Mux170.IN5
writedata[22] => Mux202.IN5
writedata[22] => Mux234.IN5
writedata[23] => Mux9.IN5
writedata[23] => Mux41.IN5
writedata[23] => Mux73.IN5
writedata[23] => Mux105.IN5
writedata[23] => Mux137.IN5
writedata[23] => Mux169.IN5
writedata[23] => Mux201.IN5
writedata[23] => Mux233.IN5
writedata[24] => Mux8.IN5
writedata[24] => Mux40.IN5
writedata[24] => Mux72.IN5
writedata[24] => Mux104.IN5
writedata[24] => Mux136.IN5
writedata[24] => Mux168.IN5
writedata[24] => Mux200.IN5
writedata[24] => Mux232.IN5
writedata[25] => Mux7.IN5
writedata[25] => Mux39.IN5
writedata[25] => Mux71.IN5
writedata[25] => Mux103.IN5
writedata[25] => Mux135.IN5
writedata[25] => Mux167.IN5
writedata[25] => Mux199.IN5
writedata[25] => Mux231.IN5
writedata[26] => Mux6.IN5
writedata[26] => Mux38.IN5
writedata[26] => Mux70.IN5
writedata[26] => Mux102.IN5
writedata[26] => Mux134.IN5
writedata[26] => Mux166.IN5
writedata[26] => Mux198.IN5
writedata[26] => Mux230.IN5
writedata[27] => Mux5.IN5
writedata[27] => Mux37.IN5
writedata[27] => Mux69.IN5
writedata[27] => Mux101.IN5
writedata[27] => Mux133.IN5
writedata[27] => Mux165.IN5
writedata[27] => Mux197.IN5
writedata[27] => Mux229.IN5
writedata[28] => Mux4.IN5
writedata[28] => Mux36.IN5
writedata[28] => Mux68.IN5
writedata[28] => Mux100.IN5
writedata[28] => Mux132.IN5
writedata[28] => Mux164.IN5
writedata[28] => Mux196.IN5
writedata[28] => Mux228.IN5
writedata[29] => Mux3.IN5
writedata[29] => Mux35.IN5
writedata[29] => Mux67.IN5
writedata[29] => Mux99.IN5
writedata[29] => Mux131.IN5
writedata[29] => Mux163.IN5
writedata[29] => Mux195.IN5
writedata[29] => Mux227.IN5
writedata[30] => Mux2.IN5
writedata[30] => Mux34.IN5
writedata[30] => Mux66.IN5
writedata[30] => Mux98.IN5
writedata[30] => Mux130.IN5
writedata[30] => Mux162.IN5
writedata[30] => Mux194.IN5
writedata[30] => Mux226.IN5
writedata[31] => Mux1.IN5
writedata[31] => Mux33.IN5
writedata[31] => Mux65.IN5
writedata[31] => Mux97.IN5
writedata[31] => Mux129.IN5
writedata[31] => Mux161.IN5
writedata[31] => Mux193.IN5
writedata[31] => Mux225.IN5
hardware_data[0] => readdata.DATAB
hardware_data[1] => readdata.DATAB
hardware_data[2] => readdata.DATAB
hardware_data[3] => readdata.DATAB
hardware_data[4] => readdata.DATAB
hardware_data[5] => readdata.DATAB
hardware_data[6] => readdata.DATAB
hardware_data[7] => readdata.DATAB
hardware_data[8] => readdata.DATAB
hardware_data[9] => readdata.DATAB
hardware_data[10] => readdata.DATAB
hardware_data[11] => readdata.DATAB
hardware_data[12] => readdata.DATAB
hardware_data[13] => readdata.DATAB
hardware_data[14] => readdata.DATAB
hardware_data[15] => readdata.DATAB
hardware_data[16] => readdata.DATAB
hardware_data[17] => readdata.DATAB
hardware_data[18] => readdata.DATAB
hardware_data[19] => readdata.DATAB
hardware_data[20] => readdata.DATAB
hardware_data[21] => readdata.DATAB
hardware_data[22] => readdata.DATAB
hardware_data[23] => readdata.DATAB
hardware_data[24] => readdata.DATAB
hardware_data[25] => readdata.DATAB
hardware_data[26] => readdata.DATAB
hardware_data[27] => readdata.DATAB
hardware_data[28] => readdata.DATAB
hardware_data[29] => readdata.DATAB
hardware_data[30] => readdata.DATAB
hardware_data[31] => readdata.DATAB
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[0] <= nios_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[1] <= nios_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[2] <= nios_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[3] <= nios_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[4] <= nios_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[5] <= nios_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[6] <= nios_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[7] <= nios_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[8] <= nios_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[9] <= nios_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[10] <= nios_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[11] <= nios_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[12] <= nios_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[13] <= nios_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[14] <= nios_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[15] <= nios_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[16] <= nios_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[17] <= nios_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[18] <= nios_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[19] <= nios_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[20] <= nios_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[21] <= nios_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[22] <= nios_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[23] <= nios_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[24] <= nios_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[25] <= nios_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[26] <= nios_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[27] <= nios_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[28] <= nios_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[29] <= nios_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[30] <= nios_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[31] <= nios_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[32] <= nios_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[33] <= nios_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[34] <= nios_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[35] <= nios_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[36] <= nios_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[37] <= nios_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[38] <= nios_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[39] <= nios_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[40] <= nios_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[41] <= nios_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[42] <= nios_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[43] <= nios_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[44] <= nios_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[45] <= nios_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[46] <= nios_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[47] <= nios_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[48] <= nios_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[49] <= nios_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[50] <= nios_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[51] <= nios_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[52] <= nios_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[53] <= nios_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[54] <= nios_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[55] <= nios_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[56] <= nios_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[57] <= nios_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[58] <= nios_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[59] <= nios_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[60] <= nios_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[61] <= nios_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[62] <= nios_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[63] <= nios_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[64] <= nios_data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[65] <= nios_data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[66] <= nios_data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[67] <= nios_data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[68] <= nios_data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[69] <= nios_data[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[70] <= nios_data[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[71] <= nios_data[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[72] <= nios_data[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[73] <= nios_data[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[74] <= nios_data[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[75] <= nios_data[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[76] <= nios_data[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[77] <= nios_data[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[78] <= nios_data[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[79] <= nios_data[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[80] <= nios_data[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[81] <= nios_data[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[82] <= nios_data[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[83] <= nios_data[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[84] <= nios_data[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[85] <= nios_data[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[86] <= nios_data[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[87] <= nios_data[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[88] <= nios_data[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[89] <= nios_data[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[90] <= nios_data[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[91] <= nios_data[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[92] <= nios_data[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[93] <= nios_data[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[94] <= nios_data[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[95] <= nios_data[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[96] <= nios_data[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[97] <= nios_data[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[98] <= nios_data[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[99] <= nios_data[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[100] <= nios_data[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[101] <= nios_data[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[102] <= nios_data[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[103] <= nios_data[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[104] <= nios_data[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[105] <= nios_data[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[106] <= nios_data[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[107] <= nios_data[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[108] <= nios_data[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[109] <= nios_data[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[110] <= nios_data[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[111] <= nios_data[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[112] <= nios_data[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[113] <= nios_data[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[114] <= nios_data[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[115] <= nios_data[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[116] <= nios_data[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[117] <= nios_data[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[118] <= nios_data[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[119] <= nios_data[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[120] <= nios_data[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[121] <= nios_data[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[122] <= nios_data[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[123] <= nios_data[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[124] <= nios_data[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[125] <= nios_data[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[126] <= nios_data[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[127] <= nios_data[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[128] <= nios_data[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[129] <= nios_data[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[130] <= nios_data[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[131] <= nios_data[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[132] <= nios_data[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[133] <= nios_data[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[134] <= nios_data[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[135] <= nios_data[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[136] <= nios_data[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[137] <= nios_data[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[138] <= nios_data[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[139] <= nios_data[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[140] <= nios_data[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[141] <= nios_data[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[142] <= nios_data[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[143] <= nios_data[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[144] <= nios_data[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[145] <= nios_data[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[146] <= nios_data[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[147] <= nios_data[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[148] <= nios_data[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[149] <= nios_data[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[150] <= nios_data[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[151] <= nios_data[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[152] <= nios_data[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[153] <= nios_data[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[154] <= nios_data[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[155] <= nios_data[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[156] <= nios_data[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[157] <= nios_data[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[158] <= nios_data[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[159] <= nios_data[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[160] <= nios_data[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[161] <= nios_data[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[162] <= nios_data[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[163] <= nios_data[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[164] <= nios_data[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[165] <= nios_data[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[166] <= nios_data[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[167] <= nios_data[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[168] <= nios_data[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[169] <= nios_data[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[170] <= nios_data[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[171] <= nios_data[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[172] <= nios_data[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[173] <= nios_data[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[174] <= nios_data[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[175] <= nios_data[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[176] <= nios_data[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[177] <= nios_data[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[178] <= nios_data[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[179] <= nios_data[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[180] <= nios_data[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[181] <= nios_data[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[182] <= nios_data[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[183] <= nios_data[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[184] <= nios_data[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[185] <= nios_data[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[186] <= nios_data[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[187] <= nios_data[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[188] <= nios_data[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[189] <= nios_data[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[190] <= nios_data[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[191] <= nios_data[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[192] <= nios_data[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[193] <= nios_data[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[194] <= nios_data[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[195] <= nios_data[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[196] <= nios_data[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[197] <= nios_data[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[198] <= nios_data[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[199] <= nios_data[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[200] <= nios_data[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[201] <= nios_data[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[202] <= nios_data[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[203] <= nios_data[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[204] <= nios_data[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[205] <= nios_data[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[206] <= nios_data[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[207] <= nios_data[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[208] <= nios_data[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[209] <= nios_data[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[210] <= nios_data[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[211] <= nios_data[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[212] <= nios_data[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[213] <= nios_data[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[214] <= nios_data[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[215] <= nios_data[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[216] <= nios_data[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[217] <= nios_data[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[218] <= nios_data[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[219] <= nios_data[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[220] <= nios_data[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[221] <= nios_data[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[222] <= nios_data[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[223] <= nios_data[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[224] <= nios_data[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[225] <= nios_data[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[226] <= nios_data[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[227] <= nios_data[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[228] <= nios_data[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[229] <= nios_data[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[230] <= nios_data[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[231] <= nios_data[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[232] <= nios_data[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[233] <= nios_data[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[234] <= nios_data[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[235] <= nios_data[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[236] <= nios_data[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[237] <= nios_data[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[238] <= nios_data[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[239] <= nios_data[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[240] <= nios_data[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[241] <= nios_data[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[242] <= nios_data[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[243] <= nios_data[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[244] <= nios_data[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[245] <= nios_data[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[246] <= nios_data[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[247] <= nios_data[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[248] <= nios_data[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[249] <= nios_data[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[250] <= nios_data[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[251] <= nios_data[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[252] <= nios_data[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[253] <= nios_data[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[254] <= nios_data[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nios_data[255] <= nios_data[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.clk
clk => d1_sdram_0_s1_end_xfer~reg0.CLK
clk => sdram_0_s1_reg_firsttransfer.CLK
clk => sdram_0_s1_arb_addend[0].CLK
clk => sdram_0_s1_arb_addend[1].CLK
clk => sdram_0_s1_saved_chosen_master_vector[0].CLK
clk => sdram_0_s1_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.CLK
clk => sdram_0_s1_slavearbiterlockenable.CLK
clk => sdram_0_s1_arb_share_counter[0].CLK
clk => sdram_0_s1_arb_share_counter[1].CLK
clk => sdram_0_s1_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
clk => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.clk
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[23] => Equal0.IN49
cpu_0_data_master_address_to_slave[24] => Equal0.IN48
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[16] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[17] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[18] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[19] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[20] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[21] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[22] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN48
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN1
reset_n => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.reset_n
reset_n => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.reset_n
reset_n => sdram_0_s1_reset_n.DATAIN
reset_n => d1_sdram_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sdram_0_s1_arb_share_counter[0].ACLR
reset_n => sdram_0_s1_arb_share_counter[1].ACLR
reset_n => sdram_0_s1_arb_share_counter[2].ACLR
reset_n => sdram_0_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => sdram_0_s1_arb_addend[0].PRESET
reset_n => sdram_0_s1_arb_addend[1].ACLR
reset_n => sdram_0_s1_reg_firsttransfer.PRESET
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => cpu_0_data_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => cpu_0_instruction_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.read
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.read
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sdram_0_s1[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sdram_0_s1 <= internal_cpu_0_data_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= internal_cpu_0_data_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= internal_cpu_0_data_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= sdram_0_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= internal_cpu_0_instruction_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|sdram_0:the_sdram_0
az_addr[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[18]
az_addr[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[19]
az_addr[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[20]
az_addr[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[21]
az_addr[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[22]
az_addr[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[23]
az_addr[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[24]
az_addr[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[25]
az_addr[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[26]
az_addr[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[27]
az_addr[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[28]
az_addr[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[29]
az_addr[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[30]
az_addr[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[31]
az_addr[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[32]
az_addr[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[33]
az_addr[16] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[34]
az_addr[17] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[35]
az_addr[18] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[36]
az_addr[19] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[37]
az_addr[20] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[38]
az_addr[21] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[39]
az_be_n[0] => module_input1[16].DATAA
az_be_n[1] => module_input1[17].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[0]
az_data[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[1]
az_data[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[2]
az_data[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[3]
az_data[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[4]
az_data[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[5]
az_data[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[6]
az_data[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[7]
az_data[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[8]
az_data[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[9]
az_data[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[10]
az_data[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[11]
az_data[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[12]
az_data[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[13]
az_data[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[14]
az_data[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[15]
az_rd_n => module_input.IN0
az_wr_n => module_input1[17].OUTPUTSELECT
az_wr_n => module_input1[16].OUTPUTSELECT
az_wr_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[40]
az_wr_n => module_input.IN1
clk => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.clk
clk => za_valid~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[15]~reg0.CLK
clk => rd_valid[0].CLK
clk => rd_valid[1].CLK
clk => rd_valid[2].CLK
clk => active_dqm[0].CLK
clk => active_dqm[1].CLK
clk => active_data[0].CLK
clk => active_data[1].CLK
clk => active_data[2].CLK
clk => active_data[3].CLK
clk => active_data[4].CLK
clk => active_data[5].CLK
clk => active_data[6].CLK
clk => active_data[7].CLK
clk => active_data[8].CLK
clk => active_data[9].CLK
clk => active_data[10].CLK
clk => active_data[11].CLK
clk => active_data[12].CLK
clk => active_data[13].CLK
clk => active_data[14].CLK
clk => active_data[15].CLK
clk => active_addr[0].CLK
clk => active_addr[1].CLK
clk => active_addr[2].CLK
clk => active_addr[3].CLK
clk => active_addr[4].CLK
clk => active_addr[5].CLK
clk => active_addr[6].CLK
clk => active_addr[7].CLK
clk => active_addr[8].CLK
clk => active_addr[9].CLK
clk => active_addr[10].CLK
clk => active_addr[11].CLK
clk => active_addr[12].CLK
clk => active_addr[13].CLK
clk => active_addr[14].CLK
clk => active_addr[15].CLK
clk => active_addr[16].CLK
clk => active_addr[17].CLK
clk => active_addr[18].CLK
clk => active_addr[19].CLK
clk => active_addr[20].CLK
clk => active_addr[21].CLK
clk => active_rnw.CLK
clk => active_cs_n.CLK
clk => oe.CLK
clk => f_pop.CLK
clk => ack_refresh_request.CLK
clk => m_count[0].CLK
clk => m_count[1].CLK
clk => m_count[2].CLK
clk => m_dqm[0].CLK
clk => m_dqm[1].CLK
clk => m_data[0].CLK
clk => m_data[1].CLK
clk => m_data[2].CLK
clk => m_data[3].CLK
clk => m_data[4].CLK
clk => m_data[5].CLK
clk => m_data[6].CLK
clk => m_data[7].CLK
clk => m_data[8].CLK
clk => m_data[9].CLK
clk => m_data[10].CLK
clk => m_data[11].CLK
clk => m_data[12].CLK
clk => m_data[13].CLK
clk => m_data[14].CLK
clk => m_data[15].CLK
clk => m_addr[0].CLK
clk => m_addr[1].CLK
clk => m_addr[2].CLK
clk => m_addr[3].CLK
clk => m_addr[4].CLK
clk => m_addr[5].CLK
clk => m_addr[6].CLK
clk => m_addr[7].CLK
clk => m_addr[8].CLK
clk => m_addr[9].CLK
clk => m_addr[10].CLK
clk => m_addr[11].CLK
clk => m_bank[0].CLK
clk => m_bank[1].CLK
clk => m_cmd[0].CLK
clk => m_cmd[1].CLK
clk => m_cmd[2].CLK
clk => m_cmd[3].CLK
clk => m_next[0].CLK
clk => m_next[1].CLK
clk => m_next[2].CLK
clk => m_next[3].CLK
clk => m_next[4].CLK
clk => m_next[5].CLK
clk => m_next[6].CLK
clk => m_next[7].CLK
clk => m_next[8].CLK
clk => m_state[0].CLK
clk => m_state[1].CLK
clk => m_state[2].CLK
clk => m_state[3].CLK
clk => m_state[4].CLK
clk => m_state[5].CLK
clk => m_state[6].CLK
clk => m_state[7].CLK
clk => m_state[8].CLK
clk => i_refs[0].CLK
clk => i_refs[1].CLK
clk => i_refs[2].CLK
clk => i_count[0].CLK
clk => i_count[1].CLK
clk => i_count[2].CLK
clk => i_addr[0].CLK
clk => i_addr[1].CLK
clk => i_addr[2].CLK
clk => i_addr[3].CLK
clk => i_addr[4].CLK
clk => i_addr[5].CLK
clk => i_addr[6].CLK
clk => i_addr[7].CLK
clk => i_addr[8].CLK
clk => i_addr[9].CLK
clk => i_addr[10].CLK
clk => i_addr[11].CLK
clk => i_cmd[0].CLK
clk => i_cmd[1].CLK
clk => i_cmd[2].CLK
clk => i_cmd[3].CLK
clk => i_next[0].CLK
clk => i_next[1].CLK
clk => i_next[2].CLK
clk => i_state[0].CLK
clk => i_state[1].CLK
clk => i_state[2].CLK
clk => init_done.CLK
clk => refresh_request.CLK
clk => refresh_counter[0].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[12].CLK
reset_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.reset_n
reset_n => oe.ACLR
reset_n => f_pop.ACLR
reset_n => ack_refresh_request.ACLR
reset_n => m_count[0].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[2].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[15].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_bank[1].ACLR
reset_n => m_cmd[0].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_next[0].PRESET
reset_n => m_next[1].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[8].ACLR
reset_n => m_state[0].PRESET
reset_n => m_state[1].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[8].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[3].PRESET
reset_n => refresh_counter[4].ACLR
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[7].PRESET
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[10].ACLR
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[12].PRESET
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_count[0].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[2].ACLR
reset_n => i_addr[0].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[3].PRESET
reset_n => i_next[0].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[2].ACLR
reset_n => i_state[0].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[2].ACLR
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN4
rd => Mux1.IN4
rd => Mux2.IN2
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN5
wr => Mux1.IN5
wr => Mux2.IN3
wr => Mux3.IN5
wr => process_2.IN1
wr_data[0] => entry_0.DATAB
wr_data[0] => entry_1.DATAA
wr_data[1] => entry_0.DATAB
wr_data[1] => entry_1.DATAA
wr_data[2] => entry_0.DATAB
wr_data[2] => entry_1.DATAA
wr_data[3] => entry_0.DATAB
wr_data[3] => entry_1.DATAA
wr_data[4] => entry_0.DATAB
wr_data[4] => entry_1.DATAA
wr_data[5] => entry_0.DATAB
wr_data[5] => entry_1.DATAA
wr_data[6] => entry_0.DATAB
wr_data[6] => entry_1.DATAA
wr_data[7] => entry_0.DATAB
wr_data[7] => entry_1.DATAA
wr_data[8] => entry_0.DATAB
wr_data[8] => entry_1.DATAA
wr_data[9] => entry_0.DATAB
wr_data[9] => entry_1.DATAA
wr_data[10] => entry_0.DATAB
wr_data[10] => entry_1.DATAA
wr_data[11] => entry_0.DATAB
wr_data[11] => entry_1.DATAA
wr_data[12] => entry_0.DATAB
wr_data[12] => entry_1.DATAA
wr_data[13] => entry_0.DATAB
wr_data[13] => entry_1.DATAA
wr_data[14] => entry_0.DATAB
wr_data[14] => entry_1.DATAA
wr_data[15] => entry_0.DATAB
wr_data[15] => entry_1.DATAA
wr_data[16] => entry_0.DATAB
wr_data[16] => entry_1.DATAA
wr_data[17] => entry_0.DATAB
wr_data[17] => entry_1.DATAA
wr_data[18] => entry_0.DATAB
wr_data[18] => entry_1.DATAA
wr_data[19] => entry_0.DATAB
wr_data[19] => entry_1.DATAA
wr_data[20] => entry_0.DATAB
wr_data[20] => entry_1.DATAA
wr_data[21] => entry_0.DATAB
wr_data[21] => entry_1.DATAA
wr_data[22] => entry_0.DATAB
wr_data[22] => entry_1.DATAA
wr_data[23] => entry_0.DATAB
wr_data[23] => entry_1.DATAA
wr_data[24] => entry_0.DATAB
wr_data[24] => entry_1.DATAA
wr_data[25] => entry_0.DATAB
wr_data[25] => entry_1.DATAA
wr_data[26] => entry_0.DATAB
wr_data[26] => entry_1.DATAA
wr_data[27] => entry_0.DATAB
wr_data[27] => entry_1.DATAA
wr_data[28] => entry_0.DATAB
wr_data[28] => entry_1.DATAA
wr_data[29] => entry_0.DATAB
wr_data[29] => entry_1.DATAA
wr_data[30] => entry_0.DATAB
wr_data[30] => entry_1.DATAA
wr_data[31] => entry_0.DATAB
wr_data[31] => entry_1.DATAA
wr_data[32] => entry_0.DATAB
wr_data[32] => entry_1.DATAA
wr_data[33] => entry_0.DATAB
wr_data[33] => entry_1.DATAA
wr_data[34] => entry_0.DATAB
wr_data[34] => entry_1.DATAA
wr_data[35] => entry_0.DATAB
wr_data[35] => entry_1.DATAA
wr_data[36] => entry_0.DATAB
wr_data[36] => entry_1.DATAA
wr_data[37] => entry_0.DATAB
wr_data[37] => entry_1.DATAA
wr_data[38] => entry_0.DATAB
wr_data[38] => entry_1.DATAA
wr_data[39] => entry_0.DATAB
wr_data[39] => entry_1.DATAA
wr_data[40] => entry_0.DATAB
wr_data[40] => entry_1.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0
clk => d1_skygen_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => skygen_0_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[3] => skygen_0_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[4] => skygen_0_avalon_slave_0_address[3].DATAIN
cpu_0_data_master_address_to_slave[5] => skygen_0_avalon_slave_0_address[4].DATAIN
cpu_0_data_master_address_to_slave[6] => skygen_0_avalon_slave_0_address[5].DATAIN
cpu_0_data_master_address_to_slave[7] => skygen_0_avalon_slave_0_address[6].DATAIN
cpu_0_data_master_address_to_slave[8] => skygen_0_avalon_slave_0_address[7].DATAIN
cpu_0_data_master_address_to_slave[9] => skygen_0_avalon_slave_0_address[8].DATAIN
cpu_0_data_master_address_to_slave[10] => skygen_0_avalon_slave_0_address[9].DATAIN
cpu_0_data_master_address_to_slave[11] => skygen_0_avalon_slave_0_address[10].DATAIN
cpu_0_data_master_address_to_slave[12] => skygen_0_avalon_slave_0_address[11].DATAIN
cpu_0_data_master_address_to_slave[13] => skygen_0_avalon_slave_0_address[12].DATAIN
cpu_0_data_master_address_to_slave[14] => skygen_0_avalon_slave_0_address[13].DATAIN
cpu_0_data_master_address_to_slave[15] => skygen_0_avalon_slave_0_address[14].DATAIN
cpu_0_data_master_address_to_slave[16] => skygen_0_avalon_slave_0_address[15].DATAIN
cpu_0_data_master_address_to_slave[17] => skygen_0_avalon_slave_0_address[16].DATAIN
cpu_0_data_master_address_to_slave[18] => skygen_0_avalon_slave_0_address[17].DATAIN
cpu_0_data_master_address_to_slave[19] => Equal0.IN49
cpu_0_data_master_address_to_slave[20] => Equal0.IN48
cpu_0_data_master_address_to_slave[21] => Equal0.IN47
cpu_0_data_master_address_to_slave[22] => Equal0.IN46
cpu_0_data_master_address_to_slave[23] => Equal0.IN45
cpu_0_data_master_address_to_slave[24] => Equal0.IN44
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => skygen_0_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => skygen_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => skygen_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => skygen_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => skygen_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => skygen_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => skygen_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => skygen_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => skygen_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => skygen_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => skygen_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => skygen_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => skygen_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => skygen_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => skygen_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => skygen_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => skygen_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_skygen_0_avalon_slave_0.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.IN1
cpu_0_data_master_read => skygen_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read => skygen_0_avalon_slave_0_read.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_skygen_0_avalon_slave_0.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.IN1
cpu_0_data_master_write => skygen_0_avalon_slave_0_write.IN1
reset_n => skygen_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_skygen_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
skygen_0_avalon_slave_0_readdata[0] => skygen_0_avalon_slave_0_readdata_from_sa[0].DATAIN
skygen_0_avalon_slave_0_readdata[1] => skygen_0_avalon_slave_0_readdata_from_sa[1].DATAIN
skygen_0_avalon_slave_0_readdata[2] => skygen_0_avalon_slave_0_readdata_from_sa[2].DATAIN
skygen_0_avalon_slave_0_readdata[3] => skygen_0_avalon_slave_0_readdata_from_sa[3].DATAIN
skygen_0_avalon_slave_0_readdata[4] => skygen_0_avalon_slave_0_readdata_from_sa[4].DATAIN
skygen_0_avalon_slave_0_readdata[5] => skygen_0_avalon_slave_0_readdata_from_sa[5].DATAIN
skygen_0_avalon_slave_0_readdata[6] => skygen_0_avalon_slave_0_readdata_from_sa[6].DATAIN
skygen_0_avalon_slave_0_readdata[7] => skygen_0_avalon_slave_0_readdata_from_sa[7].DATAIN
skygen_0_avalon_slave_0_readdata[8] => skygen_0_avalon_slave_0_readdata_from_sa[8].DATAIN
skygen_0_avalon_slave_0_readdata[9] => skygen_0_avalon_slave_0_readdata_from_sa[9].DATAIN
skygen_0_avalon_slave_0_readdata[10] => skygen_0_avalon_slave_0_readdata_from_sa[10].DATAIN
skygen_0_avalon_slave_0_readdata[11] => skygen_0_avalon_slave_0_readdata_from_sa[11].DATAIN
skygen_0_avalon_slave_0_readdata[12] => skygen_0_avalon_slave_0_readdata_from_sa[12].DATAIN
skygen_0_avalon_slave_0_readdata[13] => skygen_0_avalon_slave_0_readdata_from_sa[13].DATAIN
skygen_0_avalon_slave_0_readdata[14] => skygen_0_avalon_slave_0_readdata_from_sa[14].DATAIN
skygen_0_avalon_slave_0_readdata[15] => skygen_0_avalon_slave_0_readdata_from_sa[15].DATAIN
cpu_0_data_master_byteenable_skygen_0_avalon_slave_0[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_skygen_0_avalon_slave_0[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_skygen_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0 <= internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_skygen_0_avalon_slave_0 <= cpu_0_data_master_read_data_valid_skygen_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_skygen_0_avalon_slave_0 <= internal_cpu_0_data_master_requests_skygen_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_skygen_0_avalon_slave_0_end_xfer <= d1_skygen_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[0] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[3] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[4] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[5] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[6] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[7] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[8] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[9] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[10] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[11] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[12] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[13] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[14] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[15] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[16] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_address[17] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_chipselect <= internal_cpu_0_data_master_qualified_request_skygen_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_read <= skygen_0_avalon_slave_0_read.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[0] <= skygen_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[1] <= skygen_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[2] <= skygen_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[3] <= skygen_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[4] <= skygen_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[5] <= skygen_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[6] <= skygen_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[7] <= skygen_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[8] <= skygen_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[9] <= skygen_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[10] <= skygen_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[11] <= skygen_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[12] <= skygen_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[13] <= skygen_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[14] <= skygen_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_readdata_from_sa[15] <= skygen_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_write <= skygen_0_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
skygen_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|skygen_0:the_skygen_0
clk => clk.IN1
reset_n => reset_n.IN1
read => read.IN1
write => write.IN1
chipselect => chipselect.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
readdata[0] <= skygen:skygen_0_inst.readdata
readdata[1] <= skygen:skygen_0_inst.readdata
readdata[2] <= skygen:skygen_0_inst.readdata
readdata[3] <= skygen:skygen_0_inst.readdata
readdata[4] <= skygen:skygen_0_inst.readdata
readdata[5] <= skygen:skygen_0_inst.readdata
readdata[6] <= skygen:skygen_0_inst.readdata
readdata[7] <= skygen:skygen_0_inst.readdata
readdata[8] <= skygen:skygen_0_inst.readdata
readdata[9] <= skygen:skygen_0_inst.readdata
readdata[10] <= skygen:skygen_0_inst.readdata
readdata[11] <= skygen:skygen_0_inst.readdata
readdata[12] <= skygen:skygen_0_inst.readdata
readdata[13] <= skygen:skygen_0_inst.readdata
readdata[14] <= skygen:skygen_0_inst.readdata
readdata[15] <= skygen:skygen_0_inst.readdata
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
SRAM_DQ[0] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[1] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[2] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[3] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[4] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[5] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[6] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[7] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[8] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[9] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[10] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[11] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[12] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[13] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[14] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_DQ[15] <> skygen:skygen_0_inst.SRAM_DQ
SRAM_ADDR[0] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[1] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[2] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[3] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[4] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[5] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[6] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[7] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[8] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[9] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[10] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[11] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[12] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[13] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[14] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[15] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[16] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_ADDR[17] <= skygen:skygen_0_inst.SRAM_ADDR
SRAM_UB_N <= skygen:skygen_0_inst.SRAM_UB_N
SRAM_LB_N <= skygen:skygen_0_inst.SRAM_LB_N
SRAM_WE_N <= skygen:skygen_0_inst.SRAM_WE_N
SRAM_CE_N <= skygen:skygen_0_inst.SRAM_CE_N
SRAM_OE_N <= skygen:skygen_0_inst.SRAM_OE_N
Cur_Row_in[0] => Cur_Row_in[0].IN1
Cur_Row_in[1] => Cur_Row_in[1].IN1
Cur_Row_in[2] => Cur_Row_in[2].IN1
Cur_Row_in[3] => Cur_Row_in[3].IN1
Cur_Row_in[4] => Cur_Row_in[4].IN1
Cur_Row_in[5] => Cur_Row_in[5].IN1
Cur_Row_in[6] => Cur_Row_in[6].IN1
Cur_Row_in[7] => Cur_Row_in[7].IN1
Cur_Row_in[8] => Cur_Row_in[8].IN1
Cur_Row_in[9] => Cur_Row_in[9].IN1
FB_angle_in[0] => FB_angle_in[0].IN1
FB_angle_in[1] => FB_angle_in[1].IN1
FB_angle_in[2] => FB_angle_in[2].IN1
FB_angle_in[3] => FB_angle_in[3].IN1
FB_angle_in[4] => FB_angle_in[4].IN1
FB_angle_in[5] => FB_angle_in[5].IN1
FB_angle_in[6] => FB_angle_in[6].IN1
FB_angle_in[7] => FB_angle_in[7].IN1
FB_angle_in[8] => FB_angle_in[8].IN1
FB_angle_in[9] => FB_angle_in[9].IN1
Sky_pixel[0] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[1] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[2] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[3] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[4] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[5] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[6] <= skygen:skygen_0_inst.Sky_pixel
Sky_pixel[7] <= skygen:skygen_0_inst.Sky_pixel
Sram_mux_out <= skygen:skygen_0_inst.Sram_mux_out


|top|new_doom:V1|skygen_0:the_skygen_0|skygen:skygen_0_inst
reset_n => sram_mux.OUTPUTSELECT
clk => vga_addr_lsb.CLK
clk => vga_addr_tmp[0].CLK
clk => vga_addr_tmp[1].CLK
clk => vga_addr_tmp[2].CLK
clk => vga_addr_tmp[3].CLK
clk => vga_addr_tmp[4].CLK
clk => vga_addr_tmp[5].CLK
clk => vga_addr_tmp[6].CLK
clk => vga_addr_tmp[7].CLK
clk => vga_addr_tmp[8].CLK
clk => vga_addr_tmp[9].CLK
clk => vga_addr_tmp[10].CLK
clk => vga_addr_tmp[11].CLK
clk => vga_addr_tmp[12].CLK
clk => vga_addr_tmp[13].CLK
clk => vga_addr_tmp[14].CLK
clk => vga_addr_tmp[15].CLK
clk => vga_addr_tmp[16].CLK
clk => vga_addr_tmp[17].CLK
clk => sram_mux.CLK
read => SRAM_OE_N.DATAB
write => sram_mux.OUTPUTSELECT
write => SRAM_DQ.IN1
write => SRAM_WE_N.DATAB
chipselect => sram_mux.OUTPUTSELECT
chipselect => SRAM_CE_N.DATAB
address[0] => SRAM_ADDR.DATAB
address[0] => Equal0.IN17
address[1] => SRAM_ADDR.DATAB
address[1] => Equal0.IN16
address[2] => SRAM_ADDR.DATAB
address[2] => Equal0.IN15
address[3] => SRAM_ADDR.DATAB
address[3] => Equal0.IN14
address[4] => SRAM_ADDR.DATAB
address[4] => Equal0.IN13
address[5] => SRAM_ADDR.DATAB
address[5] => Equal0.IN12
address[6] => SRAM_ADDR.DATAB
address[6] => Equal0.IN11
address[7] => SRAM_ADDR.DATAB
address[7] => Equal0.IN10
address[8] => SRAM_ADDR.DATAB
address[8] => Equal0.IN9
address[9] => SRAM_ADDR.DATAB
address[9] => Equal0.IN8
address[10] => SRAM_ADDR.DATAB
address[10] => Equal0.IN7
address[11] => SRAM_ADDR.DATAB
address[11] => Equal0.IN6
address[12] => SRAM_ADDR.DATAB
address[12] => Equal0.IN5
address[13] => SRAM_ADDR.DATAB
address[13] => Equal0.IN4
address[14] => SRAM_ADDR.DATAB
address[14] => Equal0.IN3
address[15] => SRAM_ADDR.DATAB
address[15] => Equal0.IN2
address[16] => SRAM_ADDR.DATAB
address[16] => Equal0.IN1
address[17] => SRAM_ADDR.DATAB
address[17] => Equal0.IN0
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10].DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11].DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12].DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13].DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14].DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15].DB_MAX_OUTPUT_PORT_TYPE
writedata[0] => sram_mux.DATAB
writedata[0] => SRAM_DQ[0].DATAIN
writedata[1] => SRAM_DQ[1].DATAIN
writedata[2] => SRAM_DQ[2].DATAIN
writedata[3] => SRAM_DQ[3].DATAIN
writedata[4] => SRAM_DQ[4].DATAIN
writedata[5] => SRAM_DQ[5].DATAIN
writedata[6] => SRAM_DQ[6].DATAIN
writedata[7] => SRAM_DQ[7].DATAIN
writedata[8] => SRAM_DQ[8].DATAIN
writedata[9] => SRAM_DQ[9].DATAIN
writedata[10] => SRAM_DQ[10].DATAIN
writedata[11] => SRAM_DQ[11].DATAIN
writedata[12] => SRAM_DQ[12].DATAIN
writedata[13] => SRAM_DQ[13].DATAIN
writedata[14] => SRAM_DQ[14].DATAIN
writedata[15] => SRAM_DQ[15].DATAIN
byteenable[0] => SRAM_LB_N.DATAB
byteenable[1] => SRAM_UB_N.DATAB
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row_in[0] => vga_addr_tmp[9].DATAIN
Cur_Row_in[1] => vga_addr_tmp[10].DATAIN
Cur_Row_in[2] => vga_addr_tmp[11].DATAIN
Cur_Row_in[3] => vga_addr_tmp[12].DATAIN
Cur_Row_in[4] => vga_addr_tmp[13].DATAIN
Cur_Row_in[5] => vga_addr_tmp[14].DATAIN
Cur_Row_in[6] => vga_addr_tmp[15].DATAIN
Cur_Row_in[7] => vga_addr_tmp[16].DATAIN
Cur_Row_in[8] => vga_addr_tmp[17].DATAIN
Cur_Row_in[9] => ~NO_FANOUT~
FB_angle_in[0] => ~NO_FANOUT~
FB_angle_in[1] => vga_addr_tmp[0].DATAIN
FB_angle_in[2] => vga_addr_tmp[1].DATAIN
FB_angle_in[3] => vga_addr_tmp[2].DATAIN
FB_angle_in[4] => vga_addr_tmp[3].DATAIN
FB_angle_in[5] => vga_addr_tmp[4].DATAIN
FB_angle_in[6] => vga_addr_tmp[5].DATAIN
FB_angle_in[7] => vga_addr_tmp[6].DATAIN
FB_angle_in[8] => vga_addr_tmp[7].DATAIN
FB_angle_in[9] => vga_addr_tmp[8].DATAIN
Sky_pixel[0] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[1] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[2] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[3] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[4] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[5] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[6] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sky_pixel[7] <= Sky_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sram_mux_out <= sram_mux.DB_MAX_OUTPUT_PORT_TYPE


|top|new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|de2_vga_raster:V2
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => HSyncGen.IN1
reset => vga_vsync.OUTPUTSELECT
reset => Col_Draw.OUTPUTSELECT
reset => Col_Draw_sky.OUTPUTSELECT
reset => VGA_B[0]~reg0.ACLR
reset => VGA_B[1]~reg0.ACLR
reset => VGA_B[2]~reg0.ACLR
reset => VGA_B[3]~reg0.ACLR
reset => VGA_B[4]~reg0.ACLR
reset => VGA_B[5]~reg0.ACLR
reset => VGA_B[6]~reg0.ACLR
reset => VGA_B[7]~reg0.ACLR
reset => VGA_B[8]~reg0.ACLR
reset => VGA_B[9]~reg0.ACLR
reset => VGA_G[0]~reg0.ACLR
reset => VGA_G[1]~reg0.ACLR
reset => VGA_G[2]~reg0.ACLR
reset => VGA_G[3]~reg0.ACLR
reset => VGA_G[4]~reg0.ACLR
reset => VGA_G[5]~reg0.ACLR
reset => VGA_G[6]~reg0.ACLR
reset => VGA_G[7]~reg0.ACLR
reset => VGA_G[8]~reg0.ACLR
reset => VGA_G[9]~reg0.ACLR
reset => VGA_R[0]~reg0.ACLR
reset => VGA_R[1]~reg0.ACLR
reset => VGA_R[2]~reg0.ACLR
reset => VGA_R[3]~reg0.ACLR
reset => VGA_R[4]~reg0.ACLR
reset => VGA_R[5]~reg0.ACLR
reset => VGA_R[6]~reg0.ACLR
reset => VGA_R[7]~reg0.ACLR
reset => VGA_R[8]~reg0.ACLR
reset => VGA_R[9]~reg0.ACLR
clk => VGA_B[0]~reg0.CLK
clk => VGA_B[1]~reg0.CLK
clk => VGA_B[2]~reg0.CLK
clk => VGA_B[3]~reg0.CLK
clk => VGA_B[4]~reg0.CLK
clk => VGA_B[5]~reg0.CLK
clk => VGA_B[6]~reg0.CLK
clk => VGA_B[7]~reg0.CLK
clk => VGA_B[8]~reg0.CLK
clk => VGA_B[9]~reg0.CLK
clk => VGA_G[0]~reg0.CLK
clk => VGA_G[1]~reg0.CLK
clk => VGA_G[2]~reg0.CLK
clk => VGA_G[3]~reg0.CLK
clk => VGA_G[4]~reg0.CLK
clk => VGA_G[5]~reg0.CLK
clk => VGA_G[6]~reg0.CLK
clk => VGA_G[7]~reg0.CLK
clk => VGA_G[8]~reg0.CLK
clk => VGA_G[9]~reg0.CLK
clk => VGA_R[0]~reg0.CLK
clk => VGA_R[1]~reg0.CLK
clk => VGA_R[2]~reg0.CLK
clk => VGA_R[3]~reg0.CLK
clk => VGA_R[4]~reg0.CLK
clk => VGA_R[5]~reg0.CLK
clk => VGA_R[6]~reg0.CLK
clk => VGA_R[7]~reg0.CLK
clk => VGA_R[8]~reg0.CLK
clk => VGA_R[9]~reg0.CLK
clk => Col_Draw_sky.CLK
clk => Col_Draw.CLK
clk => Cur_Row_local[0].CLK
clk => Cur_Row_local[1].CLK
clk => Cur_Row_local[2].CLK
clk => Cur_Row_local[3].CLK
clk => Cur_Row_local[4].CLK
clk => Cur_Row_local[5].CLK
clk => Cur_Row_local[6].CLK
clk => Cur_Row_local[7].CLK
clk => Cur_Row_local[8].CLK
clk => Cur_Row_local[9].CLK
clk => Cur_Row[0]~reg0.CLK
clk => Cur_Row[1]~reg0.CLK
clk => Cur_Row[2]~reg0.CLK
clk => Cur_Row[3]~reg0.CLK
clk => Cur_Row[4]~reg0.CLK
clk => Cur_Row[5]~reg0.CLK
clk => Cur_Row[6]~reg0.CLK
clk => Cur_Row[7]~reg0.CLK
clk => Cur_Row[8]~reg0.CLK
clk => Cur_Row[9]~reg0.CLK
clk => Cur_Col[0]~reg0.CLK
clk => Cur_Col[1]~reg0.CLK
clk => Cur_Col[2]~reg0.CLK
clk => Cur_Col[3]~reg0.CLK
clk => Cur_Col[4]~reg0.CLK
clk => Cur_Col[5]~reg0.CLK
clk => Cur_Col[6]~reg0.CLK
clk => Cur_Col[7]~reg0.CLK
clk => Cur_Col[8]~reg0.CLK
clk => Cur_Col[9]~reg0.CLK
clk => vga_vsync.CLK
clk => vga_hsync.CLK
clk => Vcount[0].CLK
clk => Vcount[1].CLK
clk => Vcount[2].CLK
clk => Vcount[3].CLK
clk => Vcount[4].CLK
clk => Vcount[5].CLK
clk => Vcount[6].CLK
clk => Vcount[7].CLK
clk => Vcount[8].CLK
clk => Vcount[9].CLK
clk => Hcount[0].CLK
clk => Hcount[1].CLK
clk => Hcount[2].CLK
clk => Hcount[3].CLK
clk => Hcount[4].CLK
clk => Hcount[5].CLK
clk => Hcount[6].CLK
clk => Hcount[7].CLK
clk => Hcount[8].CLK
clk => Hcount[9].CLK
clk => VGA_CLK.DATAIN
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_hsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= vga_vsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <GND>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_Side => VideoOut.IN1
is_Side => VideoOut.IN1
Col_Color[0] => VGA_B.DATAB
Col_Color[0] => VGA_B.DATAB
Col_Color[1] => VGA_B.DATAB
Col_Color[1] => VGA_B.DATAB
Col_Color[1] => VGA_B.DATAB
Col_Color[2] => VGA_G.DATAB
Col_Color[2] => VGA_G.DATAB
Col_Color[3] => VGA_G.DATAB
Col_Color[3] => VGA_G.DATAB
Col_Color[4] => VGA_G.DATAB
Col_Color[4] => VGA_G.DATAB
Col_Color[4] => VGA_G.DATAB
Col_Color[5] => VGA_R.DATAB
Col_Color[5] => VGA_R.DATAB
Col_Color[6] => VGA_R.DATAB
Col_Color[6] => VGA_R.DATAB
Col_Color[7] => VGA_R.DATAB
Col_Color[7] => VGA_R.DATAB
Col_Color[7] => VGA_R.DATAB
Col_Color_sky[0] => VGA_B.DATAB
Col_Color_sky[1] => VGA_B.DATAB
Col_Color_sky[2] => VGA_G.DATAB
Col_Color_sky[3] => VGA_G.DATAB
Col_Color_sky[4] => VGA_G.DATAB
Col_Color_sky[5] => VGA_R.DATAB
Col_Color_sky[6] => VGA_R.DATAB
Col_Color_sky[7] => VGA_R.DATAB
Row_Start[0] => LessThan2.IN10
Row_Start[0] => LessThan4.IN10
Row_Start[1] => LessThan2.IN9
Row_Start[1] => LessThan4.IN9
Row_Start[2] => LessThan2.IN8
Row_Start[2] => LessThan4.IN8
Row_Start[3] => LessThan2.IN7
Row_Start[3] => LessThan4.IN7
Row_Start[4] => LessThan2.IN6
Row_Start[4] => LessThan4.IN6
Row_Start[5] => LessThan2.IN5
Row_Start[5] => LessThan4.IN5
Row_Start[6] => LessThan2.IN4
Row_Start[6] => LessThan4.IN4
Row_Start[7] => LessThan2.IN3
Row_Start[7] => LessThan4.IN3
Row_Start[8] => LessThan2.IN2
Row_Start[8] => LessThan4.IN2
Row_End[0] => LessThan3.IN10
Row_End[1] => LessThan3.IN9
Row_End[2] => LessThan3.IN8
Row_End[3] => LessThan3.IN7
Row_End[4] => LessThan3.IN6
Row_End[5] => LessThan3.IN5
Row_End[6] => LessThan3.IN4
Row_End[7] => LessThan3.IN3
Row_End[8] => LessThan3.IN2
Cur_Row[0] <= Cur_Row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[1] <= Cur_Row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[2] <= Cur_Row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[3] <= Cur_Row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[4] <= Cur_Row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[5] <= Cur_Row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[6] <= Cur_Row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[7] <= Cur_Row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[8] <= Cur_Row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Row[9] <= Cur_Row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[0] <= Cur_Col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[1] <= Cur_Col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[2] <= Cur_Col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[3] <= Cur_Col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[4] <= Cur_Col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[5] <= Cur_Col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[6] <= Cur_Col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[7] <= Cur_Col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[8] <= Cur_Col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cur_Col[9] <= Cur_Col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|tex_gen:V3
reset => ~NO_FANOUT~
clk => tex_pixel_local[0].CLK
clk => tex_pixel_local[1].CLK
clk => tex_pixel_local[2].CLK
clk => tex_pixel_local[3].CLK
clk => tex_pixel_local[4].CLK
clk => tex_pixel_local[5].CLK
clk => tex_pixel_local[6].CLK
clk => tex_pixel_local[7].CLK
clk => tex_pixel_local[8].CLK
clk => tex_pixel_local[9].CLK
clk => tex_pixel_local[10].CLK
clk => tex_pixel_local[11].CLK
clk => texY[0].CLK
clk => texY[1].CLK
clk => texY[2].CLK
clk => texY[3].CLK
clk => texY[4].CLK
clk => texY[5].CLK
Cur_Row[0] => Add0.IN17
Cur_Row[1] => Add0.IN16
Cur_Row[2] => Add0.IN15
Cur_Row[3] => Add0.IN14
Cur_Row[4] => Add0.IN13
Cur_Row[5] => Add0.IN12
Cur_Row[6] => Add0.IN11
Cur_Row[7] => Add0.IN10
Cur_Row[8] => Add0.IN9
Cur_Row[9] => Add0.IN8
Cur_Row[10] => Add0.IN7
Cur_Row[11] => ~NO_FANOUT~
invLineHeight[0] => Mult0.IN34
invLineHeight[1] => Mult0.IN33
invLineHeight[2] => Mult0.IN32
invLineHeight[3] => Mult0.IN31
invLineHeight[4] => Mult0.IN30
invLineHeight[5] => Mult0.IN29
invLineHeight[6] => Mult0.IN28
invLineHeight[7] => Mult0.IN27
invLineHeight[8] => Mult0.IN26
invLineHeight[9] => Mult0.IN25
invLineHeight[10] => Mult0.IN24
invLineHeight[11] => Mult0.IN23
invLineHeight[12] => Mult0.IN22
invLineHeight[13] => Mult0.IN21
invLineHeight[14] => Mult0.IN20
invLineHeight[15] => Mult0.IN19
invLineHeight[16] => Mult0.IN18
invLineHeight[17] => Mult0.IN17
line_minus_h[0] => Mult0.IN35
line_minus_h[1] => Add0.IN34
line_minus_h[2] => Add0.IN33
line_minus_h[3] => Add0.IN32
line_minus_h[4] => Add0.IN31
line_minus_h[5] => Add0.IN30
line_minus_h[6] => Add0.IN29
line_minus_h[7] => Add0.IN28
line_minus_h[8] => Add0.IN27
line_minus_h[9] => Add0.IN26
line_minus_h[10] => Add0.IN25
line_minus_h[11] => Add0.IN24
line_minus_h[12] => Add0.IN23
line_minus_h[13] => Add0.IN22
line_minus_h[14] => Add0.IN21
line_minus_h[15] => Add0.IN20
line_minus_h[16] => Add0.IN19
line_minus_h[17] => Add0.IN18
texX[0] => tex_pixel_local[0].DATAIN
texX[1] => tex_pixel_local[1].DATAIN
texX[2] => tex_pixel_local[2].DATAIN
texX[3] => tex_pixel_local[3].DATAIN
texX[4] => tex_pixel_local[4].DATAIN
texX[5] => tex_pixel_local[5].DATAIN
tex_pixel[0] <= tex_pixel_local[0].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[1] <= tex_pixel_local[1].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[2] <= tex_pixel_local[2].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[3] <= tex_pixel_local[3].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[4] <= tex_pixel_local[4].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[5] <= tex_pixel_local[5].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[6] <= tex_pixel_local[6].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[7] <= tex_pixel_local[7].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[8] <= tex_pixel_local[8].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[9] <= tex_pixel_local[9].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[10] <= tex_pixel_local[10].DB_MAX_OUTPUT_PORT_TYPE
tex_pixel[11] <= tex_pixel_local[11].DB_MAX_OUTPUT_PORT_TYPE


|top|texture_rom:V4
clk => ~NO_FANOUT~
addr[0] => Mux0.IN16397
addr[0] => Mux1.IN16397
addr[0] => Mux2.IN16397
addr[0] => Mux3.IN16397
addr[0] => Mux4.IN16397
addr[0] => Mux5.IN16397
addr[0] => Mux6.IN16397
addr[0] => Mux7.IN16397
addr[1] => Mux0.IN16396
addr[1] => Mux1.IN16396
addr[1] => Mux2.IN16396
addr[1] => Mux3.IN16396
addr[1] => Mux4.IN16396
addr[1] => Mux5.IN16396
addr[1] => Mux6.IN16396
addr[1] => Mux7.IN16396
addr[2] => Mux0.IN16395
addr[2] => Mux1.IN16395
addr[2] => Mux2.IN16395
addr[2] => Mux3.IN16395
addr[2] => Mux4.IN16395
addr[2] => Mux5.IN16395
addr[2] => Mux6.IN16395
addr[2] => Mux7.IN16395
addr[3] => Mux0.IN16394
addr[3] => Mux1.IN16394
addr[3] => Mux2.IN16394
addr[3] => Mux3.IN16394
addr[3] => Mux4.IN16394
addr[3] => Mux5.IN16394
addr[3] => Mux6.IN16394
addr[3] => Mux7.IN16394
addr[4] => Mux0.IN16393
addr[4] => Mux1.IN16393
addr[4] => Mux2.IN16393
addr[4] => Mux3.IN16393
addr[4] => Mux4.IN16393
addr[4] => Mux5.IN16393
addr[4] => Mux6.IN16393
addr[4] => Mux7.IN16393
addr[5] => Mux0.IN16392
addr[5] => Mux1.IN16392
addr[5] => Mux2.IN16392
addr[5] => Mux3.IN16392
addr[5] => Mux4.IN16392
addr[5] => Mux5.IN16392
addr[5] => Mux6.IN16392
addr[5] => Mux7.IN16392
addr[6] => Mux0.IN16391
addr[6] => Mux1.IN16391
addr[6] => Mux2.IN16391
addr[6] => Mux3.IN16391
addr[6] => Mux4.IN16391
addr[6] => Mux5.IN16391
addr[6] => Mux6.IN16391
addr[6] => Mux7.IN16391
addr[7] => Mux0.IN16390
addr[7] => Mux1.IN16390
addr[7] => Mux2.IN16390
addr[7] => Mux3.IN16390
addr[7] => Mux4.IN16390
addr[7] => Mux5.IN16390
addr[7] => Mux6.IN16390
addr[7] => Mux7.IN16390
addr[8] => Mux0.IN16389
addr[8] => Mux1.IN16389
addr[8] => Mux2.IN16389
addr[8] => Mux3.IN16389
addr[8] => Mux4.IN16389
addr[8] => Mux5.IN16389
addr[8] => Mux6.IN16389
addr[8] => Mux7.IN16389
addr[9] => Mux0.IN16388
addr[9] => Mux1.IN16388
addr[9] => Mux2.IN16388
addr[9] => Mux3.IN16388
addr[9] => Mux4.IN16388
addr[9] => Mux5.IN16388
addr[9] => Mux6.IN16388
addr[9] => Mux7.IN16388
addr[10] => Mux0.IN16387
addr[10] => Mux1.IN16387
addr[10] => Mux2.IN16387
addr[10] => Mux3.IN16387
addr[10] => Mux4.IN16387
addr[10] => Mux5.IN16387
addr[10] => Mux6.IN16387
addr[10] => Mux7.IN16387
addr[11] => Mux0.IN16386
addr[11] => Mux1.IN16386
addr[11] => Mux2.IN16386
addr[11] => Mux3.IN16386
addr[11] => Mux4.IN16386
addr[11] => Mux5.IN16386
addr[11] => Mux6.IN16386
addr[11] => Mux7.IN16386
addr[12] => Mux0.IN16385
addr[12] => Mux1.IN16385
addr[12] => Mux2.IN16385
addr[12] => Mux3.IN16385
addr[12] => Mux4.IN16385
addr[12] => Mux5.IN16385
addr[12] => Mux6.IN16385
addr[12] => Mux7.IN16385
addr[13] => Mux0.IN16384
addr[13] => Mux1.IN16384
addr[13] => Mux2.IN16384
addr[13] => Mux3.IN16384
addr[13] => Mux4.IN16384
addr[13] => Mux5.IN16384
addr[13] => Mux6.IN16384
addr[13] => Mux7.IN16384
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|mem256:V5
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
data[32] => altsyncram:altsyncram_component.data_a[32]
data[33] => altsyncram:altsyncram_component.data_a[33]
data[34] => altsyncram:altsyncram_component.data_a[34]
data[35] => altsyncram:altsyncram_component.data_a[35]
data[36] => altsyncram:altsyncram_component.data_a[36]
data[37] => altsyncram:altsyncram_component.data_a[37]
data[38] => altsyncram:altsyncram_component.data_a[38]
data[39] => altsyncram:altsyncram_component.data_a[39]
data[40] => altsyncram:altsyncram_component.data_a[40]
data[41] => altsyncram:altsyncram_component.data_a[41]
data[42] => altsyncram:altsyncram_component.data_a[42]
data[43] => altsyncram:altsyncram_component.data_a[43]
data[44] => altsyncram:altsyncram_component.data_a[44]
data[45] => altsyncram:altsyncram_component.data_a[45]
data[46] => altsyncram:altsyncram_component.data_a[46]
data[47] => altsyncram:altsyncram_component.data_a[47]
data[48] => altsyncram:altsyncram_component.data_a[48]
data[49] => altsyncram:altsyncram_component.data_a[49]
data[50] => altsyncram:altsyncram_component.data_a[50]
data[51] => altsyncram:altsyncram_component.data_a[51]
data[52] => altsyncram:altsyncram_component.data_a[52]
data[53] => altsyncram:altsyncram_component.data_a[53]
data[54] => altsyncram:altsyncram_component.data_a[54]
data[55] => altsyncram:altsyncram_component.data_a[55]
data[56] => altsyncram:altsyncram_component.data_a[56]
data[57] => altsyncram:altsyncram_component.data_a[57]
data[58] => altsyncram:altsyncram_component.data_a[58]
data[59] => altsyncram:altsyncram_component.data_a[59]
data[60] => altsyncram:altsyncram_component.data_a[60]
data[61] => altsyncram:altsyncram_component.data_a[61]
data[62] => altsyncram:altsyncram_component.data_a[62]
data[63] => altsyncram:altsyncram_component.data_a[63]
data[64] => altsyncram:altsyncram_component.data_a[64]
data[65] => altsyncram:altsyncram_component.data_a[65]
data[66] => altsyncram:altsyncram_component.data_a[66]
data[67] => altsyncram:altsyncram_component.data_a[67]
data[68] => altsyncram:altsyncram_component.data_a[68]
data[69] => altsyncram:altsyncram_component.data_a[69]
data[70] => altsyncram:altsyncram_component.data_a[70]
data[71] => altsyncram:altsyncram_component.data_a[71]
data[72] => altsyncram:altsyncram_component.data_a[72]
data[73] => altsyncram:altsyncram_component.data_a[73]
data[74] => altsyncram:altsyncram_component.data_a[74]
data[75] => altsyncram:altsyncram_component.data_a[75]
data[76] => altsyncram:altsyncram_component.data_a[76]
data[77] => altsyncram:altsyncram_component.data_a[77]
data[78] => altsyncram:altsyncram_component.data_a[78]
data[79] => altsyncram:altsyncram_component.data_a[79]
data[80] => altsyncram:altsyncram_component.data_a[80]
data[81] => altsyncram:altsyncram_component.data_a[81]
data[82] => altsyncram:altsyncram_component.data_a[82]
data[83] => altsyncram:altsyncram_component.data_a[83]
data[84] => altsyncram:altsyncram_component.data_a[84]
data[85] => altsyncram:altsyncram_component.data_a[85]
data[86] => altsyncram:altsyncram_component.data_a[86]
data[87] => altsyncram:altsyncram_component.data_a[87]
data[88] => altsyncram:altsyncram_component.data_a[88]
data[89] => altsyncram:altsyncram_component.data_a[89]
data[90] => altsyncram:altsyncram_component.data_a[90]
data[91] => altsyncram:altsyncram_component.data_a[91]
data[92] => altsyncram:altsyncram_component.data_a[92]
data[93] => altsyncram:altsyncram_component.data_a[93]
data[94] => altsyncram:altsyncram_component.data_a[94]
data[95] => altsyncram:altsyncram_component.data_a[95]
data[96] => altsyncram:altsyncram_component.data_a[96]
data[97] => altsyncram:altsyncram_component.data_a[97]
data[98] => altsyncram:altsyncram_component.data_a[98]
data[99] => altsyncram:altsyncram_component.data_a[99]
data[100] => altsyncram:altsyncram_component.data_a[100]
data[101] => altsyncram:altsyncram_component.data_a[101]
data[102] => altsyncram:altsyncram_component.data_a[102]
data[103] => altsyncram:altsyncram_component.data_a[103]
data[104] => altsyncram:altsyncram_component.data_a[104]
data[105] => altsyncram:altsyncram_component.data_a[105]
data[106] => altsyncram:altsyncram_component.data_a[106]
data[107] => altsyncram:altsyncram_component.data_a[107]
data[108] => altsyncram:altsyncram_component.data_a[108]
data[109] => altsyncram:altsyncram_component.data_a[109]
data[110] => altsyncram:altsyncram_component.data_a[110]
data[111] => altsyncram:altsyncram_component.data_a[111]
data[112] => altsyncram:altsyncram_component.data_a[112]
data[113] => altsyncram:altsyncram_component.data_a[113]
data[114] => altsyncram:altsyncram_component.data_a[114]
data[115] => altsyncram:altsyncram_component.data_a[115]
data[116] => altsyncram:altsyncram_component.data_a[116]
data[117] => altsyncram:altsyncram_component.data_a[117]
data[118] => altsyncram:altsyncram_component.data_a[118]
data[119] => altsyncram:altsyncram_component.data_a[119]
data[120] => altsyncram:altsyncram_component.data_a[120]
data[121] => altsyncram:altsyncram_component.data_a[121]
data[122] => altsyncram:altsyncram_component.data_a[122]
data[123] => altsyncram:altsyncram_component.data_a[123]
data[124] => altsyncram:altsyncram_component.data_a[124]
data[125] => altsyncram:altsyncram_component.data_a[125]
data[126] => altsyncram:altsyncram_component.data_a[126]
data[127] => altsyncram:altsyncram_component.data_a[127]
data[128] => altsyncram:altsyncram_component.data_a[128]
data[129] => altsyncram:altsyncram_component.data_a[129]
data[130] => altsyncram:altsyncram_component.data_a[130]
data[131] => altsyncram:altsyncram_component.data_a[131]
data[132] => altsyncram:altsyncram_component.data_a[132]
data[133] => altsyncram:altsyncram_component.data_a[133]
data[134] => altsyncram:altsyncram_component.data_a[134]
data[135] => altsyncram:altsyncram_component.data_a[135]
data[136] => altsyncram:altsyncram_component.data_a[136]
data[137] => altsyncram:altsyncram_component.data_a[137]
data[138] => altsyncram:altsyncram_component.data_a[138]
data[139] => altsyncram:altsyncram_component.data_a[139]
data[140] => altsyncram:altsyncram_component.data_a[140]
data[141] => altsyncram:altsyncram_component.data_a[141]
data[142] => altsyncram:altsyncram_component.data_a[142]
data[143] => altsyncram:altsyncram_component.data_a[143]
data[144] => altsyncram:altsyncram_component.data_a[144]
data[145] => altsyncram:altsyncram_component.data_a[145]
data[146] => altsyncram:altsyncram_component.data_a[146]
data[147] => altsyncram:altsyncram_component.data_a[147]
data[148] => altsyncram:altsyncram_component.data_a[148]
data[149] => altsyncram:altsyncram_component.data_a[149]
data[150] => altsyncram:altsyncram_component.data_a[150]
data[151] => altsyncram:altsyncram_component.data_a[151]
data[152] => altsyncram:altsyncram_component.data_a[152]
data[153] => altsyncram:altsyncram_component.data_a[153]
data[154] => altsyncram:altsyncram_component.data_a[154]
data[155] => altsyncram:altsyncram_component.data_a[155]
data[156] => altsyncram:altsyncram_component.data_a[156]
data[157] => altsyncram:altsyncram_component.data_a[157]
data[158] => altsyncram:altsyncram_component.data_a[158]
data[159] => altsyncram:altsyncram_component.data_a[159]
data[160] => altsyncram:altsyncram_component.data_a[160]
data[161] => altsyncram:altsyncram_component.data_a[161]
data[162] => altsyncram:altsyncram_component.data_a[162]
data[163] => altsyncram:altsyncram_component.data_a[163]
data[164] => altsyncram:altsyncram_component.data_a[164]
data[165] => altsyncram:altsyncram_component.data_a[165]
data[166] => altsyncram:altsyncram_component.data_a[166]
data[167] => altsyncram:altsyncram_component.data_a[167]
data[168] => altsyncram:altsyncram_component.data_a[168]
data[169] => altsyncram:altsyncram_component.data_a[169]
data[170] => altsyncram:altsyncram_component.data_a[170]
data[171] => altsyncram:altsyncram_component.data_a[171]
data[172] => altsyncram:altsyncram_component.data_a[172]
data[173] => altsyncram:altsyncram_component.data_a[173]
data[174] => altsyncram:altsyncram_component.data_a[174]
data[175] => altsyncram:altsyncram_component.data_a[175]
data[176] => altsyncram:altsyncram_component.data_a[176]
data[177] => altsyncram:altsyncram_component.data_a[177]
data[178] => altsyncram:altsyncram_component.data_a[178]
data[179] => altsyncram:altsyncram_component.data_a[179]
data[180] => altsyncram:altsyncram_component.data_a[180]
data[181] => altsyncram:altsyncram_component.data_a[181]
data[182] => altsyncram:altsyncram_component.data_a[182]
data[183] => altsyncram:altsyncram_component.data_a[183]
data[184] => altsyncram:altsyncram_component.data_a[184]
data[185] => altsyncram:altsyncram_component.data_a[185]
data[186] => altsyncram:altsyncram_component.data_a[186]
data[187] => altsyncram:altsyncram_component.data_a[187]
data[188] => altsyncram:altsyncram_component.data_a[188]
data[189] => altsyncram:altsyncram_component.data_a[189]
data[190] => altsyncram:altsyncram_component.data_a[190]
data[191] => altsyncram:altsyncram_component.data_a[191]
data[192] => altsyncram:altsyncram_component.data_a[192]
data[193] => altsyncram:altsyncram_component.data_a[193]
data[194] => altsyncram:altsyncram_component.data_a[194]
data[195] => altsyncram:altsyncram_component.data_a[195]
data[196] => altsyncram:altsyncram_component.data_a[196]
data[197] => altsyncram:altsyncram_component.data_a[197]
data[198] => altsyncram:altsyncram_component.data_a[198]
data[199] => altsyncram:altsyncram_component.data_a[199]
data[200] => altsyncram:altsyncram_component.data_a[200]
data[201] => altsyncram:altsyncram_component.data_a[201]
data[202] => altsyncram:altsyncram_component.data_a[202]
data[203] => altsyncram:altsyncram_component.data_a[203]
data[204] => altsyncram:altsyncram_component.data_a[204]
data[205] => altsyncram:altsyncram_component.data_a[205]
data[206] => altsyncram:altsyncram_component.data_a[206]
data[207] => altsyncram:altsyncram_component.data_a[207]
data[208] => altsyncram:altsyncram_component.data_a[208]
data[209] => altsyncram:altsyncram_component.data_a[209]
data[210] => altsyncram:altsyncram_component.data_a[210]
data[211] => altsyncram:altsyncram_component.data_a[211]
data[212] => altsyncram:altsyncram_component.data_a[212]
data[213] => altsyncram:altsyncram_component.data_a[213]
data[214] => altsyncram:altsyncram_component.data_a[214]
data[215] => altsyncram:altsyncram_component.data_a[215]
data[216] => altsyncram:altsyncram_component.data_a[216]
data[217] => altsyncram:altsyncram_component.data_a[217]
data[218] => altsyncram:altsyncram_component.data_a[218]
data[219] => altsyncram:altsyncram_component.data_a[219]
data[220] => altsyncram:altsyncram_component.data_a[220]
data[221] => altsyncram:altsyncram_component.data_a[221]
data[222] => altsyncram:altsyncram_component.data_a[222]
data[223] => altsyncram:altsyncram_component.data_a[223]
data[224] => altsyncram:altsyncram_component.data_a[224]
data[225] => altsyncram:altsyncram_component.data_a[225]
data[226] => altsyncram:altsyncram_component.data_a[226]
data[227] => altsyncram:altsyncram_component.data_a[227]
data[228] => altsyncram:altsyncram_component.data_a[228]
data[229] => altsyncram:altsyncram_component.data_a[229]
data[230] => altsyncram:altsyncram_component.data_a[230]
data[231] => altsyncram:altsyncram_component.data_a[231]
data[232] => altsyncram:altsyncram_component.data_a[232]
data[233] => altsyncram:altsyncram_component.data_a[233]
data[234] => altsyncram:altsyncram_component.data_a[234]
data[235] => altsyncram:altsyncram_component.data_a[235]
data[236] => altsyncram:altsyncram_component.data_a[236]
data[237] => altsyncram:altsyncram_component.data_a[237]
data[238] => altsyncram:altsyncram_component.data_a[238]
data[239] => altsyncram:altsyncram_component.data_a[239]
data[240] => altsyncram:altsyncram_component.data_a[240]
data[241] => altsyncram:altsyncram_component.data_a[241]
data[242] => altsyncram:altsyncram_component.data_a[242]
data[243] => altsyncram:altsyncram_component.data_a[243]
data[244] => altsyncram:altsyncram_component.data_a[244]
data[245] => altsyncram:altsyncram_component.data_a[245]
data[246] => altsyncram:altsyncram_component.data_a[246]
data[247] => altsyncram:altsyncram_component.data_a[247]
data[248] => altsyncram:altsyncram_component.data_a[248]
data[249] => altsyncram:altsyncram_component.data_a[249]
data[250] => altsyncram:altsyncram_component.data_a[250]
data[251] => altsyncram:altsyncram_component.data_a[251]
data[252] => altsyncram:altsyncram_component.data_a[252]
data[253] => altsyncram:altsyncram_component.data_a[253]
data[254] => altsyncram:altsyncram_component.data_a[254]
data[255] => altsyncram:altsyncram_component.data_a[255]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]
q[36] <= altsyncram:altsyncram_component.q_b[36]
q[37] <= altsyncram:altsyncram_component.q_b[37]
q[38] <= altsyncram:altsyncram_component.q_b[38]
q[39] <= altsyncram:altsyncram_component.q_b[39]
q[40] <= altsyncram:altsyncram_component.q_b[40]
q[41] <= altsyncram:altsyncram_component.q_b[41]
q[42] <= altsyncram:altsyncram_component.q_b[42]
q[43] <= altsyncram:altsyncram_component.q_b[43]
q[44] <= altsyncram:altsyncram_component.q_b[44]
q[45] <= altsyncram:altsyncram_component.q_b[45]
q[46] <= altsyncram:altsyncram_component.q_b[46]
q[47] <= altsyncram:altsyncram_component.q_b[47]
q[48] <= altsyncram:altsyncram_component.q_b[48]
q[49] <= altsyncram:altsyncram_component.q_b[49]
q[50] <= altsyncram:altsyncram_component.q_b[50]
q[51] <= altsyncram:altsyncram_component.q_b[51]
q[52] <= altsyncram:altsyncram_component.q_b[52]
q[53] <= altsyncram:altsyncram_component.q_b[53]
q[54] <= altsyncram:altsyncram_component.q_b[54]
q[55] <= altsyncram:altsyncram_component.q_b[55]
q[56] <= altsyncram:altsyncram_component.q_b[56]
q[57] <= altsyncram:altsyncram_component.q_b[57]
q[58] <= altsyncram:altsyncram_component.q_b[58]
q[59] <= altsyncram:altsyncram_component.q_b[59]
q[60] <= altsyncram:altsyncram_component.q_b[60]
q[61] <= altsyncram:altsyncram_component.q_b[61]
q[62] <= altsyncram:altsyncram_component.q_b[62]
q[63] <= altsyncram:altsyncram_component.q_b[63]
q[64] <= altsyncram:altsyncram_component.q_b[64]
q[65] <= altsyncram:altsyncram_component.q_b[65]
q[66] <= altsyncram:altsyncram_component.q_b[66]
q[67] <= altsyncram:altsyncram_component.q_b[67]
q[68] <= altsyncram:altsyncram_component.q_b[68]
q[69] <= altsyncram:altsyncram_component.q_b[69]
q[70] <= altsyncram:altsyncram_component.q_b[70]
q[71] <= altsyncram:altsyncram_component.q_b[71]
q[72] <= altsyncram:altsyncram_component.q_b[72]
q[73] <= altsyncram:altsyncram_component.q_b[73]
q[74] <= altsyncram:altsyncram_component.q_b[74]
q[75] <= altsyncram:altsyncram_component.q_b[75]
q[76] <= altsyncram:altsyncram_component.q_b[76]
q[77] <= altsyncram:altsyncram_component.q_b[77]
q[78] <= altsyncram:altsyncram_component.q_b[78]
q[79] <= altsyncram:altsyncram_component.q_b[79]
q[80] <= altsyncram:altsyncram_component.q_b[80]
q[81] <= altsyncram:altsyncram_component.q_b[81]
q[82] <= altsyncram:altsyncram_component.q_b[82]
q[83] <= altsyncram:altsyncram_component.q_b[83]
q[84] <= altsyncram:altsyncram_component.q_b[84]
q[85] <= altsyncram:altsyncram_component.q_b[85]
q[86] <= altsyncram:altsyncram_component.q_b[86]
q[87] <= altsyncram:altsyncram_component.q_b[87]
q[88] <= altsyncram:altsyncram_component.q_b[88]
q[89] <= altsyncram:altsyncram_component.q_b[89]
q[90] <= altsyncram:altsyncram_component.q_b[90]
q[91] <= altsyncram:altsyncram_component.q_b[91]
q[92] <= altsyncram:altsyncram_component.q_b[92]
q[93] <= altsyncram:altsyncram_component.q_b[93]
q[94] <= altsyncram:altsyncram_component.q_b[94]
q[95] <= altsyncram:altsyncram_component.q_b[95]
q[96] <= altsyncram:altsyncram_component.q_b[96]
q[97] <= altsyncram:altsyncram_component.q_b[97]
q[98] <= altsyncram:altsyncram_component.q_b[98]
q[99] <= altsyncram:altsyncram_component.q_b[99]
q[100] <= altsyncram:altsyncram_component.q_b[100]
q[101] <= altsyncram:altsyncram_component.q_b[101]
q[102] <= altsyncram:altsyncram_component.q_b[102]
q[103] <= altsyncram:altsyncram_component.q_b[103]
q[104] <= altsyncram:altsyncram_component.q_b[104]
q[105] <= altsyncram:altsyncram_component.q_b[105]
q[106] <= altsyncram:altsyncram_component.q_b[106]
q[107] <= altsyncram:altsyncram_component.q_b[107]
q[108] <= altsyncram:altsyncram_component.q_b[108]
q[109] <= altsyncram:altsyncram_component.q_b[109]
q[110] <= altsyncram:altsyncram_component.q_b[110]
q[111] <= altsyncram:altsyncram_component.q_b[111]
q[112] <= altsyncram:altsyncram_component.q_b[112]
q[113] <= altsyncram:altsyncram_component.q_b[113]
q[114] <= altsyncram:altsyncram_component.q_b[114]
q[115] <= altsyncram:altsyncram_component.q_b[115]
q[116] <= altsyncram:altsyncram_component.q_b[116]
q[117] <= altsyncram:altsyncram_component.q_b[117]
q[118] <= altsyncram:altsyncram_component.q_b[118]
q[119] <= altsyncram:altsyncram_component.q_b[119]
q[120] <= altsyncram:altsyncram_component.q_b[120]
q[121] <= altsyncram:altsyncram_component.q_b[121]
q[122] <= altsyncram:altsyncram_component.q_b[122]
q[123] <= altsyncram:altsyncram_component.q_b[123]
q[124] <= altsyncram:altsyncram_component.q_b[124]
q[125] <= altsyncram:altsyncram_component.q_b[125]
q[126] <= altsyncram:altsyncram_component.q_b[126]
q[127] <= altsyncram:altsyncram_component.q_b[127]
q[128] <= altsyncram:altsyncram_component.q_b[128]
q[129] <= altsyncram:altsyncram_component.q_b[129]
q[130] <= altsyncram:altsyncram_component.q_b[130]
q[131] <= altsyncram:altsyncram_component.q_b[131]
q[132] <= altsyncram:altsyncram_component.q_b[132]
q[133] <= altsyncram:altsyncram_component.q_b[133]
q[134] <= altsyncram:altsyncram_component.q_b[134]
q[135] <= altsyncram:altsyncram_component.q_b[135]
q[136] <= altsyncram:altsyncram_component.q_b[136]
q[137] <= altsyncram:altsyncram_component.q_b[137]
q[138] <= altsyncram:altsyncram_component.q_b[138]
q[139] <= altsyncram:altsyncram_component.q_b[139]
q[140] <= altsyncram:altsyncram_component.q_b[140]
q[141] <= altsyncram:altsyncram_component.q_b[141]
q[142] <= altsyncram:altsyncram_component.q_b[142]
q[143] <= altsyncram:altsyncram_component.q_b[143]
q[144] <= altsyncram:altsyncram_component.q_b[144]
q[145] <= altsyncram:altsyncram_component.q_b[145]
q[146] <= altsyncram:altsyncram_component.q_b[146]
q[147] <= altsyncram:altsyncram_component.q_b[147]
q[148] <= altsyncram:altsyncram_component.q_b[148]
q[149] <= altsyncram:altsyncram_component.q_b[149]
q[150] <= altsyncram:altsyncram_component.q_b[150]
q[151] <= altsyncram:altsyncram_component.q_b[151]
q[152] <= altsyncram:altsyncram_component.q_b[152]
q[153] <= altsyncram:altsyncram_component.q_b[153]
q[154] <= altsyncram:altsyncram_component.q_b[154]
q[155] <= altsyncram:altsyncram_component.q_b[155]
q[156] <= altsyncram:altsyncram_component.q_b[156]
q[157] <= altsyncram:altsyncram_component.q_b[157]
q[158] <= altsyncram:altsyncram_component.q_b[158]
q[159] <= altsyncram:altsyncram_component.q_b[159]
q[160] <= altsyncram:altsyncram_component.q_b[160]
q[161] <= altsyncram:altsyncram_component.q_b[161]
q[162] <= altsyncram:altsyncram_component.q_b[162]
q[163] <= altsyncram:altsyncram_component.q_b[163]
q[164] <= altsyncram:altsyncram_component.q_b[164]
q[165] <= altsyncram:altsyncram_component.q_b[165]
q[166] <= altsyncram:altsyncram_component.q_b[166]
q[167] <= altsyncram:altsyncram_component.q_b[167]
q[168] <= altsyncram:altsyncram_component.q_b[168]
q[169] <= altsyncram:altsyncram_component.q_b[169]
q[170] <= altsyncram:altsyncram_component.q_b[170]
q[171] <= altsyncram:altsyncram_component.q_b[171]
q[172] <= altsyncram:altsyncram_component.q_b[172]
q[173] <= altsyncram:altsyncram_component.q_b[173]
q[174] <= altsyncram:altsyncram_component.q_b[174]
q[175] <= altsyncram:altsyncram_component.q_b[175]
q[176] <= altsyncram:altsyncram_component.q_b[176]
q[177] <= altsyncram:altsyncram_component.q_b[177]
q[178] <= altsyncram:altsyncram_component.q_b[178]
q[179] <= altsyncram:altsyncram_component.q_b[179]
q[180] <= altsyncram:altsyncram_component.q_b[180]
q[181] <= altsyncram:altsyncram_component.q_b[181]
q[182] <= altsyncram:altsyncram_component.q_b[182]
q[183] <= altsyncram:altsyncram_component.q_b[183]
q[184] <= altsyncram:altsyncram_component.q_b[184]
q[185] <= altsyncram:altsyncram_component.q_b[185]
q[186] <= altsyncram:altsyncram_component.q_b[186]
q[187] <= altsyncram:altsyncram_component.q_b[187]
q[188] <= altsyncram:altsyncram_component.q_b[188]
q[189] <= altsyncram:altsyncram_component.q_b[189]
q[190] <= altsyncram:altsyncram_component.q_b[190]
q[191] <= altsyncram:altsyncram_component.q_b[191]
q[192] <= altsyncram:altsyncram_component.q_b[192]
q[193] <= altsyncram:altsyncram_component.q_b[193]
q[194] <= altsyncram:altsyncram_component.q_b[194]
q[195] <= altsyncram:altsyncram_component.q_b[195]
q[196] <= altsyncram:altsyncram_component.q_b[196]
q[197] <= altsyncram:altsyncram_component.q_b[197]
q[198] <= altsyncram:altsyncram_component.q_b[198]
q[199] <= altsyncram:altsyncram_component.q_b[199]
q[200] <= altsyncram:altsyncram_component.q_b[200]
q[201] <= altsyncram:altsyncram_component.q_b[201]
q[202] <= altsyncram:altsyncram_component.q_b[202]
q[203] <= altsyncram:altsyncram_component.q_b[203]
q[204] <= altsyncram:altsyncram_component.q_b[204]
q[205] <= altsyncram:altsyncram_component.q_b[205]
q[206] <= altsyncram:altsyncram_component.q_b[206]
q[207] <= altsyncram:altsyncram_component.q_b[207]
q[208] <= altsyncram:altsyncram_component.q_b[208]
q[209] <= altsyncram:altsyncram_component.q_b[209]
q[210] <= altsyncram:altsyncram_component.q_b[210]
q[211] <= altsyncram:altsyncram_component.q_b[211]
q[212] <= altsyncram:altsyncram_component.q_b[212]
q[213] <= altsyncram:altsyncram_component.q_b[213]
q[214] <= altsyncram:altsyncram_component.q_b[214]
q[215] <= altsyncram:altsyncram_component.q_b[215]
q[216] <= altsyncram:altsyncram_component.q_b[216]
q[217] <= altsyncram:altsyncram_component.q_b[217]
q[218] <= altsyncram:altsyncram_component.q_b[218]
q[219] <= altsyncram:altsyncram_component.q_b[219]
q[220] <= altsyncram:altsyncram_component.q_b[220]
q[221] <= altsyncram:altsyncram_component.q_b[221]
q[222] <= altsyncram:altsyncram_component.q_b[222]
q[223] <= altsyncram:altsyncram_component.q_b[223]
q[224] <= altsyncram:altsyncram_component.q_b[224]
q[225] <= altsyncram:altsyncram_component.q_b[225]
q[226] <= altsyncram:altsyncram_component.q_b[226]
q[227] <= altsyncram:altsyncram_component.q_b[227]
q[228] <= altsyncram:altsyncram_component.q_b[228]
q[229] <= altsyncram:altsyncram_component.q_b[229]
q[230] <= altsyncram:altsyncram_component.q_b[230]
q[231] <= altsyncram:altsyncram_component.q_b[231]
q[232] <= altsyncram:altsyncram_component.q_b[232]
q[233] <= altsyncram:altsyncram_component.q_b[233]
q[234] <= altsyncram:altsyncram_component.q_b[234]
q[235] <= altsyncram:altsyncram_component.q_b[235]
q[236] <= altsyncram:altsyncram_component.q_b[236]
q[237] <= altsyncram:altsyncram_component.q_b[237]
q[238] <= altsyncram:altsyncram_component.q_b[238]
q[239] <= altsyncram:altsyncram_component.q_b[239]
q[240] <= altsyncram:altsyncram_component.q_b[240]
q[241] <= altsyncram:altsyncram_component.q_b[241]
q[242] <= altsyncram:altsyncram_component.q_b[242]
q[243] <= altsyncram:altsyncram_component.q_b[243]
q[244] <= altsyncram:altsyncram_component.q_b[244]
q[245] <= altsyncram:altsyncram_component.q_b[245]
q[246] <= altsyncram:altsyncram_component.q_b[246]
q[247] <= altsyncram:altsyncram_component.q_b[247]
q[248] <= altsyncram:altsyncram_component.q_b[248]
q[249] <= altsyncram:altsyncram_component.q_b[249]
q[250] <= altsyncram:altsyncram_component.q_b[250]
q[251] <= altsyncram:altsyncram_component.q_b[251]
q[252] <= altsyncram:altsyncram_component.q_b[252]
q[253] <= altsyncram:altsyncram_component.q_b[253]
q[254] <= altsyncram:altsyncram_component.q_b[254]
q[255] <= altsyncram:altsyncram_component.q_b[255]


|top|mem256:V5|altsyncram:altsyncram_component
wren_a => altsyncram_olo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_olo1:auto_generated.data_a[0]
data_a[1] => altsyncram_olo1:auto_generated.data_a[1]
data_a[2] => altsyncram_olo1:auto_generated.data_a[2]
data_a[3] => altsyncram_olo1:auto_generated.data_a[3]
data_a[4] => altsyncram_olo1:auto_generated.data_a[4]
data_a[5] => altsyncram_olo1:auto_generated.data_a[5]
data_a[6] => altsyncram_olo1:auto_generated.data_a[6]
data_a[7] => altsyncram_olo1:auto_generated.data_a[7]
data_a[8] => altsyncram_olo1:auto_generated.data_a[8]
data_a[9] => altsyncram_olo1:auto_generated.data_a[9]
data_a[10] => altsyncram_olo1:auto_generated.data_a[10]
data_a[11] => altsyncram_olo1:auto_generated.data_a[11]
data_a[12] => altsyncram_olo1:auto_generated.data_a[12]
data_a[13] => altsyncram_olo1:auto_generated.data_a[13]
data_a[14] => altsyncram_olo1:auto_generated.data_a[14]
data_a[15] => altsyncram_olo1:auto_generated.data_a[15]
data_a[16] => altsyncram_olo1:auto_generated.data_a[16]
data_a[17] => altsyncram_olo1:auto_generated.data_a[17]
data_a[18] => altsyncram_olo1:auto_generated.data_a[18]
data_a[19] => altsyncram_olo1:auto_generated.data_a[19]
data_a[20] => altsyncram_olo1:auto_generated.data_a[20]
data_a[21] => altsyncram_olo1:auto_generated.data_a[21]
data_a[22] => altsyncram_olo1:auto_generated.data_a[22]
data_a[23] => altsyncram_olo1:auto_generated.data_a[23]
data_a[24] => altsyncram_olo1:auto_generated.data_a[24]
data_a[25] => altsyncram_olo1:auto_generated.data_a[25]
data_a[26] => altsyncram_olo1:auto_generated.data_a[26]
data_a[27] => altsyncram_olo1:auto_generated.data_a[27]
data_a[28] => altsyncram_olo1:auto_generated.data_a[28]
data_a[29] => altsyncram_olo1:auto_generated.data_a[29]
data_a[30] => altsyncram_olo1:auto_generated.data_a[30]
data_a[31] => altsyncram_olo1:auto_generated.data_a[31]
data_a[32] => altsyncram_olo1:auto_generated.data_a[32]
data_a[33] => altsyncram_olo1:auto_generated.data_a[33]
data_a[34] => altsyncram_olo1:auto_generated.data_a[34]
data_a[35] => altsyncram_olo1:auto_generated.data_a[35]
data_a[36] => altsyncram_olo1:auto_generated.data_a[36]
data_a[37] => altsyncram_olo1:auto_generated.data_a[37]
data_a[38] => altsyncram_olo1:auto_generated.data_a[38]
data_a[39] => altsyncram_olo1:auto_generated.data_a[39]
data_a[40] => altsyncram_olo1:auto_generated.data_a[40]
data_a[41] => altsyncram_olo1:auto_generated.data_a[41]
data_a[42] => altsyncram_olo1:auto_generated.data_a[42]
data_a[43] => altsyncram_olo1:auto_generated.data_a[43]
data_a[44] => altsyncram_olo1:auto_generated.data_a[44]
data_a[45] => altsyncram_olo1:auto_generated.data_a[45]
data_a[46] => altsyncram_olo1:auto_generated.data_a[46]
data_a[47] => altsyncram_olo1:auto_generated.data_a[47]
data_a[48] => altsyncram_olo1:auto_generated.data_a[48]
data_a[49] => altsyncram_olo1:auto_generated.data_a[49]
data_a[50] => altsyncram_olo1:auto_generated.data_a[50]
data_a[51] => altsyncram_olo1:auto_generated.data_a[51]
data_a[52] => altsyncram_olo1:auto_generated.data_a[52]
data_a[53] => altsyncram_olo1:auto_generated.data_a[53]
data_a[54] => altsyncram_olo1:auto_generated.data_a[54]
data_a[55] => altsyncram_olo1:auto_generated.data_a[55]
data_a[56] => altsyncram_olo1:auto_generated.data_a[56]
data_a[57] => altsyncram_olo1:auto_generated.data_a[57]
data_a[58] => altsyncram_olo1:auto_generated.data_a[58]
data_a[59] => altsyncram_olo1:auto_generated.data_a[59]
data_a[60] => altsyncram_olo1:auto_generated.data_a[60]
data_a[61] => altsyncram_olo1:auto_generated.data_a[61]
data_a[62] => altsyncram_olo1:auto_generated.data_a[62]
data_a[63] => altsyncram_olo1:auto_generated.data_a[63]
data_a[64] => altsyncram_olo1:auto_generated.data_a[64]
data_a[65] => altsyncram_olo1:auto_generated.data_a[65]
data_a[66] => altsyncram_olo1:auto_generated.data_a[66]
data_a[67] => altsyncram_olo1:auto_generated.data_a[67]
data_a[68] => altsyncram_olo1:auto_generated.data_a[68]
data_a[69] => altsyncram_olo1:auto_generated.data_a[69]
data_a[70] => altsyncram_olo1:auto_generated.data_a[70]
data_a[71] => altsyncram_olo1:auto_generated.data_a[71]
data_a[72] => altsyncram_olo1:auto_generated.data_a[72]
data_a[73] => altsyncram_olo1:auto_generated.data_a[73]
data_a[74] => altsyncram_olo1:auto_generated.data_a[74]
data_a[75] => altsyncram_olo1:auto_generated.data_a[75]
data_a[76] => altsyncram_olo1:auto_generated.data_a[76]
data_a[77] => altsyncram_olo1:auto_generated.data_a[77]
data_a[78] => altsyncram_olo1:auto_generated.data_a[78]
data_a[79] => altsyncram_olo1:auto_generated.data_a[79]
data_a[80] => altsyncram_olo1:auto_generated.data_a[80]
data_a[81] => altsyncram_olo1:auto_generated.data_a[81]
data_a[82] => altsyncram_olo1:auto_generated.data_a[82]
data_a[83] => altsyncram_olo1:auto_generated.data_a[83]
data_a[84] => altsyncram_olo1:auto_generated.data_a[84]
data_a[85] => altsyncram_olo1:auto_generated.data_a[85]
data_a[86] => altsyncram_olo1:auto_generated.data_a[86]
data_a[87] => altsyncram_olo1:auto_generated.data_a[87]
data_a[88] => altsyncram_olo1:auto_generated.data_a[88]
data_a[89] => altsyncram_olo1:auto_generated.data_a[89]
data_a[90] => altsyncram_olo1:auto_generated.data_a[90]
data_a[91] => altsyncram_olo1:auto_generated.data_a[91]
data_a[92] => altsyncram_olo1:auto_generated.data_a[92]
data_a[93] => altsyncram_olo1:auto_generated.data_a[93]
data_a[94] => altsyncram_olo1:auto_generated.data_a[94]
data_a[95] => altsyncram_olo1:auto_generated.data_a[95]
data_a[96] => altsyncram_olo1:auto_generated.data_a[96]
data_a[97] => altsyncram_olo1:auto_generated.data_a[97]
data_a[98] => altsyncram_olo1:auto_generated.data_a[98]
data_a[99] => altsyncram_olo1:auto_generated.data_a[99]
data_a[100] => altsyncram_olo1:auto_generated.data_a[100]
data_a[101] => altsyncram_olo1:auto_generated.data_a[101]
data_a[102] => altsyncram_olo1:auto_generated.data_a[102]
data_a[103] => altsyncram_olo1:auto_generated.data_a[103]
data_a[104] => altsyncram_olo1:auto_generated.data_a[104]
data_a[105] => altsyncram_olo1:auto_generated.data_a[105]
data_a[106] => altsyncram_olo1:auto_generated.data_a[106]
data_a[107] => altsyncram_olo1:auto_generated.data_a[107]
data_a[108] => altsyncram_olo1:auto_generated.data_a[108]
data_a[109] => altsyncram_olo1:auto_generated.data_a[109]
data_a[110] => altsyncram_olo1:auto_generated.data_a[110]
data_a[111] => altsyncram_olo1:auto_generated.data_a[111]
data_a[112] => altsyncram_olo1:auto_generated.data_a[112]
data_a[113] => altsyncram_olo1:auto_generated.data_a[113]
data_a[114] => altsyncram_olo1:auto_generated.data_a[114]
data_a[115] => altsyncram_olo1:auto_generated.data_a[115]
data_a[116] => altsyncram_olo1:auto_generated.data_a[116]
data_a[117] => altsyncram_olo1:auto_generated.data_a[117]
data_a[118] => altsyncram_olo1:auto_generated.data_a[118]
data_a[119] => altsyncram_olo1:auto_generated.data_a[119]
data_a[120] => altsyncram_olo1:auto_generated.data_a[120]
data_a[121] => altsyncram_olo1:auto_generated.data_a[121]
data_a[122] => altsyncram_olo1:auto_generated.data_a[122]
data_a[123] => altsyncram_olo1:auto_generated.data_a[123]
data_a[124] => altsyncram_olo1:auto_generated.data_a[124]
data_a[125] => altsyncram_olo1:auto_generated.data_a[125]
data_a[126] => altsyncram_olo1:auto_generated.data_a[126]
data_a[127] => altsyncram_olo1:auto_generated.data_a[127]
data_a[128] => altsyncram_olo1:auto_generated.data_a[128]
data_a[129] => altsyncram_olo1:auto_generated.data_a[129]
data_a[130] => altsyncram_olo1:auto_generated.data_a[130]
data_a[131] => altsyncram_olo1:auto_generated.data_a[131]
data_a[132] => altsyncram_olo1:auto_generated.data_a[132]
data_a[133] => altsyncram_olo1:auto_generated.data_a[133]
data_a[134] => altsyncram_olo1:auto_generated.data_a[134]
data_a[135] => altsyncram_olo1:auto_generated.data_a[135]
data_a[136] => altsyncram_olo1:auto_generated.data_a[136]
data_a[137] => altsyncram_olo1:auto_generated.data_a[137]
data_a[138] => altsyncram_olo1:auto_generated.data_a[138]
data_a[139] => altsyncram_olo1:auto_generated.data_a[139]
data_a[140] => altsyncram_olo1:auto_generated.data_a[140]
data_a[141] => altsyncram_olo1:auto_generated.data_a[141]
data_a[142] => altsyncram_olo1:auto_generated.data_a[142]
data_a[143] => altsyncram_olo1:auto_generated.data_a[143]
data_a[144] => altsyncram_olo1:auto_generated.data_a[144]
data_a[145] => altsyncram_olo1:auto_generated.data_a[145]
data_a[146] => altsyncram_olo1:auto_generated.data_a[146]
data_a[147] => altsyncram_olo1:auto_generated.data_a[147]
data_a[148] => altsyncram_olo1:auto_generated.data_a[148]
data_a[149] => altsyncram_olo1:auto_generated.data_a[149]
data_a[150] => altsyncram_olo1:auto_generated.data_a[150]
data_a[151] => altsyncram_olo1:auto_generated.data_a[151]
data_a[152] => altsyncram_olo1:auto_generated.data_a[152]
data_a[153] => altsyncram_olo1:auto_generated.data_a[153]
data_a[154] => altsyncram_olo1:auto_generated.data_a[154]
data_a[155] => altsyncram_olo1:auto_generated.data_a[155]
data_a[156] => altsyncram_olo1:auto_generated.data_a[156]
data_a[157] => altsyncram_olo1:auto_generated.data_a[157]
data_a[158] => altsyncram_olo1:auto_generated.data_a[158]
data_a[159] => altsyncram_olo1:auto_generated.data_a[159]
data_a[160] => altsyncram_olo1:auto_generated.data_a[160]
data_a[161] => altsyncram_olo1:auto_generated.data_a[161]
data_a[162] => altsyncram_olo1:auto_generated.data_a[162]
data_a[163] => altsyncram_olo1:auto_generated.data_a[163]
data_a[164] => altsyncram_olo1:auto_generated.data_a[164]
data_a[165] => altsyncram_olo1:auto_generated.data_a[165]
data_a[166] => altsyncram_olo1:auto_generated.data_a[166]
data_a[167] => altsyncram_olo1:auto_generated.data_a[167]
data_a[168] => altsyncram_olo1:auto_generated.data_a[168]
data_a[169] => altsyncram_olo1:auto_generated.data_a[169]
data_a[170] => altsyncram_olo1:auto_generated.data_a[170]
data_a[171] => altsyncram_olo1:auto_generated.data_a[171]
data_a[172] => altsyncram_olo1:auto_generated.data_a[172]
data_a[173] => altsyncram_olo1:auto_generated.data_a[173]
data_a[174] => altsyncram_olo1:auto_generated.data_a[174]
data_a[175] => altsyncram_olo1:auto_generated.data_a[175]
data_a[176] => altsyncram_olo1:auto_generated.data_a[176]
data_a[177] => altsyncram_olo1:auto_generated.data_a[177]
data_a[178] => altsyncram_olo1:auto_generated.data_a[178]
data_a[179] => altsyncram_olo1:auto_generated.data_a[179]
data_a[180] => altsyncram_olo1:auto_generated.data_a[180]
data_a[181] => altsyncram_olo1:auto_generated.data_a[181]
data_a[182] => altsyncram_olo1:auto_generated.data_a[182]
data_a[183] => altsyncram_olo1:auto_generated.data_a[183]
data_a[184] => altsyncram_olo1:auto_generated.data_a[184]
data_a[185] => altsyncram_olo1:auto_generated.data_a[185]
data_a[186] => altsyncram_olo1:auto_generated.data_a[186]
data_a[187] => altsyncram_olo1:auto_generated.data_a[187]
data_a[188] => altsyncram_olo1:auto_generated.data_a[188]
data_a[189] => altsyncram_olo1:auto_generated.data_a[189]
data_a[190] => altsyncram_olo1:auto_generated.data_a[190]
data_a[191] => altsyncram_olo1:auto_generated.data_a[191]
data_a[192] => altsyncram_olo1:auto_generated.data_a[192]
data_a[193] => altsyncram_olo1:auto_generated.data_a[193]
data_a[194] => altsyncram_olo1:auto_generated.data_a[194]
data_a[195] => altsyncram_olo1:auto_generated.data_a[195]
data_a[196] => altsyncram_olo1:auto_generated.data_a[196]
data_a[197] => altsyncram_olo1:auto_generated.data_a[197]
data_a[198] => altsyncram_olo1:auto_generated.data_a[198]
data_a[199] => altsyncram_olo1:auto_generated.data_a[199]
data_a[200] => altsyncram_olo1:auto_generated.data_a[200]
data_a[201] => altsyncram_olo1:auto_generated.data_a[201]
data_a[202] => altsyncram_olo1:auto_generated.data_a[202]
data_a[203] => altsyncram_olo1:auto_generated.data_a[203]
data_a[204] => altsyncram_olo1:auto_generated.data_a[204]
data_a[205] => altsyncram_olo1:auto_generated.data_a[205]
data_a[206] => altsyncram_olo1:auto_generated.data_a[206]
data_a[207] => altsyncram_olo1:auto_generated.data_a[207]
data_a[208] => altsyncram_olo1:auto_generated.data_a[208]
data_a[209] => altsyncram_olo1:auto_generated.data_a[209]
data_a[210] => altsyncram_olo1:auto_generated.data_a[210]
data_a[211] => altsyncram_olo1:auto_generated.data_a[211]
data_a[212] => altsyncram_olo1:auto_generated.data_a[212]
data_a[213] => altsyncram_olo1:auto_generated.data_a[213]
data_a[214] => altsyncram_olo1:auto_generated.data_a[214]
data_a[215] => altsyncram_olo1:auto_generated.data_a[215]
data_a[216] => altsyncram_olo1:auto_generated.data_a[216]
data_a[217] => altsyncram_olo1:auto_generated.data_a[217]
data_a[218] => altsyncram_olo1:auto_generated.data_a[218]
data_a[219] => altsyncram_olo1:auto_generated.data_a[219]
data_a[220] => altsyncram_olo1:auto_generated.data_a[220]
data_a[221] => altsyncram_olo1:auto_generated.data_a[221]
data_a[222] => altsyncram_olo1:auto_generated.data_a[222]
data_a[223] => altsyncram_olo1:auto_generated.data_a[223]
data_a[224] => altsyncram_olo1:auto_generated.data_a[224]
data_a[225] => altsyncram_olo1:auto_generated.data_a[225]
data_a[226] => altsyncram_olo1:auto_generated.data_a[226]
data_a[227] => altsyncram_olo1:auto_generated.data_a[227]
data_a[228] => altsyncram_olo1:auto_generated.data_a[228]
data_a[229] => altsyncram_olo1:auto_generated.data_a[229]
data_a[230] => altsyncram_olo1:auto_generated.data_a[230]
data_a[231] => altsyncram_olo1:auto_generated.data_a[231]
data_a[232] => altsyncram_olo1:auto_generated.data_a[232]
data_a[233] => altsyncram_olo1:auto_generated.data_a[233]
data_a[234] => altsyncram_olo1:auto_generated.data_a[234]
data_a[235] => altsyncram_olo1:auto_generated.data_a[235]
data_a[236] => altsyncram_olo1:auto_generated.data_a[236]
data_a[237] => altsyncram_olo1:auto_generated.data_a[237]
data_a[238] => altsyncram_olo1:auto_generated.data_a[238]
data_a[239] => altsyncram_olo1:auto_generated.data_a[239]
data_a[240] => altsyncram_olo1:auto_generated.data_a[240]
data_a[241] => altsyncram_olo1:auto_generated.data_a[241]
data_a[242] => altsyncram_olo1:auto_generated.data_a[242]
data_a[243] => altsyncram_olo1:auto_generated.data_a[243]
data_a[244] => altsyncram_olo1:auto_generated.data_a[244]
data_a[245] => altsyncram_olo1:auto_generated.data_a[245]
data_a[246] => altsyncram_olo1:auto_generated.data_a[246]
data_a[247] => altsyncram_olo1:auto_generated.data_a[247]
data_a[248] => altsyncram_olo1:auto_generated.data_a[248]
data_a[249] => altsyncram_olo1:auto_generated.data_a[249]
data_a[250] => altsyncram_olo1:auto_generated.data_a[250]
data_a[251] => altsyncram_olo1:auto_generated.data_a[251]
data_a[252] => altsyncram_olo1:auto_generated.data_a[252]
data_a[253] => altsyncram_olo1:auto_generated.data_a[253]
data_a[254] => altsyncram_olo1:auto_generated.data_a[254]
data_a[255] => altsyncram_olo1:auto_generated.data_a[255]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
data_b[72] => ~NO_FANOUT~
data_b[73] => ~NO_FANOUT~
data_b[74] => ~NO_FANOUT~
data_b[75] => ~NO_FANOUT~
data_b[76] => ~NO_FANOUT~
data_b[77] => ~NO_FANOUT~
data_b[78] => ~NO_FANOUT~
data_b[79] => ~NO_FANOUT~
data_b[80] => ~NO_FANOUT~
data_b[81] => ~NO_FANOUT~
data_b[82] => ~NO_FANOUT~
data_b[83] => ~NO_FANOUT~
data_b[84] => ~NO_FANOUT~
data_b[85] => ~NO_FANOUT~
data_b[86] => ~NO_FANOUT~
data_b[87] => ~NO_FANOUT~
data_b[88] => ~NO_FANOUT~
data_b[89] => ~NO_FANOUT~
data_b[90] => ~NO_FANOUT~
data_b[91] => ~NO_FANOUT~
data_b[92] => ~NO_FANOUT~
data_b[93] => ~NO_FANOUT~
data_b[94] => ~NO_FANOUT~
data_b[95] => ~NO_FANOUT~
data_b[96] => ~NO_FANOUT~
data_b[97] => ~NO_FANOUT~
data_b[98] => ~NO_FANOUT~
data_b[99] => ~NO_FANOUT~
data_b[100] => ~NO_FANOUT~
data_b[101] => ~NO_FANOUT~
data_b[102] => ~NO_FANOUT~
data_b[103] => ~NO_FANOUT~
data_b[104] => ~NO_FANOUT~
data_b[105] => ~NO_FANOUT~
data_b[106] => ~NO_FANOUT~
data_b[107] => ~NO_FANOUT~
data_b[108] => ~NO_FANOUT~
data_b[109] => ~NO_FANOUT~
data_b[110] => ~NO_FANOUT~
data_b[111] => ~NO_FANOUT~
data_b[112] => ~NO_FANOUT~
data_b[113] => ~NO_FANOUT~
data_b[114] => ~NO_FANOUT~
data_b[115] => ~NO_FANOUT~
data_b[116] => ~NO_FANOUT~
data_b[117] => ~NO_FANOUT~
data_b[118] => ~NO_FANOUT~
data_b[119] => ~NO_FANOUT~
data_b[120] => ~NO_FANOUT~
data_b[121] => ~NO_FANOUT~
data_b[122] => ~NO_FANOUT~
data_b[123] => ~NO_FANOUT~
data_b[124] => ~NO_FANOUT~
data_b[125] => ~NO_FANOUT~
data_b[126] => ~NO_FANOUT~
data_b[127] => ~NO_FANOUT~
data_b[128] => ~NO_FANOUT~
data_b[129] => ~NO_FANOUT~
data_b[130] => ~NO_FANOUT~
data_b[131] => ~NO_FANOUT~
data_b[132] => ~NO_FANOUT~
data_b[133] => ~NO_FANOUT~
data_b[134] => ~NO_FANOUT~
data_b[135] => ~NO_FANOUT~
data_b[136] => ~NO_FANOUT~
data_b[137] => ~NO_FANOUT~
data_b[138] => ~NO_FANOUT~
data_b[139] => ~NO_FANOUT~
data_b[140] => ~NO_FANOUT~
data_b[141] => ~NO_FANOUT~
data_b[142] => ~NO_FANOUT~
data_b[143] => ~NO_FANOUT~
data_b[144] => ~NO_FANOUT~
data_b[145] => ~NO_FANOUT~
data_b[146] => ~NO_FANOUT~
data_b[147] => ~NO_FANOUT~
data_b[148] => ~NO_FANOUT~
data_b[149] => ~NO_FANOUT~
data_b[150] => ~NO_FANOUT~
data_b[151] => ~NO_FANOUT~
data_b[152] => ~NO_FANOUT~
data_b[153] => ~NO_FANOUT~
data_b[154] => ~NO_FANOUT~
data_b[155] => ~NO_FANOUT~
data_b[156] => ~NO_FANOUT~
data_b[157] => ~NO_FANOUT~
data_b[158] => ~NO_FANOUT~
data_b[159] => ~NO_FANOUT~
data_b[160] => ~NO_FANOUT~
data_b[161] => ~NO_FANOUT~
data_b[162] => ~NO_FANOUT~
data_b[163] => ~NO_FANOUT~
data_b[164] => ~NO_FANOUT~
data_b[165] => ~NO_FANOUT~
data_b[166] => ~NO_FANOUT~
data_b[167] => ~NO_FANOUT~
data_b[168] => ~NO_FANOUT~
data_b[169] => ~NO_FANOUT~
data_b[170] => ~NO_FANOUT~
data_b[171] => ~NO_FANOUT~
data_b[172] => ~NO_FANOUT~
data_b[173] => ~NO_FANOUT~
data_b[174] => ~NO_FANOUT~
data_b[175] => ~NO_FANOUT~
data_b[176] => ~NO_FANOUT~
data_b[177] => ~NO_FANOUT~
data_b[178] => ~NO_FANOUT~
data_b[179] => ~NO_FANOUT~
data_b[180] => ~NO_FANOUT~
data_b[181] => ~NO_FANOUT~
data_b[182] => ~NO_FANOUT~
data_b[183] => ~NO_FANOUT~
data_b[184] => ~NO_FANOUT~
data_b[185] => ~NO_FANOUT~
data_b[186] => ~NO_FANOUT~
data_b[187] => ~NO_FANOUT~
data_b[188] => ~NO_FANOUT~
data_b[189] => ~NO_FANOUT~
data_b[190] => ~NO_FANOUT~
data_b[191] => ~NO_FANOUT~
data_b[192] => ~NO_FANOUT~
data_b[193] => ~NO_FANOUT~
data_b[194] => ~NO_FANOUT~
data_b[195] => ~NO_FANOUT~
data_b[196] => ~NO_FANOUT~
data_b[197] => ~NO_FANOUT~
data_b[198] => ~NO_FANOUT~
data_b[199] => ~NO_FANOUT~
data_b[200] => ~NO_FANOUT~
data_b[201] => ~NO_FANOUT~
data_b[202] => ~NO_FANOUT~
data_b[203] => ~NO_FANOUT~
data_b[204] => ~NO_FANOUT~
data_b[205] => ~NO_FANOUT~
data_b[206] => ~NO_FANOUT~
data_b[207] => ~NO_FANOUT~
data_b[208] => ~NO_FANOUT~
data_b[209] => ~NO_FANOUT~
data_b[210] => ~NO_FANOUT~
data_b[211] => ~NO_FANOUT~
data_b[212] => ~NO_FANOUT~
data_b[213] => ~NO_FANOUT~
data_b[214] => ~NO_FANOUT~
data_b[215] => ~NO_FANOUT~
data_b[216] => ~NO_FANOUT~
data_b[217] => ~NO_FANOUT~
data_b[218] => ~NO_FANOUT~
data_b[219] => ~NO_FANOUT~
data_b[220] => ~NO_FANOUT~
data_b[221] => ~NO_FANOUT~
data_b[222] => ~NO_FANOUT~
data_b[223] => ~NO_FANOUT~
data_b[224] => ~NO_FANOUT~
data_b[225] => ~NO_FANOUT~
data_b[226] => ~NO_FANOUT~
data_b[227] => ~NO_FANOUT~
data_b[228] => ~NO_FANOUT~
data_b[229] => ~NO_FANOUT~
data_b[230] => ~NO_FANOUT~
data_b[231] => ~NO_FANOUT~
data_b[232] => ~NO_FANOUT~
data_b[233] => ~NO_FANOUT~
data_b[234] => ~NO_FANOUT~
data_b[235] => ~NO_FANOUT~
data_b[236] => ~NO_FANOUT~
data_b[237] => ~NO_FANOUT~
data_b[238] => ~NO_FANOUT~
data_b[239] => ~NO_FANOUT~
data_b[240] => ~NO_FANOUT~
data_b[241] => ~NO_FANOUT~
data_b[242] => ~NO_FANOUT~
data_b[243] => ~NO_FANOUT~
data_b[244] => ~NO_FANOUT~
data_b[245] => ~NO_FANOUT~
data_b[246] => ~NO_FANOUT~
data_b[247] => ~NO_FANOUT~
data_b[248] => ~NO_FANOUT~
data_b[249] => ~NO_FANOUT~
data_b[250] => ~NO_FANOUT~
data_b[251] => ~NO_FANOUT~
data_b[252] => ~NO_FANOUT~
data_b[253] => ~NO_FANOUT~
data_b[254] => ~NO_FANOUT~
data_b[255] => ~NO_FANOUT~
address_a[0] => altsyncram_olo1:auto_generated.address_a[0]
address_a[1] => altsyncram_olo1:auto_generated.address_a[1]
address_a[2] => altsyncram_olo1:auto_generated.address_a[2]
address_a[3] => altsyncram_olo1:auto_generated.address_a[3]
address_a[4] => altsyncram_olo1:auto_generated.address_a[4]
address_a[5] => altsyncram_olo1:auto_generated.address_a[5]
address_a[6] => altsyncram_olo1:auto_generated.address_a[6]
address_a[7] => altsyncram_olo1:auto_generated.address_a[7]
address_a[8] => altsyncram_olo1:auto_generated.address_a[8]
address_a[9] => altsyncram_olo1:auto_generated.address_a[9]
address_b[0] => altsyncram_olo1:auto_generated.address_b[0]
address_b[1] => altsyncram_olo1:auto_generated.address_b[1]
address_b[2] => altsyncram_olo1:auto_generated.address_b[2]
address_b[3] => altsyncram_olo1:auto_generated.address_b[3]
address_b[4] => altsyncram_olo1:auto_generated.address_b[4]
address_b[5] => altsyncram_olo1:auto_generated.address_b[5]
address_b[6] => altsyncram_olo1:auto_generated.address_b[6]
address_b[7] => altsyncram_olo1:auto_generated.address_b[7]
address_b[8] => altsyncram_olo1:auto_generated.address_b[8]
address_b[9] => altsyncram_olo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_olo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_a[65] <= <GND>
q_a[66] <= <GND>
q_a[67] <= <GND>
q_a[68] <= <GND>
q_a[69] <= <GND>
q_a[70] <= <GND>
q_a[71] <= <GND>
q_a[72] <= <GND>
q_a[73] <= <GND>
q_a[74] <= <GND>
q_a[75] <= <GND>
q_a[76] <= <GND>
q_a[77] <= <GND>
q_a[78] <= <GND>
q_a[79] <= <GND>
q_a[80] <= <GND>
q_a[81] <= <GND>
q_a[82] <= <GND>
q_a[83] <= <GND>
q_a[84] <= <GND>
q_a[85] <= <GND>
q_a[86] <= <GND>
q_a[87] <= <GND>
q_a[88] <= <GND>
q_a[89] <= <GND>
q_a[90] <= <GND>
q_a[91] <= <GND>
q_a[92] <= <GND>
q_a[93] <= <GND>
q_a[94] <= <GND>
q_a[95] <= <GND>
q_a[96] <= <GND>
q_a[97] <= <GND>
q_a[98] <= <GND>
q_a[99] <= <GND>
q_a[100] <= <GND>
q_a[101] <= <GND>
q_a[102] <= <GND>
q_a[103] <= <GND>
q_a[104] <= <GND>
q_a[105] <= <GND>
q_a[106] <= <GND>
q_a[107] <= <GND>
q_a[108] <= <GND>
q_a[109] <= <GND>
q_a[110] <= <GND>
q_a[111] <= <GND>
q_a[112] <= <GND>
q_a[113] <= <GND>
q_a[114] <= <GND>
q_a[115] <= <GND>
q_a[116] <= <GND>
q_a[117] <= <GND>
q_a[118] <= <GND>
q_a[119] <= <GND>
q_a[120] <= <GND>
q_a[121] <= <GND>
q_a[122] <= <GND>
q_a[123] <= <GND>
q_a[124] <= <GND>
q_a[125] <= <GND>
q_a[126] <= <GND>
q_a[127] <= <GND>
q_a[128] <= <GND>
q_a[129] <= <GND>
q_a[130] <= <GND>
q_a[131] <= <GND>
q_a[132] <= <GND>
q_a[133] <= <GND>
q_a[134] <= <GND>
q_a[135] <= <GND>
q_a[136] <= <GND>
q_a[137] <= <GND>
q_a[138] <= <GND>
q_a[139] <= <GND>
q_a[140] <= <GND>
q_a[141] <= <GND>
q_a[142] <= <GND>
q_a[143] <= <GND>
q_a[144] <= <GND>
q_a[145] <= <GND>
q_a[146] <= <GND>
q_a[147] <= <GND>
q_a[148] <= <GND>
q_a[149] <= <GND>
q_a[150] <= <GND>
q_a[151] <= <GND>
q_a[152] <= <GND>
q_a[153] <= <GND>
q_a[154] <= <GND>
q_a[155] <= <GND>
q_a[156] <= <GND>
q_a[157] <= <GND>
q_a[158] <= <GND>
q_a[159] <= <GND>
q_a[160] <= <GND>
q_a[161] <= <GND>
q_a[162] <= <GND>
q_a[163] <= <GND>
q_a[164] <= <GND>
q_a[165] <= <GND>
q_a[166] <= <GND>
q_a[167] <= <GND>
q_a[168] <= <GND>
q_a[169] <= <GND>
q_a[170] <= <GND>
q_a[171] <= <GND>
q_a[172] <= <GND>
q_a[173] <= <GND>
q_a[174] <= <GND>
q_a[175] <= <GND>
q_a[176] <= <GND>
q_a[177] <= <GND>
q_a[178] <= <GND>
q_a[179] <= <GND>
q_a[180] <= <GND>
q_a[181] <= <GND>
q_a[182] <= <GND>
q_a[183] <= <GND>
q_a[184] <= <GND>
q_a[185] <= <GND>
q_a[186] <= <GND>
q_a[187] <= <GND>
q_a[188] <= <GND>
q_a[189] <= <GND>
q_a[190] <= <GND>
q_a[191] <= <GND>
q_a[192] <= <GND>
q_a[193] <= <GND>
q_a[194] <= <GND>
q_a[195] <= <GND>
q_a[196] <= <GND>
q_a[197] <= <GND>
q_a[198] <= <GND>
q_a[199] <= <GND>
q_a[200] <= <GND>
q_a[201] <= <GND>
q_a[202] <= <GND>
q_a[203] <= <GND>
q_a[204] <= <GND>
q_a[205] <= <GND>
q_a[206] <= <GND>
q_a[207] <= <GND>
q_a[208] <= <GND>
q_a[209] <= <GND>
q_a[210] <= <GND>
q_a[211] <= <GND>
q_a[212] <= <GND>
q_a[213] <= <GND>
q_a[214] <= <GND>
q_a[215] <= <GND>
q_a[216] <= <GND>
q_a[217] <= <GND>
q_a[218] <= <GND>
q_a[219] <= <GND>
q_a[220] <= <GND>
q_a[221] <= <GND>
q_a[222] <= <GND>
q_a[223] <= <GND>
q_a[224] <= <GND>
q_a[225] <= <GND>
q_a[226] <= <GND>
q_a[227] <= <GND>
q_a[228] <= <GND>
q_a[229] <= <GND>
q_a[230] <= <GND>
q_a[231] <= <GND>
q_a[232] <= <GND>
q_a[233] <= <GND>
q_a[234] <= <GND>
q_a[235] <= <GND>
q_a[236] <= <GND>
q_a[237] <= <GND>
q_a[238] <= <GND>
q_a[239] <= <GND>
q_a[240] <= <GND>
q_a[241] <= <GND>
q_a[242] <= <GND>
q_a[243] <= <GND>
q_a[244] <= <GND>
q_a[245] <= <GND>
q_a[246] <= <GND>
q_a[247] <= <GND>
q_a[248] <= <GND>
q_a[249] <= <GND>
q_a[250] <= <GND>
q_a[251] <= <GND>
q_a[252] <= <GND>
q_a[253] <= <GND>
q_a[254] <= <GND>
q_a[255] <= <GND>
q_b[0] <= altsyncram_olo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_olo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_olo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_olo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_olo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_olo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_olo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_olo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_olo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_olo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_olo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_olo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_olo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_olo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_olo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_olo1:auto_generated.q_b[15]
q_b[16] <= altsyncram_olo1:auto_generated.q_b[16]
q_b[17] <= altsyncram_olo1:auto_generated.q_b[17]
q_b[18] <= altsyncram_olo1:auto_generated.q_b[18]
q_b[19] <= altsyncram_olo1:auto_generated.q_b[19]
q_b[20] <= altsyncram_olo1:auto_generated.q_b[20]
q_b[21] <= altsyncram_olo1:auto_generated.q_b[21]
q_b[22] <= altsyncram_olo1:auto_generated.q_b[22]
q_b[23] <= altsyncram_olo1:auto_generated.q_b[23]
q_b[24] <= altsyncram_olo1:auto_generated.q_b[24]
q_b[25] <= altsyncram_olo1:auto_generated.q_b[25]
q_b[26] <= altsyncram_olo1:auto_generated.q_b[26]
q_b[27] <= altsyncram_olo1:auto_generated.q_b[27]
q_b[28] <= altsyncram_olo1:auto_generated.q_b[28]
q_b[29] <= altsyncram_olo1:auto_generated.q_b[29]
q_b[30] <= altsyncram_olo1:auto_generated.q_b[30]
q_b[31] <= altsyncram_olo1:auto_generated.q_b[31]
q_b[32] <= altsyncram_olo1:auto_generated.q_b[32]
q_b[33] <= altsyncram_olo1:auto_generated.q_b[33]
q_b[34] <= altsyncram_olo1:auto_generated.q_b[34]
q_b[35] <= altsyncram_olo1:auto_generated.q_b[35]
q_b[36] <= altsyncram_olo1:auto_generated.q_b[36]
q_b[37] <= altsyncram_olo1:auto_generated.q_b[37]
q_b[38] <= altsyncram_olo1:auto_generated.q_b[38]
q_b[39] <= altsyncram_olo1:auto_generated.q_b[39]
q_b[40] <= altsyncram_olo1:auto_generated.q_b[40]
q_b[41] <= altsyncram_olo1:auto_generated.q_b[41]
q_b[42] <= altsyncram_olo1:auto_generated.q_b[42]
q_b[43] <= altsyncram_olo1:auto_generated.q_b[43]
q_b[44] <= altsyncram_olo1:auto_generated.q_b[44]
q_b[45] <= altsyncram_olo1:auto_generated.q_b[45]
q_b[46] <= altsyncram_olo1:auto_generated.q_b[46]
q_b[47] <= altsyncram_olo1:auto_generated.q_b[47]
q_b[48] <= altsyncram_olo1:auto_generated.q_b[48]
q_b[49] <= altsyncram_olo1:auto_generated.q_b[49]
q_b[50] <= altsyncram_olo1:auto_generated.q_b[50]
q_b[51] <= altsyncram_olo1:auto_generated.q_b[51]
q_b[52] <= altsyncram_olo1:auto_generated.q_b[52]
q_b[53] <= altsyncram_olo1:auto_generated.q_b[53]
q_b[54] <= altsyncram_olo1:auto_generated.q_b[54]
q_b[55] <= altsyncram_olo1:auto_generated.q_b[55]
q_b[56] <= altsyncram_olo1:auto_generated.q_b[56]
q_b[57] <= altsyncram_olo1:auto_generated.q_b[57]
q_b[58] <= altsyncram_olo1:auto_generated.q_b[58]
q_b[59] <= altsyncram_olo1:auto_generated.q_b[59]
q_b[60] <= altsyncram_olo1:auto_generated.q_b[60]
q_b[61] <= altsyncram_olo1:auto_generated.q_b[61]
q_b[62] <= altsyncram_olo1:auto_generated.q_b[62]
q_b[63] <= altsyncram_olo1:auto_generated.q_b[63]
q_b[64] <= altsyncram_olo1:auto_generated.q_b[64]
q_b[65] <= altsyncram_olo1:auto_generated.q_b[65]
q_b[66] <= altsyncram_olo1:auto_generated.q_b[66]
q_b[67] <= altsyncram_olo1:auto_generated.q_b[67]
q_b[68] <= altsyncram_olo1:auto_generated.q_b[68]
q_b[69] <= altsyncram_olo1:auto_generated.q_b[69]
q_b[70] <= altsyncram_olo1:auto_generated.q_b[70]
q_b[71] <= altsyncram_olo1:auto_generated.q_b[71]
q_b[72] <= altsyncram_olo1:auto_generated.q_b[72]
q_b[73] <= altsyncram_olo1:auto_generated.q_b[73]
q_b[74] <= altsyncram_olo1:auto_generated.q_b[74]
q_b[75] <= altsyncram_olo1:auto_generated.q_b[75]
q_b[76] <= altsyncram_olo1:auto_generated.q_b[76]
q_b[77] <= altsyncram_olo1:auto_generated.q_b[77]
q_b[78] <= altsyncram_olo1:auto_generated.q_b[78]
q_b[79] <= altsyncram_olo1:auto_generated.q_b[79]
q_b[80] <= altsyncram_olo1:auto_generated.q_b[80]
q_b[81] <= altsyncram_olo1:auto_generated.q_b[81]
q_b[82] <= altsyncram_olo1:auto_generated.q_b[82]
q_b[83] <= altsyncram_olo1:auto_generated.q_b[83]
q_b[84] <= altsyncram_olo1:auto_generated.q_b[84]
q_b[85] <= altsyncram_olo1:auto_generated.q_b[85]
q_b[86] <= altsyncram_olo1:auto_generated.q_b[86]
q_b[87] <= altsyncram_olo1:auto_generated.q_b[87]
q_b[88] <= altsyncram_olo1:auto_generated.q_b[88]
q_b[89] <= altsyncram_olo1:auto_generated.q_b[89]
q_b[90] <= altsyncram_olo1:auto_generated.q_b[90]
q_b[91] <= altsyncram_olo1:auto_generated.q_b[91]
q_b[92] <= altsyncram_olo1:auto_generated.q_b[92]
q_b[93] <= altsyncram_olo1:auto_generated.q_b[93]
q_b[94] <= altsyncram_olo1:auto_generated.q_b[94]
q_b[95] <= altsyncram_olo1:auto_generated.q_b[95]
q_b[96] <= altsyncram_olo1:auto_generated.q_b[96]
q_b[97] <= altsyncram_olo1:auto_generated.q_b[97]
q_b[98] <= altsyncram_olo1:auto_generated.q_b[98]
q_b[99] <= altsyncram_olo1:auto_generated.q_b[99]
q_b[100] <= altsyncram_olo1:auto_generated.q_b[100]
q_b[101] <= altsyncram_olo1:auto_generated.q_b[101]
q_b[102] <= altsyncram_olo1:auto_generated.q_b[102]
q_b[103] <= altsyncram_olo1:auto_generated.q_b[103]
q_b[104] <= altsyncram_olo1:auto_generated.q_b[104]
q_b[105] <= altsyncram_olo1:auto_generated.q_b[105]
q_b[106] <= altsyncram_olo1:auto_generated.q_b[106]
q_b[107] <= altsyncram_olo1:auto_generated.q_b[107]
q_b[108] <= altsyncram_olo1:auto_generated.q_b[108]
q_b[109] <= altsyncram_olo1:auto_generated.q_b[109]
q_b[110] <= altsyncram_olo1:auto_generated.q_b[110]
q_b[111] <= altsyncram_olo1:auto_generated.q_b[111]
q_b[112] <= altsyncram_olo1:auto_generated.q_b[112]
q_b[113] <= altsyncram_olo1:auto_generated.q_b[113]
q_b[114] <= altsyncram_olo1:auto_generated.q_b[114]
q_b[115] <= altsyncram_olo1:auto_generated.q_b[115]
q_b[116] <= altsyncram_olo1:auto_generated.q_b[116]
q_b[117] <= altsyncram_olo1:auto_generated.q_b[117]
q_b[118] <= altsyncram_olo1:auto_generated.q_b[118]
q_b[119] <= altsyncram_olo1:auto_generated.q_b[119]
q_b[120] <= altsyncram_olo1:auto_generated.q_b[120]
q_b[121] <= altsyncram_olo1:auto_generated.q_b[121]
q_b[122] <= altsyncram_olo1:auto_generated.q_b[122]
q_b[123] <= altsyncram_olo1:auto_generated.q_b[123]
q_b[124] <= altsyncram_olo1:auto_generated.q_b[124]
q_b[125] <= altsyncram_olo1:auto_generated.q_b[125]
q_b[126] <= altsyncram_olo1:auto_generated.q_b[126]
q_b[127] <= altsyncram_olo1:auto_generated.q_b[127]
q_b[128] <= altsyncram_olo1:auto_generated.q_b[128]
q_b[129] <= altsyncram_olo1:auto_generated.q_b[129]
q_b[130] <= altsyncram_olo1:auto_generated.q_b[130]
q_b[131] <= altsyncram_olo1:auto_generated.q_b[131]
q_b[132] <= altsyncram_olo1:auto_generated.q_b[132]
q_b[133] <= altsyncram_olo1:auto_generated.q_b[133]
q_b[134] <= altsyncram_olo1:auto_generated.q_b[134]
q_b[135] <= altsyncram_olo1:auto_generated.q_b[135]
q_b[136] <= altsyncram_olo1:auto_generated.q_b[136]
q_b[137] <= altsyncram_olo1:auto_generated.q_b[137]
q_b[138] <= altsyncram_olo1:auto_generated.q_b[138]
q_b[139] <= altsyncram_olo1:auto_generated.q_b[139]
q_b[140] <= altsyncram_olo1:auto_generated.q_b[140]
q_b[141] <= altsyncram_olo1:auto_generated.q_b[141]
q_b[142] <= altsyncram_olo1:auto_generated.q_b[142]
q_b[143] <= altsyncram_olo1:auto_generated.q_b[143]
q_b[144] <= altsyncram_olo1:auto_generated.q_b[144]
q_b[145] <= altsyncram_olo1:auto_generated.q_b[145]
q_b[146] <= altsyncram_olo1:auto_generated.q_b[146]
q_b[147] <= altsyncram_olo1:auto_generated.q_b[147]
q_b[148] <= altsyncram_olo1:auto_generated.q_b[148]
q_b[149] <= altsyncram_olo1:auto_generated.q_b[149]
q_b[150] <= altsyncram_olo1:auto_generated.q_b[150]
q_b[151] <= altsyncram_olo1:auto_generated.q_b[151]
q_b[152] <= altsyncram_olo1:auto_generated.q_b[152]
q_b[153] <= altsyncram_olo1:auto_generated.q_b[153]
q_b[154] <= altsyncram_olo1:auto_generated.q_b[154]
q_b[155] <= altsyncram_olo1:auto_generated.q_b[155]
q_b[156] <= altsyncram_olo1:auto_generated.q_b[156]
q_b[157] <= altsyncram_olo1:auto_generated.q_b[157]
q_b[158] <= altsyncram_olo1:auto_generated.q_b[158]
q_b[159] <= altsyncram_olo1:auto_generated.q_b[159]
q_b[160] <= altsyncram_olo1:auto_generated.q_b[160]
q_b[161] <= altsyncram_olo1:auto_generated.q_b[161]
q_b[162] <= altsyncram_olo1:auto_generated.q_b[162]
q_b[163] <= altsyncram_olo1:auto_generated.q_b[163]
q_b[164] <= altsyncram_olo1:auto_generated.q_b[164]
q_b[165] <= altsyncram_olo1:auto_generated.q_b[165]
q_b[166] <= altsyncram_olo1:auto_generated.q_b[166]
q_b[167] <= altsyncram_olo1:auto_generated.q_b[167]
q_b[168] <= altsyncram_olo1:auto_generated.q_b[168]
q_b[169] <= altsyncram_olo1:auto_generated.q_b[169]
q_b[170] <= altsyncram_olo1:auto_generated.q_b[170]
q_b[171] <= altsyncram_olo1:auto_generated.q_b[171]
q_b[172] <= altsyncram_olo1:auto_generated.q_b[172]
q_b[173] <= altsyncram_olo1:auto_generated.q_b[173]
q_b[174] <= altsyncram_olo1:auto_generated.q_b[174]
q_b[175] <= altsyncram_olo1:auto_generated.q_b[175]
q_b[176] <= altsyncram_olo1:auto_generated.q_b[176]
q_b[177] <= altsyncram_olo1:auto_generated.q_b[177]
q_b[178] <= altsyncram_olo1:auto_generated.q_b[178]
q_b[179] <= altsyncram_olo1:auto_generated.q_b[179]
q_b[180] <= altsyncram_olo1:auto_generated.q_b[180]
q_b[181] <= altsyncram_olo1:auto_generated.q_b[181]
q_b[182] <= altsyncram_olo1:auto_generated.q_b[182]
q_b[183] <= altsyncram_olo1:auto_generated.q_b[183]
q_b[184] <= altsyncram_olo1:auto_generated.q_b[184]
q_b[185] <= altsyncram_olo1:auto_generated.q_b[185]
q_b[186] <= altsyncram_olo1:auto_generated.q_b[186]
q_b[187] <= altsyncram_olo1:auto_generated.q_b[187]
q_b[188] <= altsyncram_olo1:auto_generated.q_b[188]
q_b[189] <= altsyncram_olo1:auto_generated.q_b[189]
q_b[190] <= altsyncram_olo1:auto_generated.q_b[190]
q_b[191] <= altsyncram_olo1:auto_generated.q_b[191]
q_b[192] <= altsyncram_olo1:auto_generated.q_b[192]
q_b[193] <= altsyncram_olo1:auto_generated.q_b[193]
q_b[194] <= altsyncram_olo1:auto_generated.q_b[194]
q_b[195] <= altsyncram_olo1:auto_generated.q_b[195]
q_b[196] <= altsyncram_olo1:auto_generated.q_b[196]
q_b[197] <= altsyncram_olo1:auto_generated.q_b[197]
q_b[198] <= altsyncram_olo1:auto_generated.q_b[198]
q_b[199] <= altsyncram_olo1:auto_generated.q_b[199]
q_b[200] <= altsyncram_olo1:auto_generated.q_b[200]
q_b[201] <= altsyncram_olo1:auto_generated.q_b[201]
q_b[202] <= altsyncram_olo1:auto_generated.q_b[202]
q_b[203] <= altsyncram_olo1:auto_generated.q_b[203]
q_b[204] <= altsyncram_olo1:auto_generated.q_b[204]
q_b[205] <= altsyncram_olo1:auto_generated.q_b[205]
q_b[206] <= altsyncram_olo1:auto_generated.q_b[206]
q_b[207] <= altsyncram_olo1:auto_generated.q_b[207]
q_b[208] <= altsyncram_olo1:auto_generated.q_b[208]
q_b[209] <= altsyncram_olo1:auto_generated.q_b[209]
q_b[210] <= altsyncram_olo1:auto_generated.q_b[210]
q_b[211] <= altsyncram_olo1:auto_generated.q_b[211]
q_b[212] <= altsyncram_olo1:auto_generated.q_b[212]
q_b[213] <= altsyncram_olo1:auto_generated.q_b[213]
q_b[214] <= altsyncram_olo1:auto_generated.q_b[214]
q_b[215] <= altsyncram_olo1:auto_generated.q_b[215]
q_b[216] <= altsyncram_olo1:auto_generated.q_b[216]
q_b[217] <= altsyncram_olo1:auto_generated.q_b[217]
q_b[218] <= altsyncram_olo1:auto_generated.q_b[218]
q_b[219] <= altsyncram_olo1:auto_generated.q_b[219]
q_b[220] <= altsyncram_olo1:auto_generated.q_b[220]
q_b[221] <= altsyncram_olo1:auto_generated.q_b[221]
q_b[222] <= altsyncram_olo1:auto_generated.q_b[222]
q_b[223] <= altsyncram_olo1:auto_generated.q_b[223]
q_b[224] <= altsyncram_olo1:auto_generated.q_b[224]
q_b[225] <= altsyncram_olo1:auto_generated.q_b[225]
q_b[226] <= altsyncram_olo1:auto_generated.q_b[226]
q_b[227] <= altsyncram_olo1:auto_generated.q_b[227]
q_b[228] <= altsyncram_olo1:auto_generated.q_b[228]
q_b[229] <= altsyncram_olo1:auto_generated.q_b[229]
q_b[230] <= altsyncram_olo1:auto_generated.q_b[230]
q_b[231] <= altsyncram_olo1:auto_generated.q_b[231]
q_b[232] <= altsyncram_olo1:auto_generated.q_b[232]
q_b[233] <= altsyncram_olo1:auto_generated.q_b[233]
q_b[234] <= altsyncram_olo1:auto_generated.q_b[234]
q_b[235] <= altsyncram_olo1:auto_generated.q_b[235]
q_b[236] <= altsyncram_olo1:auto_generated.q_b[236]
q_b[237] <= altsyncram_olo1:auto_generated.q_b[237]
q_b[238] <= altsyncram_olo1:auto_generated.q_b[238]
q_b[239] <= altsyncram_olo1:auto_generated.q_b[239]
q_b[240] <= altsyncram_olo1:auto_generated.q_b[240]
q_b[241] <= altsyncram_olo1:auto_generated.q_b[241]
q_b[242] <= altsyncram_olo1:auto_generated.q_b[242]
q_b[243] <= altsyncram_olo1:auto_generated.q_b[243]
q_b[244] <= altsyncram_olo1:auto_generated.q_b[244]
q_b[245] <= altsyncram_olo1:auto_generated.q_b[245]
q_b[246] <= altsyncram_olo1:auto_generated.q_b[246]
q_b[247] <= altsyncram_olo1:auto_generated.q_b[247]
q_b[248] <= altsyncram_olo1:auto_generated.q_b[248]
q_b[249] <= altsyncram_olo1:auto_generated.q_b[249]
q_b[250] <= altsyncram_olo1:auto_generated.q_b[250]
q_b[251] <= altsyncram_olo1:auto_generated.q_b[251]
q_b[252] <= altsyncram_olo1:auto_generated.q_b[252]
q_b[253] <= altsyncram_olo1:auto_generated.q_b[253]
q_b[254] <= altsyncram_olo1:auto_generated.q_b[254]
q_b[255] <= altsyncram_olo1:auto_generated.q_b[255]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|mem256:V5|altsyncram:altsyncram_component|altsyncram_olo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[0] => ram_block1a128.PORTBADDR
address_b[0] => ram_block1a129.PORTBADDR
address_b[0] => ram_block1a130.PORTBADDR
address_b[0] => ram_block1a131.PORTBADDR
address_b[0] => ram_block1a132.PORTBADDR
address_b[0] => ram_block1a133.PORTBADDR
address_b[0] => ram_block1a134.PORTBADDR
address_b[0] => ram_block1a135.PORTBADDR
address_b[0] => ram_block1a136.PORTBADDR
address_b[0] => ram_block1a137.PORTBADDR
address_b[0] => ram_block1a138.PORTBADDR
address_b[0] => ram_block1a139.PORTBADDR
address_b[0] => ram_block1a140.PORTBADDR
address_b[0] => ram_block1a141.PORTBADDR
address_b[0] => ram_block1a142.PORTBADDR
address_b[0] => ram_block1a143.PORTBADDR
address_b[0] => ram_block1a144.PORTBADDR
address_b[0] => ram_block1a145.PORTBADDR
address_b[0] => ram_block1a146.PORTBADDR
address_b[0] => ram_block1a147.PORTBADDR
address_b[0] => ram_block1a148.PORTBADDR
address_b[0] => ram_block1a149.PORTBADDR
address_b[0] => ram_block1a150.PORTBADDR
address_b[0] => ram_block1a151.PORTBADDR
address_b[0] => ram_block1a152.PORTBADDR
address_b[0] => ram_block1a153.PORTBADDR
address_b[0] => ram_block1a154.PORTBADDR
address_b[0] => ram_block1a155.PORTBADDR
address_b[0] => ram_block1a156.PORTBADDR
address_b[0] => ram_block1a157.PORTBADDR
address_b[0] => ram_block1a158.PORTBADDR
address_b[0] => ram_block1a159.PORTBADDR
address_b[0] => ram_block1a160.PORTBADDR
address_b[0] => ram_block1a161.PORTBADDR
address_b[0] => ram_block1a162.PORTBADDR
address_b[0] => ram_block1a163.PORTBADDR
address_b[0] => ram_block1a164.PORTBADDR
address_b[0] => ram_block1a165.PORTBADDR
address_b[0] => ram_block1a166.PORTBADDR
address_b[0] => ram_block1a167.PORTBADDR
address_b[0] => ram_block1a168.PORTBADDR
address_b[0] => ram_block1a169.PORTBADDR
address_b[0] => ram_block1a170.PORTBADDR
address_b[0] => ram_block1a171.PORTBADDR
address_b[0] => ram_block1a172.PORTBADDR
address_b[0] => ram_block1a173.PORTBADDR
address_b[0] => ram_block1a174.PORTBADDR
address_b[0] => ram_block1a175.PORTBADDR
address_b[0] => ram_block1a176.PORTBADDR
address_b[0] => ram_block1a177.PORTBADDR
address_b[0] => ram_block1a178.PORTBADDR
address_b[0] => ram_block1a179.PORTBADDR
address_b[0] => ram_block1a180.PORTBADDR
address_b[0] => ram_block1a181.PORTBADDR
address_b[0] => ram_block1a182.PORTBADDR
address_b[0] => ram_block1a183.PORTBADDR
address_b[0] => ram_block1a184.PORTBADDR
address_b[0] => ram_block1a185.PORTBADDR
address_b[0] => ram_block1a186.PORTBADDR
address_b[0] => ram_block1a187.PORTBADDR
address_b[0] => ram_block1a188.PORTBADDR
address_b[0] => ram_block1a189.PORTBADDR
address_b[0] => ram_block1a190.PORTBADDR
address_b[0] => ram_block1a191.PORTBADDR
address_b[0] => ram_block1a192.PORTBADDR
address_b[0] => ram_block1a193.PORTBADDR
address_b[0] => ram_block1a194.PORTBADDR
address_b[0] => ram_block1a195.PORTBADDR
address_b[0] => ram_block1a196.PORTBADDR
address_b[0] => ram_block1a197.PORTBADDR
address_b[0] => ram_block1a198.PORTBADDR
address_b[0] => ram_block1a199.PORTBADDR
address_b[0] => ram_block1a200.PORTBADDR
address_b[0] => ram_block1a201.PORTBADDR
address_b[0] => ram_block1a202.PORTBADDR
address_b[0] => ram_block1a203.PORTBADDR
address_b[0] => ram_block1a204.PORTBADDR
address_b[0] => ram_block1a205.PORTBADDR
address_b[0] => ram_block1a206.PORTBADDR
address_b[0] => ram_block1a207.PORTBADDR
address_b[0] => ram_block1a208.PORTBADDR
address_b[0] => ram_block1a209.PORTBADDR
address_b[0] => ram_block1a210.PORTBADDR
address_b[0] => ram_block1a211.PORTBADDR
address_b[0] => ram_block1a212.PORTBADDR
address_b[0] => ram_block1a213.PORTBADDR
address_b[0] => ram_block1a214.PORTBADDR
address_b[0] => ram_block1a215.PORTBADDR
address_b[0] => ram_block1a216.PORTBADDR
address_b[0] => ram_block1a217.PORTBADDR
address_b[0] => ram_block1a218.PORTBADDR
address_b[0] => ram_block1a219.PORTBADDR
address_b[0] => ram_block1a220.PORTBADDR
address_b[0] => ram_block1a221.PORTBADDR
address_b[0] => ram_block1a222.PORTBADDR
address_b[0] => ram_block1a223.PORTBADDR
address_b[0] => ram_block1a224.PORTBADDR
address_b[0] => ram_block1a225.PORTBADDR
address_b[0] => ram_block1a226.PORTBADDR
address_b[0] => ram_block1a227.PORTBADDR
address_b[0] => ram_block1a228.PORTBADDR
address_b[0] => ram_block1a229.PORTBADDR
address_b[0] => ram_block1a230.PORTBADDR
address_b[0] => ram_block1a231.PORTBADDR
address_b[0] => ram_block1a232.PORTBADDR
address_b[0] => ram_block1a233.PORTBADDR
address_b[0] => ram_block1a234.PORTBADDR
address_b[0] => ram_block1a235.PORTBADDR
address_b[0] => ram_block1a236.PORTBADDR
address_b[0] => ram_block1a237.PORTBADDR
address_b[0] => ram_block1a238.PORTBADDR
address_b[0] => ram_block1a239.PORTBADDR
address_b[0] => ram_block1a240.PORTBADDR
address_b[0] => ram_block1a241.PORTBADDR
address_b[0] => ram_block1a242.PORTBADDR
address_b[0] => ram_block1a243.PORTBADDR
address_b[0] => ram_block1a244.PORTBADDR
address_b[0] => ram_block1a245.PORTBADDR
address_b[0] => ram_block1a246.PORTBADDR
address_b[0] => ram_block1a247.PORTBADDR
address_b[0] => ram_block1a248.PORTBADDR
address_b[0] => ram_block1a249.PORTBADDR
address_b[0] => ram_block1a250.PORTBADDR
address_b[0] => ram_block1a251.PORTBADDR
address_b[0] => ram_block1a252.PORTBADDR
address_b[0] => ram_block1a253.PORTBADDR
address_b[0] => ram_block1a254.PORTBADDR
address_b[0] => ram_block1a255.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[1] => ram_block1a128.PORTBADDR1
address_b[1] => ram_block1a129.PORTBADDR1
address_b[1] => ram_block1a130.PORTBADDR1
address_b[1] => ram_block1a131.PORTBADDR1
address_b[1] => ram_block1a132.PORTBADDR1
address_b[1] => ram_block1a133.PORTBADDR1
address_b[1] => ram_block1a134.PORTBADDR1
address_b[1] => ram_block1a135.PORTBADDR1
address_b[1] => ram_block1a136.PORTBADDR1
address_b[1] => ram_block1a137.PORTBADDR1
address_b[1] => ram_block1a138.PORTBADDR1
address_b[1] => ram_block1a139.PORTBADDR1
address_b[1] => ram_block1a140.PORTBADDR1
address_b[1] => ram_block1a141.PORTBADDR1
address_b[1] => ram_block1a142.PORTBADDR1
address_b[1] => ram_block1a143.PORTBADDR1
address_b[1] => ram_block1a144.PORTBADDR1
address_b[1] => ram_block1a145.PORTBADDR1
address_b[1] => ram_block1a146.PORTBADDR1
address_b[1] => ram_block1a147.PORTBADDR1
address_b[1] => ram_block1a148.PORTBADDR1
address_b[1] => ram_block1a149.PORTBADDR1
address_b[1] => ram_block1a150.PORTBADDR1
address_b[1] => ram_block1a151.PORTBADDR1
address_b[1] => ram_block1a152.PORTBADDR1
address_b[1] => ram_block1a153.PORTBADDR1
address_b[1] => ram_block1a154.PORTBADDR1
address_b[1] => ram_block1a155.PORTBADDR1
address_b[1] => ram_block1a156.PORTBADDR1
address_b[1] => ram_block1a157.PORTBADDR1
address_b[1] => ram_block1a158.PORTBADDR1
address_b[1] => ram_block1a159.PORTBADDR1
address_b[1] => ram_block1a160.PORTBADDR1
address_b[1] => ram_block1a161.PORTBADDR1
address_b[1] => ram_block1a162.PORTBADDR1
address_b[1] => ram_block1a163.PORTBADDR1
address_b[1] => ram_block1a164.PORTBADDR1
address_b[1] => ram_block1a165.PORTBADDR1
address_b[1] => ram_block1a166.PORTBADDR1
address_b[1] => ram_block1a167.PORTBADDR1
address_b[1] => ram_block1a168.PORTBADDR1
address_b[1] => ram_block1a169.PORTBADDR1
address_b[1] => ram_block1a170.PORTBADDR1
address_b[1] => ram_block1a171.PORTBADDR1
address_b[1] => ram_block1a172.PORTBADDR1
address_b[1] => ram_block1a173.PORTBADDR1
address_b[1] => ram_block1a174.PORTBADDR1
address_b[1] => ram_block1a175.PORTBADDR1
address_b[1] => ram_block1a176.PORTBADDR1
address_b[1] => ram_block1a177.PORTBADDR1
address_b[1] => ram_block1a178.PORTBADDR1
address_b[1] => ram_block1a179.PORTBADDR1
address_b[1] => ram_block1a180.PORTBADDR1
address_b[1] => ram_block1a181.PORTBADDR1
address_b[1] => ram_block1a182.PORTBADDR1
address_b[1] => ram_block1a183.PORTBADDR1
address_b[1] => ram_block1a184.PORTBADDR1
address_b[1] => ram_block1a185.PORTBADDR1
address_b[1] => ram_block1a186.PORTBADDR1
address_b[1] => ram_block1a187.PORTBADDR1
address_b[1] => ram_block1a188.PORTBADDR1
address_b[1] => ram_block1a189.PORTBADDR1
address_b[1] => ram_block1a190.PORTBADDR1
address_b[1] => ram_block1a191.PORTBADDR1
address_b[1] => ram_block1a192.PORTBADDR1
address_b[1] => ram_block1a193.PORTBADDR1
address_b[1] => ram_block1a194.PORTBADDR1
address_b[1] => ram_block1a195.PORTBADDR1
address_b[1] => ram_block1a196.PORTBADDR1
address_b[1] => ram_block1a197.PORTBADDR1
address_b[1] => ram_block1a198.PORTBADDR1
address_b[1] => ram_block1a199.PORTBADDR1
address_b[1] => ram_block1a200.PORTBADDR1
address_b[1] => ram_block1a201.PORTBADDR1
address_b[1] => ram_block1a202.PORTBADDR1
address_b[1] => ram_block1a203.PORTBADDR1
address_b[1] => ram_block1a204.PORTBADDR1
address_b[1] => ram_block1a205.PORTBADDR1
address_b[1] => ram_block1a206.PORTBADDR1
address_b[1] => ram_block1a207.PORTBADDR1
address_b[1] => ram_block1a208.PORTBADDR1
address_b[1] => ram_block1a209.PORTBADDR1
address_b[1] => ram_block1a210.PORTBADDR1
address_b[1] => ram_block1a211.PORTBADDR1
address_b[1] => ram_block1a212.PORTBADDR1
address_b[1] => ram_block1a213.PORTBADDR1
address_b[1] => ram_block1a214.PORTBADDR1
address_b[1] => ram_block1a215.PORTBADDR1
address_b[1] => ram_block1a216.PORTBADDR1
address_b[1] => ram_block1a217.PORTBADDR1
address_b[1] => ram_block1a218.PORTBADDR1
address_b[1] => ram_block1a219.PORTBADDR1
address_b[1] => ram_block1a220.PORTBADDR1
address_b[1] => ram_block1a221.PORTBADDR1
address_b[1] => ram_block1a222.PORTBADDR1
address_b[1] => ram_block1a223.PORTBADDR1
address_b[1] => ram_block1a224.PORTBADDR1
address_b[1] => ram_block1a225.PORTBADDR1
address_b[1] => ram_block1a226.PORTBADDR1
address_b[1] => ram_block1a227.PORTBADDR1
address_b[1] => ram_block1a228.PORTBADDR1
address_b[1] => ram_block1a229.PORTBADDR1
address_b[1] => ram_block1a230.PORTBADDR1
address_b[1] => ram_block1a231.PORTBADDR1
address_b[1] => ram_block1a232.PORTBADDR1
address_b[1] => ram_block1a233.PORTBADDR1
address_b[1] => ram_block1a234.PORTBADDR1
address_b[1] => ram_block1a235.PORTBADDR1
address_b[1] => ram_block1a236.PORTBADDR1
address_b[1] => ram_block1a237.PORTBADDR1
address_b[1] => ram_block1a238.PORTBADDR1
address_b[1] => ram_block1a239.PORTBADDR1
address_b[1] => ram_block1a240.PORTBADDR1
address_b[1] => ram_block1a241.PORTBADDR1
address_b[1] => ram_block1a242.PORTBADDR1
address_b[1] => ram_block1a243.PORTBADDR1
address_b[1] => ram_block1a244.PORTBADDR1
address_b[1] => ram_block1a245.PORTBADDR1
address_b[1] => ram_block1a246.PORTBADDR1
address_b[1] => ram_block1a247.PORTBADDR1
address_b[1] => ram_block1a248.PORTBADDR1
address_b[1] => ram_block1a249.PORTBADDR1
address_b[1] => ram_block1a250.PORTBADDR1
address_b[1] => ram_block1a251.PORTBADDR1
address_b[1] => ram_block1a252.PORTBADDR1
address_b[1] => ram_block1a253.PORTBADDR1
address_b[1] => ram_block1a254.PORTBADDR1
address_b[1] => ram_block1a255.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[2] => ram_block1a128.PORTBADDR2
address_b[2] => ram_block1a129.PORTBADDR2
address_b[2] => ram_block1a130.PORTBADDR2
address_b[2] => ram_block1a131.PORTBADDR2
address_b[2] => ram_block1a132.PORTBADDR2
address_b[2] => ram_block1a133.PORTBADDR2
address_b[2] => ram_block1a134.PORTBADDR2
address_b[2] => ram_block1a135.PORTBADDR2
address_b[2] => ram_block1a136.PORTBADDR2
address_b[2] => ram_block1a137.PORTBADDR2
address_b[2] => ram_block1a138.PORTBADDR2
address_b[2] => ram_block1a139.PORTBADDR2
address_b[2] => ram_block1a140.PORTBADDR2
address_b[2] => ram_block1a141.PORTBADDR2
address_b[2] => ram_block1a142.PORTBADDR2
address_b[2] => ram_block1a143.PORTBADDR2
address_b[2] => ram_block1a144.PORTBADDR2
address_b[2] => ram_block1a145.PORTBADDR2
address_b[2] => ram_block1a146.PORTBADDR2
address_b[2] => ram_block1a147.PORTBADDR2
address_b[2] => ram_block1a148.PORTBADDR2
address_b[2] => ram_block1a149.PORTBADDR2
address_b[2] => ram_block1a150.PORTBADDR2
address_b[2] => ram_block1a151.PORTBADDR2
address_b[2] => ram_block1a152.PORTBADDR2
address_b[2] => ram_block1a153.PORTBADDR2
address_b[2] => ram_block1a154.PORTBADDR2
address_b[2] => ram_block1a155.PORTBADDR2
address_b[2] => ram_block1a156.PORTBADDR2
address_b[2] => ram_block1a157.PORTBADDR2
address_b[2] => ram_block1a158.PORTBADDR2
address_b[2] => ram_block1a159.PORTBADDR2
address_b[2] => ram_block1a160.PORTBADDR2
address_b[2] => ram_block1a161.PORTBADDR2
address_b[2] => ram_block1a162.PORTBADDR2
address_b[2] => ram_block1a163.PORTBADDR2
address_b[2] => ram_block1a164.PORTBADDR2
address_b[2] => ram_block1a165.PORTBADDR2
address_b[2] => ram_block1a166.PORTBADDR2
address_b[2] => ram_block1a167.PORTBADDR2
address_b[2] => ram_block1a168.PORTBADDR2
address_b[2] => ram_block1a169.PORTBADDR2
address_b[2] => ram_block1a170.PORTBADDR2
address_b[2] => ram_block1a171.PORTBADDR2
address_b[2] => ram_block1a172.PORTBADDR2
address_b[2] => ram_block1a173.PORTBADDR2
address_b[2] => ram_block1a174.PORTBADDR2
address_b[2] => ram_block1a175.PORTBADDR2
address_b[2] => ram_block1a176.PORTBADDR2
address_b[2] => ram_block1a177.PORTBADDR2
address_b[2] => ram_block1a178.PORTBADDR2
address_b[2] => ram_block1a179.PORTBADDR2
address_b[2] => ram_block1a180.PORTBADDR2
address_b[2] => ram_block1a181.PORTBADDR2
address_b[2] => ram_block1a182.PORTBADDR2
address_b[2] => ram_block1a183.PORTBADDR2
address_b[2] => ram_block1a184.PORTBADDR2
address_b[2] => ram_block1a185.PORTBADDR2
address_b[2] => ram_block1a186.PORTBADDR2
address_b[2] => ram_block1a187.PORTBADDR2
address_b[2] => ram_block1a188.PORTBADDR2
address_b[2] => ram_block1a189.PORTBADDR2
address_b[2] => ram_block1a190.PORTBADDR2
address_b[2] => ram_block1a191.PORTBADDR2
address_b[2] => ram_block1a192.PORTBADDR2
address_b[2] => ram_block1a193.PORTBADDR2
address_b[2] => ram_block1a194.PORTBADDR2
address_b[2] => ram_block1a195.PORTBADDR2
address_b[2] => ram_block1a196.PORTBADDR2
address_b[2] => ram_block1a197.PORTBADDR2
address_b[2] => ram_block1a198.PORTBADDR2
address_b[2] => ram_block1a199.PORTBADDR2
address_b[2] => ram_block1a200.PORTBADDR2
address_b[2] => ram_block1a201.PORTBADDR2
address_b[2] => ram_block1a202.PORTBADDR2
address_b[2] => ram_block1a203.PORTBADDR2
address_b[2] => ram_block1a204.PORTBADDR2
address_b[2] => ram_block1a205.PORTBADDR2
address_b[2] => ram_block1a206.PORTBADDR2
address_b[2] => ram_block1a207.PORTBADDR2
address_b[2] => ram_block1a208.PORTBADDR2
address_b[2] => ram_block1a209.PORTBADDR2
address_b[2] => ram_block1a210.PORTBADDR2
address_b[2] => ram_block1a211.PORTBADDR2
address_b[2] => ram_block1a212.PORTBADDR2
address_b[2] => ram_block1a213.PORTBADDR2
address_b[2] => ram_block1a214.PORTBADDR2
address_b[2] => ram_block1a215.PORTBADDR2
address_b[2] => ram_block1a216.PORTBADDR2
address_b[2] => ram_block1a217.PORTBADDR2
address_b[2] => ram_block1a218.PORTBADDR2
address_b[2] => ram_block1a219.PORTBADDR2
address_b[2] => ram_block1a220.PORTBADDR2
address_b[2] => ram_block1a221.PORTBADDR2
address_b[2] => ram_block1a222.PORTBADDR2
address_b[2] => ram_block1a223.PORTBADDR2
address_b[2] => ram_block1a224.PORTBADDR2
address_b[2] => ram_block1a225.PORTBADDR2
address_b[2] => ram_block1a226.PORTBADDR2
address_b[2] => ram_block1a227.PORTBADDR2
address_b[2] => ram_block1a228.PORTBADDR2
address_b[2] => ram_block1a229.PORTBADDR2
address_b[2] => ram_block1a230.PORTBADDR2
address_b[2] => ram_block1a231.PORTBADDR2
address_b[2] => ram_block1a232.PORTBADDR2
address_b[2] => ram_block1a233.PORTBADDR2
address_b[2] => ram_block1a234.PORTBADDR2
address_b[2] => ram_block1a235.PORTBADDR2
address_b[2] => ram_block1a236.PORTBADDR2
address_b[2] => ram_block1a237.PORTBADDR2
address_b[2] => ram_block1a238.PORTBADDR2
address_b[2] => ram_block1a239.PORTBADDR2
address_b[2] => ram_block1a240.PORTBADDR2
address_b[2] => ram_block1a241.PORTBADDR2
address_b[2] => ram_block1a242.PORTBADDR2
address_b[2] => ram_block1a243.PORTBADDR2
address_b[2] => ram_block1a244.PORTBADDR2
address_b[2] => ram_block1a245.PORTBADDR2
address_b[2] => ram_block1a246.PORTBADDR2
address_b[2] => ram_block1a247.PORTBADDR2
address_b[2] => ram_block1a248.PORTBADDR2
address_b[2] => ram_block1a249.PORTBADDR2
address_b[2] => ram_block1a250.PORTBADDR2
address_b[2] => ram_block1a251.PORTBADDR2
address_b[2] => ram_block1a252.PORTBADDR2
address_b[2] => ram_block1a253.PORTBADDR2
address_b[2] => ram_block1a254.PORTBADDR2
address_b[2] => ram_block1a255.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[3] => ram_block1a128.PORTBADDR3
address_b[3] => ram_block1a129.PORTBADDR3
address_b[3] => ram_block1a130.PORTBADDR3
address_b[3] => ram_block1a131.PORTBADDR3
address_b[3] => ram_block1a132.PORTBADDR3
address_b[3] => ram_block1a133.PORTBADDR3
address_b[3] => ram_block1a134.PORTBADDR3
address_b[3] => ram_block1a135.PORTBADDR3
address_b[3] => ram_block1a136.PORTBADDR3
address_b[3] => ram_block1a137.PORTBADDR3
address_b[3] => ram_block1a138.PORTBADDR3
address_b[3] => ram_block1a139.PORTBADDR3
address_b[3] => ram_block1a140.PORTBADDR3
address_b[3] => ram_block1a141.PORTBADDR3
address_b[3] => ram_block1a142.PORTBADDR3
address_b[3] => ram_block1a143.PORTBADDR3
address_b[3] => ram_block1a144.PORTBADDR3
address_b[3] => ram_block1a145.PORTBADDR3
address_b[3] => ram_block1a146.PORTBADDR3
address_b[3] => ram_block1a147.PORTBADDR3
address_b[3] => ram_block1a148.PORTBADDR3
address_b[3] => ram_block1a149.PORTBADDR3
address_b[3] => ram_block1a150.PORTBADDR3
address_b[3] => ram_block1a151.PORTBADDR3
address_b[3] => ram_block1a152.PORTBADDR3
address_b[3] => ram_block1a153.PORTBADDR3
address_b[3] => ram_block1a154.PORTBADDR3
address_b[3] => ram_block1a155.PORTBADDR3
address_b[3] => ram_block1a156.PORTBADDR3
address_b[3] => ram_block1a157.PORTBADDR3
address_b[3] => ram_block1a158.PORTBADDR3
address_b[3] => ram_block1a159.PORTBADDR3
address_b[3] => ram_block1a160.PORTBADDR3
address_b[3] => ram_block1a161.PORTBADDR3
address_b[3] => ram_block1a162.PORTBADDR3
address_b[3] => ram_block1a163.PORTBADDR3
address_b[3] => ram_block1a164.PORTBADDR3
address_b[3] => ram_block1a165.PORTBADDR3
address_b[3] => ram_block1a166.PORTBADDR3
address_b[3] => ram_block1a167.PORTBADDR3
address_b[3] => ram_block1a168.PORTBADDR3
address_b[3] => ram_block1a169.PORTBADDR3
address_b[3] => ram_block1a170.PORTBADDR3
address_b[3] => ram_block1a171.PORTBADDR3
address_b[3] => ram_block1a172.PORTBADDR3
address_b[3] => ram_block1a173.PORTBADDR3
address_b[3] => ram_block1a174.PORTBADDR3
address_b[3] => ram_block1a175.PORTBADDR3
address_b[3] => ram_block1a176.PORTBADDR3
address_b[3] => ram_block1a177.PORTBADDR3
address_b[3] => ram_block1a178.PORTBADDR3
address_b[3] => ram_block1a179.PORTBADDR3
address_b[3] => ram_block1a180.PORTBADDR3
address_b[3] => ram_block1a181.PORTBADDR3
address_b[3] => ram_block1a182.PORTBADDR3
address_b[3] => ram_block1a183.PORTBADDR3
address_b[3] => ram_block1a184.PORTBADDR3
address_b[3] => ram_block1a185.PORTBADDR3
address_b[3] => ram_block1a186.PORTBADDR3
address_b[3] => ram_block1a187.PORTBADDR3
address_b[3] => ram_block1a188.PORTBADDR3
address_b[3] => ram_block1a189.PORTBADDR3
address_b[3] => ram_block1a190.PORTBADDR3
address_b[3] => ram_block1a191.PORTBADDR3
address_b[3] => ram_block1a192.PORTBADDR3
address_b[3] => ram_block1a193.PORTBADDR3
address_b[3] => ram_block1a194.PORTBADDR3
address_b[3] => ram_block1a195.PORTBADDR3
address_b[3] => ram_block1a196.PORTBADDR3
address_b[3] => ram_block1a197.PORTBADDR3
address_b[3] => ram_block1a198.PORTBADDR3
address_b[3] => ram_block1a199.PORTBADDR3
address_b[3] => ram_block1a200.PORTBADDR3
address_b[3] => ram_block1a201.PORTBADDR3
address_b[3] => ram_block1a202.PORTBADDR3
address_b[3] => ram_block1a203.PORTBADDR3
address_b[3] => ram_block1a204.PORTBADDR3
address_b[3] => ram_block1a205.PORTBADDR3
address_b[3] => ram_block1a206.PORTBADDR3
address_b[3] => ram_block1a207.PORTBADDR3
address_b[3] => ram_block1a208.PORTBADDR3
address_b[3] => ram_block1a209.PORTBADDR3
address_b[3] => ram_block1a210.PORTBADDR3
address_b[3] => ram_block1a211.PORTBADDR3
address_b[3] => ram_block1a212.PORTBADDR3
address_b[3] => ram_block1a213.PORTBADDR3
address_b[3] => ram_block1a214.PORTBADDR3
address_b[3] => ram_block1a215.PORTBADDR3
address_b[3] => ram_block1a216.PORTBADDR3
address_b[3] => ram_block1a217.PORTBADDR3
address_b[3] => ram_block1a218.PORTBADDR3
address_b[3] => ram_block1a219.PORTBADDR3
address_b[3] => ram_block1a220.PORTBADDR3
address_b[3] => ram_block1a221.PORTBADDR3
address_b[3] => ram_block1a222.PORTBADDR3
address_b[3] => ram_block1a223.PORTBADDR3
address_b[3] => ram_block1a224.PORTBADDR3
address_b[3] => ram_block1a225.PORTBADDR3
address_b[3] => ram_block1a226.PORTBADDR3
address_b[3] => ram_block1a227.PORTBADDR3
address_b[3] => ram_block1a228.PORTBADDR3
address_b[3] => ram_block1a229.PORTBADDR3
address_b[3] => ram_block1a230.PORTBADDR3
address_b[3] => ram_block1a231.PORTBADDR3
address_b[3] => ram_block1a232.PORTBADDR3
address_b[3] => ram_block1a233.PORTBADDR3
address_b[3] => ram_block1a234.PORTBADDR3
address_b[3] => ram_block1a235.PORTBADDR3
address_b[3] => ram_block1a236.PORTBADDR3
address_b[3] => ram_block1a237.PORTBADDR3
address_b[3] => ram_block1a238.PORTBADDR3
address_b[3] => ram_block1a239.PORTBADDR3
address_b[3] => ram_block1a240.PORTBADDR3
address_b[3] => ram_block1a241.PORTBADDR3
address_b[3] => ram_block1a242.PORTBADDR3
address_b[3] => ram_block1a243.PORTBADDR3
address_b[3] => ram_block1a244.PORTBADDR3
address_b[3] => ram_block1a245.PORTBADDR3
address_b[3] => ram_block1a246.PORTBADDR3
address_b[3] => ram_block1a247.PORTBADDR3
address_b[3] => ram_block1a248.PORTBADDR3
address_b[3] => ram_block1a249.PORTBADDR3
address_b[3] => ram_block1a250.PORTBADDR3
address_b[3] => ram_block1a251.PORTBADDR3
address_b[3] => ram_block1a252.PORTBADDR3
address_b[3] => ram_block1a253.PORTBADDR3
address_b[3] => ram_block1a254.PORTBADDR3
address_b[3] => ram_block1a255.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[4] => ram_block1a128.PORTBADDR4
address_b[4] => ram_block1a129.PORTBADDR4
address_b[4] => ram_block1a130.PORTBADDR4
address_b[4] => ram_block1a131.PORTBADDR4
address_b[4] => ram_block1a132.PORTBADDR4
address_b[4] => ram_block1a133.PORTBADDR4
address_b[4] => ram_block1a134.PORTBADDR4
address_b[4] => ram_block1a135.PORTBADDR4
address_b[4] => ram_block1a136.PORTBADDR4
address_b[4] => ram_block1a137.PORTBADDR4
address_b[4] => ram_block1a138.PORTBADDR4
address_b[4] => ram_block1a139.PORTBADDR4
address_b[4] => ram_block1a140.PORTBADDR4
address_b[4] => ram_block1a141.PORTBADDR4
address_b[4] => ram_block1a142.PORTBADDR4
address_b[4] => ram_block1a143.PORTBADDR4
address_b[4] => ram_block1a144.PORTBADDR4
address_b[4] => ram_block1a145.PORTBADDR4
address_b[4] => ram_block1a146.PORTBADDR4
address_b[4] => ram_block1a147.PORTBADDR4
address_b[4] => ram_block1a148.PORTBADDR4
address_b[4] => ram_block1a149.PORTBADDR4
address_b[4] => ram_block1a150.PORTBADDR4
address_b[4] => ram_block1a151.PORTBADDR4
address_b[4] => ram_block1a152.PORTBADDR4
address_b[4] => ram_block1a153.PORTBADDR4
address_b[4] => ram_block1a154.PORTBADDR4
address_b[4] => ram_block1a155.PORTBADDR4
address_b[4] => ram_block1a156.PORTBADDR4
address_b[4] => ram_block1a157.PORTBADDR4
address_b[4] => ram_block1a158.PORTBADDR4
address_b[4] => ram_block1a159.PORTBADDR4
address_b[4] => ram_block1a160.PORTBADDR4
address_b[4] => ram_block1a161.PORTBADDR4
address_b[4] => ram_block1a162.PORTBADDR4
address_b[4] => ram_block1a163.PORTBADDR4
address_b[4] => ram_block1a164.PORTBADDR4
address_b[4] => ram_block1a165.PORTBADDR4
address_b[4] => ram_block1a166.PORTBADDR4
address_b[4] => ram_block1a167.PORTBADDR4
address_b[4] => ram_block1a168.PORTBADDR4
address_b[4] => ram_block1a169.PORTBADDR4
address_b[4] => ram_block1a170.PORTBADDR4
address_b[4] => ram_block1a171.PORTBADDR4
address_b[4] => ram_block1a172.PORTBADDR4
address_b[4] => ram_block1a173.PORTBADDR4
address_b[4] => ram_block1a174.PORTBADDR4
address_b[4] => ram_block1a175.PORTBADDR4
address_b[4] => ram_block1a176.PORTBADDR4
address_b[4] => ram_block1a177.PORTBADDR4
address_b[4] => ram_block1a178.PORTBADDR4
address_b[4] => ram_block1a179.PORTBADDR4
address_b[4] => ram_block1a180.PORTBADDR4
address_b[4] => ram_block1a181.PORTBADDR4
address_b[4] => ram_block1a182.PORTBADDR4
address_b[4] => ram_block1a183.PORTBADDR4
address_b[4] => ram_block1a184.PORTBADDR4
address_b[4] => ram_block1a185.PORTBADDR4
address_b[4] => ram_block1a186.PORTBADDR4
address_b[4] => ram_block1a187.PORTBADDR4
address_b[4] => ram_block1a188.PORTBADDR4
address_b[4] => ram_block1a189.PORTBADDR4
address_b[4] => ram_block1a190.PORTBADDR4
address_b[4] => ram_block1a191.PORTBADDR4
address_b[4] => ram_block1a192.PORTBADDR4
address_b[4] => ram_block1a193.PORTBADDR4
address_b[4] => ram_block1a194.PORTBADDR4
address_b[4] => ram_block1a195.PORTBADDR4
address_b[4] => ram_block1a196.PORTBADDR4
address_b[4] => ram_block1a197.PORTBADDR4
address_b[4] => ram_block1a198.PORTBADDR4
address_b[4] => ram_block1a199.PORTBADDR4
address_b[4] => ram_block1a200.PORTBADDR4
address_b[4] => ram_block1a201.PORTBADDR4
address_b[4] => ram_block1a202.PORTBADDR4
address_b[4] => ram_block1a203.PORTBADDR4
address_b[4] => ram_block1a204.PORTBADDR4
address_b[4] => ram_block1a205.PORTBADDR4
address_b[4] => ram_block1a206.PORTBADDR4
address_b[4] => ram_block1a207.PORTBADDR4
address_b[4] => ram_block1a208.PORTBADDR4
address_b[4] => ram_block1a209.PORTBADDR4
address_b[4] => ram_block1a210.PORTBADDR4
address_b[4] => ram_block1a211.PORTBADDR4
address_b[4] => ram_block1a212.PORTBADDR4
address_b[4] => ram_block1a213.PORTBADDR4
address_b[4] => ram_block1a214.PORTBADDR4
address_b[4] => ram_block1a215.PORTBADDR4
address_b[4] => ram_block1a216.PORTBADDR4
address_b[4] => ram_block1a217.PORTBADDR4
address_b[4] => ram_block1a218.PORTBADDR4
address_b[4] => ram_block1a219.PORTBADDR4
address_b[4] => ram_block1a220.PORTBADDR4
address_b[4] => ram_block1a221.PORTBADDR4
address_b[4] => ram_block1a222.PORTBADDR4
address_b[4] => ram_block1a223.PORTBADDR4
address_b[4] => ram_block1a224.PORTBADDR4
address_b[4] => ram_block1a225.PORTBADDR4
address_b[4] => ram_block1a226.PORTBADDR4
address_b[4] => ram_block1a227.PORTBADDR4
address_b[4] => ram_block1a228.PORTBADDR4
address_b[4] => ram_block1a229.PORTBADDR4
address_b[4] => ram_block1a230.PORTBADDR4
address_b[4] => ram_block1a231.PORTBADDR4
address_b[4] => ram_block1a232.PORTBADDR4
address_b[4] => ram_block1a233.PORTBADDR4
address_b[4] => ram_block1a234.PORTBADDR4
address_b[4] => ram_block1a235.PORTBADDR4
address_b[4] => ram_block1a236.PORTBADDR4
address_b[4] => ram_block1a237.PORTBADDR4
address_b[4] => ram_block1a238.PORTBADDR4
address_b[4] => ram_block1a239.PORTBADDR4
address_b[4] => ram_block1a240.PORTBADDR4
address_b[4] => ram_block1a241.PORTBADDR4
address_b[4] => ram_block1a242.PORTBADDR4
address_b[4] => ram_block1a243.PORTBADDR4
address_b[4] => ram_block1a244.PORTBADDR4
address_b[4] => ram_block1a245.PORTBADDR4
address_b[4] => ram_block1a246.PORTBADDR4
address_b[4] => ram_block1a247.PORTBADDR4
address_b[4] => ram_block1a248.PORTBADDR4
address_b[4] => ram_block1a249.PORTBADDR4
address_b[4] => ram_block1a250.PORTBADDR4
address_b[4] => ram_block1a251.PORTBADDR4
address_b[4] => ram_block1a252.PORTBADDR4
address_b[4] => ram_block1a253.PORTBADDR4
address_b[4] => ram_block1a254.PORTBADDR4
address_b[4] => ram_block1a255.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[5] => ram_block1a128.PORTBADDR5
address_b[5] => ram_block1a129.PORTBADDR5
address_b[5] => ram_block1a130.PORTBADDR5
address_b[5] => ram_block1a131.PORTBADDR5
address_b[5] => ram_block1a132.PORTBADDR5
address_b[5] => ram_block1a133.PORTBADDR5
address_b[5] => ram_block1a134.PORTBADDR5
address_b[5] => ram_block1a135.PORTBADDR5
address_b[5] => ram_block1a136.PORTBADDR5
address_b[5] => ram_block1a137.PORTBADDR5
address_b[5] => ram_block1a138.PORTBADDR5
address_b[5] => ram_block1a139.PORTBADDR5
address_b[5] => ram_block1a140.PORTBADDR5
address_b[5] => ram_block1a141.PORTBADDR5
address_b[5] => ram_block1a142.PORTBADDR5
address_b[5] => ram_block1a143.PORTBADDR5
address_b[5] => ram_block1a144.PORTBADDR5
address_b[5] => ram_block1a145.PORTBADDR5
address_b[5] => ram_block1a146.PORTBADDR5
address_b[5] => ram_block1a147.PORTBADDR5
address_b[5] => ram_block1a148.PORTBADDR5
address_b[5] => ram_block1a149.PORTBADDR5
address_b[5] => ram_block1a150.PORTBADDR5
address_b[5] => ram_block1a151.PORTBADDR5
address_b[5] => ram_block1a152.PORTBADDR5
address_b[5] => ram_block1a153.PORTBADDR5
address_b[5] => ram_block1a154.PORTBADDR5
address_b[5] => ram_block1a155.PORTBADDR5
address_b[5] => ram_block1a156.PORTBADDR5
address_b[5] => ram_block1a157.PORTBADDR5
address_b[5] => ram_block1a158.PORTBADDR5
address_b[5] => ram_block1a159.PORTBADDR5
address_b[5] => ram_block1a160.PORTBADDR5
address_b[5] => ram_block1a161.PORTBADDR5
address_b[5] => ram_block1a162.PORTBADDR5
address_b[5] => ram_block1a163.PORTBADDR5
address_b[5] => ram_block1a164.PORTBADDR5
address_b[5] => ram_block1a165.PORTBADDR5
address_b[5] => ram_block1a166.PORTBADDR5
address_b[5] => ram_block1a167.PORTBADDR5
address_b[5] => ram_block1a168.PORTBADDR5
address_b[5] => ram_block1a169.PORTBADDR5
address_b[5] => ram_block1a170.PORTBADDR5
address_b[5] => ram_block1a171.PORTBADDR5
address_b[5] => ram_block1a172.PORTBADDR5
address_b[5] => ram_block1a173.PORTBADDR5
address_b[5] => ram_block1a174.PORTBADDR5
address_b[5] => ram_block1a175.PORTBADDR5
address_b[5] => ram_block1a176.PORTBADDR5
address_b[5] => ram_block1a177.PORTBADDR5
address_b[5] => ram_block1a178.PORTBADDR5
address_b[5] => ram_block1a179.PORTBADDR5
address_b[5] => ram_block1a180.PORTBADDR5
address_b[5] => ram_block1a181.PORTBADDR5
address_b[5] => ram_block1a182.PORTBADDR5
address_b[5] => ram_block1a183.PORTBADDR5
address_b[5] => ram_block1a184.PORTBADDR5
address_b[5] => ram_block1a185.PORTBADDR5
address_b[5] => ram_block1a186.PORTBADDR5
address_b[5] => ram_block1a187.PORTBADDR5
address_b[5] => ram_block1a188.PORTBADDR5
address_b[5] => ram_block1a189.PORTBADDR5
address_b[5] => ram_block1a190.PORTBADDR5
address_b[5] => ram_block1a191.PORTBADDR5
address_b[5] => ram_block1a192.PORTBADDR5
address_b[5] => ram_block1a193.PORTBADDR5
address_b[5] => ram_block1a194.PORTBADDR5
address_b[5] => ram_block1a195.PORTBADDR5
address_b[5] => ram_block1a196.PORTBADDR5
address_b[5] => ram_block1a197.PORTBADDR5
address_b[5] => ram_block1a198.PORTBADDR5
address_b[5] => ram_block1a199.PORTBADDR5
address_b[5] => ram_block1a200.PORTBADDR5
address_b[5] => ram_block1a201.PORTBADDR5
address_b[5] => ram_block1a202.PORTBADDR5
address_b[5] => ram_block1a203.PORTBADDR5
address_b[5] => ram_block1a204.PORTBADDR5
address_b[5] => ram_block1a205.PORTBADDR5
address_b[5] => ram_block1a206.PORTBADDR5
address_b[5] => ram_block1a207.PORTBADDR5
address_b[5] => ram_block1a208.PORTBADDR5
address_b[5] => ram_block1a209.PORTBADDR5
address_b[5] => ram_block1a210.PORTBADDR5
address_b[5] => ram_block1a211.PORTBADDR5
address_b[5] => ram_block1a212.PORTBADDR5
address_b[5] => ram_block1a213.PORTBADDR5
address_b[5] => ram_block1a214.PORTBADDR5
address_b[5] => ram_block1a215.PORTBADDR5
address_b[5] => ram_block1a216.PORTBADDR5
address_b[5] => ram_block1a217.PORTBADDR5
address_b[5] => ram_block1a218.PORTBADDR5
address_b[5] => ram_block1a219.PORTBADDR5
address_b[5] => ram_block1a220.PORTBADDR5
address_b[5] => ram_block1a221.PORTBADDR5
address_b[5] => ram_block1a222.PORTBADDR5
address_b[5] => ram_block1a223.PORTBADDR5
address_b[5] => ram_block1a224.PORTBADDR5
address_b[5] => ram_block1a225.PORTBADDR5
address_b[5] => ram_block1a226.PORTBADDR5
address_b[5] => ram_block1a227.PORTBADDR5
address_b[5] => ram_block1a228.PORTBADDR5
address_b[5] => ram_block1a229.PORTBADDR5
address_b[5] => ram_block1a230.PORTBADDR5
address_b[5] => ram_block1a231.PORTBADDR5
address_b[5] => ram_block1a232.PORTBADDR5
address_b[5] => ram_block1a233.PORTBADDR5
address_b[5] => ram_block1a234.PORTBADDR5
address_b[5] => ram_block1a235.PORTBADDR5
address_b[5] => ram_block1a236.PORTBADDR5
address_b[5] => ram_block1a237.PORTBADDR5
address_b[5] => ram_block1a238.PORTBADDR5
address_b[5] => ram_block1a239.PORTBADDR5
address_b[5] => ram_block1a240.PORTBADDR5
address_b[5] => ram_block1a241.PORTBADDR5
address_b[5] => ram_block1a242.PORTBADDR5
address_b[5] => ram_block1a243.PORTBADDR5
address_b[5] => ram_block1a244.PORTBADDR5
address_b[5] => ram_block1a245.PORTBADDR5
address_b[5] => ram_block1a246.PORTBADDR5
address_b[5] => ram_block1a247.PORTBADDR5
address_b[5] => ram_block1a248.PORTBADDR5
address_b[5] => ram_block1a249.PORTBADDR5
address_b[5] => ram_block1a250.PORTBADDR5
address_b[5] => ram_block1a251.PORTBADDR5
address_b[5] => ram_block1a252.PORTBADDR5
address_b[5] => ram_block1a253.PORTBADDR5
address_b[5] => ram_block1a254.PORTBADDR5
address_b[5] => ram_block1a255.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[6] => ram_block1a128.PORTBADDR6
address_b[6] => ram_block1a129.PORTBADDR6
address_b[6] => ram_block1a130.PORTBADDR6
address_b[6] => ram_block1a131.PORTBADDR6
address_b[6] => ram_block1a132.PORTBADDR6
address_b[6] => ram_block1a133.PORTBADDR6
address_b[6] => ram_block1a134.PORTBADDR6
address_b[6] => ram_block1a135.PORTBADDR6
address_b[6] => ram_block1a136.PORTBADDR6
address_b[6] => ram_block1a137.PORTBADDR6
address_b[6] => ram_block1a138.PORTBADDR6
address_b[6] => ram_block1a139.PORTBADDR6
address_b[6] => ram_block1a140.PORTBADDR6
address_b[6] => ram_block1a141.PORTBADDR6
address_b[6] => ram_block1a142.PORTBADDR6
address_b[6] => ram_block1a143.PORTBADDR6
address_b[6] => ram_block1a144.PORTBADDR6
address_b[6] => ram_block1a145.PORTBADDR6
address_b[6] => ram_block1a146.PORTBADDR6
address_b[6] => ram_block1a147.PORTBADDR6
address_b[6] => ram_block1a148.PORTBADDR6
address_b[6] => ram_block1a149.PORTBADDR6
address_b[6] => ram_block1a150.PORTBADDR6
address_b[6] => ram_block1a151.PORTBADDR6
address_b[6] => ram_block1a152.PORTBADDR6
address_b[6] => ram_block1a153.PORTBADDR6
address_b[6] => ram_block1a154.PORTBADDR6
address_b[6] => ram_block1a155.PORTBADDR6
address_b[6] => ram_block1a156.PORTBADDR6
address_b[6] => ram_block1a157.PORTBADDR6
address_b[6] => ram_block1a158.PORTBADDR6
address_b[6] => ram_block1a159.PORTBADDR6
address_b[6] => ram_block1a160.PORTBADDR6
address_b[6] => ram_block1a161.PORTBADDR6
address_b[6] => ram_block1a162.PORTBADDR6
address_b[6] => ram_block1a163.PORTBADDR6
address_b[6] => ram_block1a164.PORTBADDR6
address_b[6] => ram_block1a165.PORTBADDR6
address_b[6] => ram_block1a166.PORTBADDR6
address_b[6] => ram_block1a167.PORTBADDR6
address_b[6] => ram_block1a168.PORTBADDR6
address_b[6] => ram_block1a169.PORTBADDR6
address_b[6] => ram_block1a170.PORTBADDR6
address_b[6] => ram_block1a171.PORTBADDR6
address_b[6] => ram_block1a172.PORTBADDR6
address_b[6] => ram_block1a173.PORTBADDR6
address_b[6] => ram_block1a174.PORTBADDR6
address_b[6] => ram_block1a175.PORTBADDR6
address_b[6] => ram_block1a176.PORTBADDR6
address_b[6] => ram_block1a177.PORTBADDR6
address_b[6] => ram_block1a178.PORTBADDR6
address_b[6] => ram_block1a179.PORTBADDR6
address_b[6] => ram_block1a180.PORTBADDR6
address_b[6] => ram_block1a181.PORTBADDR6
address_b[6] => ram_block1a182.PORTBADDR6
address_b[6] => ram_block1a183.PORTBADDR6
address_b[6] => ram_block1a184.PORTBADDR6
address_b[6] => ram_block1a185.PORTBADDR6
address_b[6] => ram_block1a186.PORTBADDR6
address_b[6] => ram_block1a187.PORTBADDR6
address_b[6] => ram_block1a188.PORTBADDR6
address_b[6] => ram_block1a189.PORTBADDR6
address_b[6] => ram_block1a190.PORTBADDR6
address_b[6] => ram_block1a191.PORTBADDR6
address_b[6] => ram_block1a192.PORTBADDR6
address_b[6] => ram_block1a193.PORTBADDR6
address_b[6] => ram_block1a194.PORTBADDR6
address_b[6] => ram_block1a195.PORTBADDR6
address_b[6] => ram_block1a196.PORTBADDR6
address_b[6] => ram_block1a197.PORTBADDR6
address_b[6] => ram_block1a198.PORTBADDR6
address_b[6] => ram_block1a199.PORTBADDR6
address_b[6] => ram_block1a200.PORTBADDR6
address_b[6] => ram_block1a201.PORTBADDR6
address_b[6] => ram_block1a202.PORTBADDR6
address_b[6] => ram_block1a203.PORTBADDR6
address_b[6] => ram_block1a204.PORTBADDR6
address_b[6] => ram_block1a205.PORTBADDR6
address_b[6] => ram_block1a206.PORTBADDR6
address_b[6] => ram_block1a207.PORTBADDR6
address_b[6] => ram_block1a208.PORTBADDR6
address_b[6] => ram_block1a209.PORTBADDR6
address_b[6] => ram_block1a210.PORTBADDR6
address_b[6] => ram_block1a211.PORTBADDR6
address_b[6] => ram_block1a212.PORTBADDR6
address_b[6] => ram_block1a213.PORTBADDR6
address_b[6] => ram_block1a214.PORTBADDR6
address_b[6] => ram_block1a215.PORTBADDR6
address_b[6] => ram_block1a216.PORTBADDR6
address_b[6] => ram_block1a217.PORTBADDR6
address_b[6] => ram_block1a218.PORTBADDR6
address_b[6] => ram_block1a219.PORTBADDR6
address_b[6] => ram_block1a220.PORTBADDR6
address_b[6] => ram_block1a221.PORTBADDR6
address_b[6] => ram_block1a222.PORTBADDR6
address_b[6] => ram_block1a223.PORTBADDR6
address_b[6] => ram_block1a224.PORTBADDR6
address_b[6] => ram_block1a225.PORTBADDR6
address_b[6] => ram_block1a226.PORTBADDR6
address_b[6] => ram_block1a227.PORTBADDR6
address_b[6] => ram_block1a228.PORTBADDR6
address_b[6] => ram_block1a229.PORTBADDR6
address_b[6] => ram_block1a230.PORTBADDR6
address_b[6] => ram_block1a231.PORTBADDR6
address_b[6] => ram_block1a232.PORTBADDR6
address_b[6] => ram_block1a233.PORTBADDR6
address_b[6] => ram_block1a234.PORTBADDR6
address_b[6] => ram_block1a235.PORTBADDR6
address_b[6] => ram_block1a236.PORTBADDR6
address_b[6] => ram_block1a237.PORTBADDR6
address_b[6] => ram_block1a238.PORTBADDR6
address_b[6] => ram_block1a239.PORTBADDR6
address_b[6] => ram_block1a240.PORTBADDR6
address_b[6] => ram_block1a241.PORTBADDR6
address_b[6] => ram_block1a242.PORTBADDR6
address_b[6] => ram_block1a243.PORTBADDR6
address_b[6] => ram_block1a244.PORTBADDR6
address_b[6] => ram_block1a245.PORTBADDR6
address_b[6] => ram_block1a246.PORTBADDR6
address_b[6] => ram_block1a247.PORTBADDR6
address_b[6] => ram_block1a248.PORTBADDR6
address_b[6] => ram_block1a249.PORTBADDR6
address_b[6] => ram_block1a250.PORTBADDR6
address_b[6] => ram_block1a251.PORTBADDR6
address_b[6] => ram_block1a252.PORTBADDR6
address_b[6] => ram_block1a253.PORTBADDR6
address_b[6] => ram_block1a254.PORTBADDR6
address_b[6] => ram_block1a255.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[7] => ram_block1a128.PORTBADDR7
address_b[7] => ram_block1a129.PORTBADDR7
address_b[7] => ram_block1a130.PORTBADDR7
address_b[7] => ram_block1a131.PORTBADDR7
address_b[7] => ram_block1a132.PORTBADDR7
address_b[7] => ram_block1a133.PORTBADDR7
address_b[7] => ram_block1a134.PORTBADDR7
address_b[7] => ram_block1a135.PORTBADDR7
address_b[7] => ram_block1a136.PORTBADDR7
address_b[7] => ram_block1a137.PORTBADDR7
address_b[7] => ram_block1a138.PORTBADDR7
address_b[7] => ram_block1a139.PORTBADDR7
address_b[7] => ram_block1a140.PORTBADDR7
address_b[7] => ram_block1a141.PORTBADDR7
address_b[7] => ram_block1a142.PORTBADDR7
address_b[7] => ram_block1a143.PORTBADDR7
address_b[7] => ram_block1a144.PORTBADDR7
address_b[7] => ram_block1a145.PORTBADDR7
address_b[7] => ram_block1a146.PORTBADDR7
address_b[7] => ram_block1a147.PORTBADDR7
address_b[7] => ram_block1a148.PORTBADDR7
address_b[7] => ram_block1a149.PORTBADDR7
address_b[7] => ram_block1a150.PORTBADDR7
address_b[7] => ram_block1a151.PORTBADDR7
address_b[7] => ram_block1a152.PORTBADDR7
address_b[7] => ram_block1a153.PORTBADDR7
address_b[7] => ram_block1a154.PORTBADDR7
address_b[7] => ram_block1a155.PORTBADDR7
address_b[7] => ram_block1a156.PORTBADDR7
address_b[7] => ram_block1a157.PORTBADDR7
address_b[7] => ram_block1a158.PORTBADDR7
address_b[7] => ram_block1a159.PORTBADDR7
address_b[7] => ram_block1a160.PORTBADDR7
address_b[7] => ram_block1a161.PORTBADDR7
address_b[7] => ram_block1a162.PORTBADDR7
address_b[7] => ram_block1a163.PORTBADDR7
address_b[7] => ram_block1a164.PORTBADDR7
address_b[7] => ram_block1a165.PORTBADDR7
address_b[7] => ram_block1a166.PORTBADDR7
address_b[7] => ram_block1a167.PORTBADDR7
address_b[7] => ram_block1a168.PORTBADDR7
address_b[7] => ram_block1a169.PORTBADDR7
address_b[7] => ram_block1a170.PORTBADDR7
address_b[7] => ram_block1a171.PORTBADDR7
address_b[7] => ram_block1a172.PORTBADDR7
address_b[7] => ram_block1a173.PORTBADDR7
address_b[7] => ram_block1a174.PORTBADDR7
address_b[7] => ram_block1a175.PORTBADDR7
address_b[7] => ram_block1a176.PORTBADDR7
address_b[7] => ram_block1a177.PORTBADDR7
address_b[7] => ram_block1a178.PORTBADDR7
address_b[7] => ram_block1a179.PORTBADDR7
address_b[7] => ram_block1a180.PORTBADDR7
address_b[7] => ram_block1a181.PORTBADDR7
address_b[7] => ram_block1a182.PORTBADDR7
address_b[7] => ram_block1a183.PORTBADDR7
address_b[7] => ram_block1a184.PORTBADDR7
address_b[7] => ram_block1a185.PORTBADDR7
address_b[7] => ram_block1a186.PORTBADDR7
address_b[7] => ram_block1a187.PORTBADDR7
address_b[7] => ram_block1a188.PORTBADDR7
address_b[7] => ram_block1a189.PORTBADDR7
address_b[7] => ram_block1a190.PORTBADDR7
address_b[7] => ram_block1a191.PORTBADDR7
address_b[7] => ram_block1a192.PORTBADDR7
address_b[7] => ram_block1a193.PORTBADDR7
address_b[7] => ram_block1a194.PORTBADDR7
address_b[7] => ram_block1a195.PORTBADDR7
address_b[7] => ram_block1a196.PORTBADDR7
address_b[7] => ram_block1a197.PORTBADDR7
address_b[7] => ram_block1a198.PORTBADDR7
address_b[7] => ram_block1a199.PORTBADDR7
address_b[7] => ram_block1a200.PORTBADDR7
address_b[7] => ram_block1a201.PORTBADDR7
address_b[7] => ram_block1a202.PORTBADDR7
address_b[7] => ram_block1a203.PORTBADDR7
address_b[7] => ram_block1a204.PORTBADDR7
address_b[7] => ram_block1a205.PORTBADDR7
address_b[7] => ram_block1a206.PORTBADDR7
address_b[7] => ram_block1a207.PORTBADDR7
address_b[7] => ram_block1a208.PORTBADDR7
address_b[7] => ram_block1a209.PORTBADDR7
address_b[7] => ram_block1a210.PORTBADDR7
address_b[7] => ram_block1a211.PORTBADDR7
address_b[7] => ram_block1a212.PORTBADDR7
address_b[7] => ram_block1a213.PORTBADDR7
address_b[7] => ram_block1a214.PORTBADDR7
address_b[7] => ram_block1a215.PORTBADDR7
address_b[7] => ram_block1a216.PORTBADDR7
address_b[7] => ram_block1a217.PORTBADDR7
address_b[7] => ram_block1a218.PORTBADDR7
address_b[7] => ram_block1a219.PORTBADDR7
address_b[7] => ram_block1a220.PORTBADDR7
address_b[7] => ram_block1a221.PORTBADDR7
address_b[7] => ram_block1a222.PORTBADDR7
address_b[7] => ram_block1a223.PORTBADDR7
address_b[7] => ram_block1a224.PORTBADDR7
address_b[7] => ram_block1a225.PORTBADDR7
address_b[7] => ram_block1a226.PORTBADDR7
address_b[7] => ram_block1a227.PORTBADDR7
address_b[7] => ram_block1a228.PORTBADDR7
address_b[7] => ram_block1a229.PORTBADDR7
address_b[7] => ram_block1a230.PORTBADDR7
address_b[7] => ram_block1a231.PORTBADDR7
address_b[7] => ram_block1a232.PORTBADDR7
address_b[7] => ram_block1a233.PORTBADDR7
address_b[7] => ram_block1a234.PORTBADDR7
address_b[7] => ram_block1a235.PORTBADDR7
address_b[7] => ram_block1a236.PORTBADDR7
address_b[7] => ram_block1a237.PORTBADDR7
address_b[7] => ram_block1a238.PORTBADDR7
address_b[7] => ram_block1a239.PORTBADDR7
address_b[7] => ram_block1a240.PORTBADDR7
address_b[7] => ram_block1a241.PORTBADDR7
address_b[7] => ram_block1a242.PORTBADDR7
address_b[7] => ram_block1a243.PORTBADDR7
address_b[7] => ram_block1a244.PORTBADDR7
address_b[7] => ram_block1a245.PORTBADDR7
address_b[7] => ram_block1a246.PORTBADDR7
address_b[7] => ram_block1a247.PORTBADDR7
address_b[7] => ram_block1a248.PORTBADDR7
address_b[7] => ram_block1a249.PORTBADDR7
address_b[7] => ram_block1a250.PORTBADDR7
address_b[7] => ram_block1a251.PORTBADDR7
address_b[7] => ram_block1a252.PORTBADDR7
address_b[7] => ram_block1a253.PORTBADDR7
address_b[7] => ram_block1a254.PORTBADDR7
address_b[7] => ram_block1a255.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[8] => ram_block1a128.PORTBADDR8
address_b[8] => ram_block1a129.PORTBADDR8
address_b[8] => ram_block1a130.PORTBADDR8
address_b[8] => ram_block1a131.PORTBADDR8
address_b[8] => ram_block1a132.PORTBADDR8
address_b[8] => ram_block1a133.PORTBADDR8
address_b[8] => ram_block1a134.PORTBADDR8
address_b[8] => ram_block1a135.PORTBADDR8
address_b[8] => ram_block1a136.PORTBADDR8
address_b[8] => ram_block1a137.PORTBADDR8
address_b[8] => ram_block1a138.PORTBADDR8
address_b[8] => ram_block1a139.PORTBADDR8
address_b[8] => ram_block1a140.PORTBADDR8
address_b[8] => ram_block1a141.PORTBADDR8
address_b[8] => ram_block1a142.PORTBADDR8
address_b[8] => ram_block1a143.PORTBADDR8
address_b[8] => ram_block1a144.PORTBADDR8
address_b[8] => ram_block1a145.PORTBADDR8
address_b[8] => ram_block1a146.PORTBADDR8
address_b[8] => ram_block1a147.PORTBADDR8
address_b[8] => ram_block1a148.PORTBADDR8
address_b[8] => ram_block1a149.PORTBADDR8
address_b[8] => ram_block1a150.PORTBADDR8
address_b[8] => ram_block1a151.PORTBADDR8
address_b[8] => ram_block1a152.PORTBADDR8
address_b[8] => ram_block1a153.PORTBADDR8
address_b[8] => ram_block1a154.PORTBADDR8
address_b[8] => ram_block1a155.PORTBADDR8
address_b[8] => ram_block1a156.PORTBADDR8
address_b[8] => ram_block1a157.PORTBADDR8
address_b[8] => ram_block1a158.PORTBADDR8
address_b[8] => ram_block1a159.PORTBADDR8
address_b[8] => ram_block1a160.PORTBADDR8
address_b[8] => ram_block1a161.PORTBADDR8
address_b[8] => ram_block1a162.PORTBADDR8
address_b[8] => ram_block1a163.PORTBADDR8
address_b[8] => ram_block1a164.PORTBADDR8
address_b[8] => ram_block1a165.PORTBADDR8
address_b[8] => ram_block1a166.PORTBADDR8
address_b[8] => ram_block1a167.PORTBADDR8
address_b[8] => ram_block1a168.PORTBADDR8
address_b[8] => ram_block1a169.PORTBADDR8
address_b[8] => ram_block1a170.PORTBADDR8
address_b[8] => ram_block1a171.PORTBADDR8
address_b[8] => ram_block1a172.PORTBADDR8
address_b[8] => ram_block1a173.PORTBADDR8
address_b[8] => ram_block1a174.PORTBADDR8
address_b[8] => ram_block1a175.PORTBADDR8
address_b[8] => ram_block1a176.PORTBADDR8
address_b[8] => ram_block1a177.PORTBADDR8
address_b[8] => ram_block1a178.PORTBADDR8
address_b[8] => ram_block1a179.PORTBADDR8
address_b[8] => ram_block1a180.PORTBADDR8
address_b[8] => ram_block1a181.PORTBADDR8
address_b[8] => ram_block1a182.PORTBADDR8
address_b[8] => ram_block1a183.PORTBADDR8
address_b[8] => ram_block1a184.PORTBADDR8
address_b[8] => ram_block1a185.PORTBADDR8
address_b[8] => ram_block1a186.PORTBADDR8
address_b[8] => ram_block1a187.PORTBADDR8
address_b[8] => ram_block1a188.PORTBADDR8
address_b[8] => ram_block1a189.PORTBADDR8
address_b[8] => ram_block1a190.PORTBADDR8
address_b[8] => ram_block1a191.PORTBADDR8
address_b[8] => ram_block1a192.PORTBADDR8
address_b[8] => ram_block1a193.PORTBADDR8
address_b[8] => ram_block1a194.PORTBADDR8
address_b[8] => ram_block1a195.PORTBADDR8
address_b[8] => ram_block1a196.PORTBADDR8
address_b[8] => ram_block1a197.PORTBADDR8
address_b[8] => ram_block1a198.PORTBADDR8
address_b[8] => ram_block1a199.PORTBADDR8
address_b[8] => ram_block1a200.PORTBADDR8
address_b[8] => ram_block1a201.PORTBADDR8
address_b[8] => ram_block1a202.PORTBADDR8
address_b[8] => ram_block1a203.PORTBADDR8
address_b[8] => ram_block1a204.PORTBADDR8
address_b[8] => ram_block1a205.PORTBADDR8
address_b[8] => ram_block1a206.PORTBADDR8
address_b[8] => ram_block1a207.PORTBADDR8
address_b[8] => ram_block1a208.PORTBADDR8
address_b[8] => ram_block1a209.PORTBADDR8
address_b[8] => ram_block1a210.PORTBADDR8
address_b[8] => ram_block1a211.PORTBADDR8
address_b[8] => ram_block1a212.PORTBADDR8
address_b[8] => ram_block1a213.PORTBADDR8
address_b[8] => ram_block1a214.PORTBADDR8
address_b[8] => ram_block1a215.PORTBADDR8
address_b[8] => ram_block1a216.PORTBADDR8
address_b[8] => ram_block1a217.PORTBADDR8
address_b[8] => ram_block1a218.PORTBADDR8
address_b[8] => ram_block1a219.PORTBADDR8
address_b[8] => ram_block1a220.PORTBADDR8
address_b[8] => ram_block1a221.PORTBADDR8
address_b[8] => ram_block1a222.PORTBADDR8
address_b[8] => ram_block1a223.PORTBADDR8
address_b[8] => ram_block1a224.PORTBADDR8
address_b[8] => ram_block1a225.PORTBADDR8
address_b[8] => ram_block1a226.PORTBADDR8
address_b[8] => ram_block1a227.PORTBADDR8
address_b[8] => ram_block1a228.PORTBADDR8
address_b[8] => ram_block1a229.PORTBADDR8
address_b[8] => ram_block1a230.PORTBADDR8
address_b[8] => ram_block1a231.PORTBADDR8
address_b[8] => ram_block1a232.PORTBADDR8
address_b[8] => ram_block1a233.PORTBADDR8
address_b[8] => ram_block1a234.PORTBADDR8
address_b[8] => ram_block1a235.PORTBADDR8
address_b[8] => ram_block1a236.PORTBADDR8
address_b[8] => ram_block1a237.PORTBADDR8
address_b[8] => ram_block1a238.PORTBADDR8
address_b[8] => ram_block1a239.PORTBADDR8
address_b[8] => ram_block1a240.PORTBADDR8
address_b[8] => ram_block1a241.PORTBADDR8
address_b[8] => ram_block1a242.PORTBADDR8
address_b[8] => ram_block1a243.PORTBADDR8
address_b[8] => ram_block1a244.PORTBADDR8
address_b[8] => ram_block1a245.PORTBADDR8
address_b[8] => ram_block1a246.PORTBADDR8
address_b[8] => ram_block1a247.PORTBADDR8
address_b[8] => ram_block1a248.PORTBADDR8
address_b[8] => ram_block1a249.PORTBADDR8
address_b[8] => ram_block1a250.PORTBADDR8
address_b[8] => ram_block1a251.PORTBADDR8
address_b[8] => ram_block1a252.PORTBADDR8
address_b[8] => ram_block1a253.PORTBADDR8
address_b[8] => ram_block1a254.PORTBADDR8
address_b[8] => ram_block1a255.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[9] => ram_block1a128.PORTBADDR9
address_b[9] => ram_block1a129.PORTBADDR9
address_b[9] => ram_block1a130.PORTBADDR9
address_b[9] => ram_block1a131.PORTBADDR9
address_b[9] => ram_block1a132.PORTBADDR9
address_b[9] => ram_block1a133.PORTBADDR9
address_b[9] => ram_block1a134.PORTBADDR9
address_b[9] => ram_block1a135.PORTBADDR9
address_b[9] => ram_block1a136.PORTBADDR9
address_b[9] => ram_block1a137.PORTBADDR9
address_b[9] => ram_block1a138.PORTBADDR9
address_b[9] => ram_block1a139.PORTBADDR9
address_b[9] => ram_block1a140.PORTBADDR9
address_b[9] => ram_block1a141.PORTBADDR9
address_b[9] => ram_block1a142.PORTBADDR9
address_b[9] => ram_block1a143.PORTBADDR9
address_b[9] => ram_block1a144.PORTBADDR9
address_b[9] => ram_block1a145.PORTBADDR9
address_b[9] => ram_block1a146.PORTBADDR9
address_b[9] => ram_block1a147.PORTBADDR9
address_b[9] => ram_block1a148.PORTBADDR9
address_b[9] => ram_block1a149.PORTBADDR9
address_b[9] => ram_block1a150.PORTBADDR9
address_b[9] => ram_block1a151.PORTBADDR9
address_b[9] => ram_block1a152.PORTBADDR9
address_b[9] => ram_block1a153.PORTBADDR9
address_b[9] => ram_block1a154.PORTBADDR9
address_b[9] => ram_block1a155.PORTBADDR9
address_b[9] => ram_block1a156.PORTBADDR9
address_b[9] => ram_block1a157.PORTBADDR9
address_b[9] => ram_block1a158.PORTBADDR9
address_b[9] => ram_block1a159.PORTBADDR9
address_b[9] => ram_block1a160.PORTBADDR9
address_b[9] => ram_block1a161.PORTBADDR9
address_b[9] => ram_block1a162.PORTBADDR9
address_b[9] => ram_block1a163.PORTBADDR9
address_b[9] => ram_block1a164.PORTBADDR9
address_b[9] => ram_block1a165.PORTBADDR9
address_b[9] => ram_block1a166.PORTBADDR9
address_b[9] => ram_block1a167.PORTBADDR9
address_b[9] => ram_block1a168.PORTBADDR9
address_b[9] => ram_block1a169.PORTBADDR9
address_b[9] => ram_block1a170.PORTBADDR9
address_b[9] => ram_block1a171.PORTBADDR9
address_b[9] => ram_block1a172.PORTBADDR9
address_b[9] => ram_block1a173.PORTBADDR9
address_b[9] => ram_block1a174.PORTBADDR9
address_b[9] => ram_block1a175.PORTBADDR9
address_b[9] => ram_block1a176.PORTBADDR9
address_b[9] => ram_block1a177.PORTBADDR9
address_b[9] => ram_block1a178.PORTBADDR9
address_b[9] => ram_block1a179.PORTBADDR9
address_b[9] => ram_block1a180.PORTBADDR9
address_b[9] => ram_block1a181.PORTBADDR9
address_b[9] => ram_block1a182.PORTBADDR9
address_b[9] => ram_block1a183.PORTBADDR9
address_b[9] => ram_block1a184.PORTBADDR9
address_b[9] => ram_block1a185.PORTBADDR9
address_b[9] => ram_block1a186.PORTBADDR9
address_b[9] => ram_block1a187.PORTBADDR9
address_b[9] => ram_block1a188.PORTBADDR9
address_b[9] => ram_block1a189.PORTBADDR9
address_b[9] => ram_block1a190.PORTBADDR9
address_b[9] => ram_block1a191.PORTBADDR9
address_b[9] => ram_block1a192.PORTBADDR9
address_b[9] => ram_block1a193.PORTBADDR9
address_b[9] => ram_block1a194.PORTBADDR9
address_b[9] => ram_block1a195.PORTBADDR9
address_b[9] => ram_block1a196.PORTBADDR9
address_b[9] => ram_block1a197.PORTBADDR9
address_b[9] => ram_block1a198.PORTBADDR9
address_b[9] => ram_block1a199.PORTBADDR9
address_b[9] => ram_block1a200.PORTBADDR9
address_b[9] => ram_block1a201.PORTBADDR9
address_b[9] => ram_block1a202.PORTBADDR9
address_b[9] => ram_block1a203.PORTBADDR9
address_b[9] => ram_block1a204.PORTBADDR9
address_b[9] => ram_block1a205.PORTBADDR9
address_b[9] => ram_block1a206.PORTBADDR9
address_b[9] => ram_block1a207.PORTBADDR9
address_b[9] => ram_block1a208.PORTBADDR9
address_b[9] => ram_block1a209.PORTBADDR9
address_b[9] => ram_block1a210.PORTBADDR9
address_b[9] => ram_block1a211.PORTBADDR9
address_b[9] => ram_block1a212.PORTBADDR9
address_b[9] => ram_block1a213.PORTBADDR9
address_b[9] => ram_block1a214.PORTBADDR9
address_b[9] => ram_block1a215.PORTBADDR9
address_b[9] => ram_block1a216.PORTBADDR9
address_b[9] => ram_block1a217.PORTBADDR9
address_b[9] => ram_block1a218.PORTBADDR9
address_b[9] => ram_block1a219.PORTBADDR9
address_b[9] => ram_block1a220.PORTBADDR9
address_b[9] => ram_block1a221.PORTBADDR9
address_b[9] => ram_block1a222.PORTBADDR9
address_b[9] => ram_block1a223.PORTBADDR9
address_b[9] => ram_block1a224.PORTBADDR9
address_b[9] => ram_block1a225.PORTBADDR9
address_b[9] => ram_block1a226.PORTBADDR9
address_b[9] => ram_block1a227.PORTBADDR9
address_b[9] => ram_block1a228.PORTBADDR9
address_b[9] => ram_block1a229.PORTBADDR9
address_b[9] => ram_block1a230.PORTBADDR9
address_b[9] => ram_block1a231.PORTBADDR9
address_b[9] => ram_block1a232.PORTBADDR9
address_b[9] => ram_block1a233.PORTBADDR9
address_b[9] => ram_block1a234.PORTBADDR9
address_b[9] => ram_block1a235.PORTBADDR9
address_b[9] => ram_block1a236.PORTBADDR9
address_b[9] => ram_block1a237.PORTBADDR9
address_b[9] => ram_block1a238.PORTBADDR9
address_b[9] => ram_block1a239.PORTBADDR9
address_b[9] => ram_block1a240.PORTBADDR9
address_b[9] => ram_block1a241.PORTBADDR9
address_b[9] => ram_block1a242.PORTBADDR9
address_b[9] => ram_block1a243.PORTBADDR9
address_b[9] => ram_block1a244.PORTBADDR9
address_b[9] => ram_block1a245.PORTBADDR9
address_b[9] => ram_block1a246.PORTBADDR9
address_b[9] => ram_block1a247.PORTBADDR9
address_b[9] => ram_block1a248.PORTBADDR9
address_b[9] => ram_block1a249.PORTBADDR9
address_b[9] => ram_block1a250.PORTBADDR9
address_b[9] => ram_block1a251.PORTBADDR9
address_b[9] => ram_block1a252.PORTBADDR9
address_b[9] => ram_block1a253.PORTBADDR9
address_b[9] => ram_block1a254.PORTBADDR9
address_b[9] => ram_block1a255.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_a[128] => ram_block1a128.PORTADATAIN
data_a[129] => ram_block1a129.PORTADATAIN
data_a[130] => ram_block1a130.PORTADATAIN
data_a[131] => ram_block1a131.PORTADATAIN
data_a[132] => ram_block1a132.PORTADATAIN
data_a[133] => ram_block1a133.PORTADATAIN
data_a[134] => ram_block1a134.PORTADATAIN
data_a[135] => ram_block1a135.PORTADATAIN
data_a[136] => ram_block1a136.PORTADATAIN
data_a[137] => ram_block1a137.PORTADATAIN
data_a[138] => ram_block1a138.PORTADATAIN
data_a[139] => ram_block1a139.PORTADATAIN
data_a[140] => ram_block1a140.PORTADATAIN
data_a[141] => ram_block1a141.PORTADATAIN
data_a[142] => ram_block1a142.PORTADATAIN
data_a[143] => ram_block1a143.PORTADATAIN
data_a[144] => ram_block1a144.PORTADATAIN
data_a[145] => ram_block1a145.PORTADATAIN
data_a[146] => ram_block1a146.PORTADATAIN
data_a[147] => ram_block1a147.PORTADATAIN
data_a[148] => ram_block1a148.PORTADATAIN
data_a[149] => ram_block1a149.PORTADATAIN
data_a[150] => ram_block1a150.PORTADATAIN
data_a[151] => ram_block1a151.PORTADATAIN
data_a[152] => ram_block1a152.PORTADATAIN
data_a[153] => ram_block1a153.PORTADATAIN
data_a[154] => ram_block1a154.PORTADATAIN
data_a[155] => ram_block1a155.PORTADATAIN
data_a[156] => ram_block1a156.PORTADATAIN
data_a[157] => ram_block1a157.PORTADATAIN
data_a[158] => ram_block1a158.PORTADATAIN
data_a[159] => ram_block1a159.PORTADATAIN
data_a[160] => ram_block1a160.PORTADATAIN
data_a[161] => ram_block1a161.PORTADATAIN
data_a[162] => ram_block1a162.PORTADATAIN
data_a[163] => ram_block1a163.PORTADATAIN
data_a[164] => ram_block1a164.PORTADATAIN
data_a[165] => ram_block1a165.PORTADATAIN
data_a[166] => ram_block1a166.PORTADATAIN
data_a[167] => ram_block1a167.PORTADATAIN
data_a[168] => ram_block1a168.PORTADATAIN
data_a[169] => ram_block1a169.PORTADATAIN
data_a[170] => ram_block1a170.PORTADATAIN
data_a[171] => ram_block1a171.PORTADATAIN
data_a[172] => ram_block1a172.PORTADATAIN
data_a[173] => ram_block1a173.PORTADATAIN
data_a[174] => ram_block1a174.PORTADATAIN
data_a[175] => ram_block1a175.PORTADATAIN
data_a[176] => ram_block1a176.PORTADATAIN
data_a[177] => ram_block1a177.PORTADATAIN
data_a[178] => ram_block1a178.PORTADATAIN
data_a[179] => ram_block1a179.PORTADATAIN
data_a[180] => ram_block1a180.PORTADATAIN
data_a[181] => ram_block1a181.PORTADATAIN
data_a[182] => ram_block1a182.PORTADATAIN
data_a[183] => ram_block1a183.PORTADATAIN
data_a[184] => ram_block1a184.PORTADATAIN
data_a[185] => ram_block1a185.PORTADATAIN
data_a[186] => ram_block1a186.PORTADATAIN
data_a[187] => ram_block1a187.PORTADATAIN
data_a[188] => ram_block1a188.PORTADATAIN
data_a[189] => ram_block1a189.PORTADATAIN
data_a[190] => ram_block1a190.PORTADATAIN
data_a[191] => ram_block1a191.PORTADATAIN
data_a[192] => ram_block1a192.PORTADATAIN
data_a[193] => ram_block1a193.PORTADATAIN
data_a[194] => ram_block1a194.PORTADATAIN
data_a[195] => ram_block1a195.PORTADATAIN
data_a[196] => ram_block1a196.PORTADATAIN
data_a[197] => ram_block1a197.PORTADATAIN
data_a[198] => ram_block1a198.PORTADATAIN
data_a[199] => ram_block1a199.PORTADATAIN
data_a[200] => ram_block1a200.PORTADATAIN
data_a[201] => ram_block1a201.PORTADATAIN
data_a[202] => ram_block1a202.PORTADATAIN
data_a[203] => ram_block1a203.PORTADATAIN
data_a[204] => ram_block1a204.PORTADATAIN
data_a[205] => ram_block1a205.PORTADATAIN
data_a[206] => ram_block1a206.PORTADATAIN
data_a[207] => ram_block1a207.PORTADATAIN
data_a[208] => ram_block1a208.PORTADATAIN
data_a[209] => ram_block1a209.PORTADATAIN
data_a[210] => ram_block1a210.PORTADATAIN
data_a[211] => ram_block1a211.PORTADATAIN
data_a[212] => ram_block1a212.PORTADATAIN
data_a[213] => ram_block1a213.PORTADATAIN
data_a[214] => ram_block1a214.PORTADATAIN
data_a[215] => ram_block1a215.PORTADATAIN
data_a[216] => ram_block1a216.PORTADATAIN
data_a[217] => ram_block1a217.PORTADATAIN
data_a[218] => ram_block1a218.PORTADATAIN
data_a[219] => ram_block1a219.PORTADATAIN
data_a[220] => ram_block1a220.PORTADATAIN
data_a[221] => ram_block1a221.PORTADATAIN
data_a[222] => ram_block1a222.PORTADATAIN
data_a[223] => ram_block1a223.PORTADATAIN
data_a[224] => ram_block1a224.PORTADATAIN
data_a[225] => ram_block1a225.PORTADATAIN
data_a[226] => ram_block1a226.PORTADATAIN
data_a[227] => ram_block1a227.PORTADATAIN
data_a[228] => ram_block1a228.PORTADATAIN
data_a[229] => ram_block1a229.PORTADATAIN
data_a[230] => ram_block1a230.PORTADATAIN
data_a[231] => ram_block1a231.PORTADATAIN
data_a[232] => ram_block1a232.PORTADATAIN
data_a[233] => ram_block1a233.PORTADATAIN
data_a[234] => ram_block1a234.PORTADATAIN
data_a[235] => ram_block1a235.PORTADATAIN
data_a[236] => ram_block1a236.PORTADATAIN
data_a[237] => ram_block1a237.PORTADATAIN
data_a[238] => ram_block1a238.PORTADATAIN
data_a[239] => ram_block1a239.PORTADATAIN
data_a[240] => ram_block1a240.PORTADATAIN
data_a[241] => ram_block1a241.PORTADATAIN
data_a[242] => ram_block1a242.PORTADATAIN
data_a[243] => ram_block1a243.PORTADATAIN
data_a[244] => ram_block1a244.PORTADATAIN
data_a[245] => ram_block1a245.PORTADATAIN
data_a[246] => ram_block1a246.PORTADATAIN
data_a[247] => ram_block1a247.PORTADATAIN
data_a[248] => ram_block1a248.PORTADATAIN
data_a[249] => ram_block1a249.PORTADATAIN
data_a[250] => ram_block1a250.PORTADATAIN
data_a[251] => ram_block1a251.PORTADATAIN
data_a[252] => ram_block1a252.PORTADATAIN
data_a[253] => ram_block1a253.PORTADATAIN
data_a[254] => ram_block1a254.PORTADATAIN
data_a[255] => ram_block1a255.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
q_b[128] <= ram_block1a128.PORTBDATAOUT
q_b[129] <= ram_block1a129.PORTBDATAOUT
q_b[130] <= ram_block1a130.PORTBDATAOUT
q_b[131] <= ram_block1a131.PORTBDATAOUT
q_b[132] <= ram_block1a132.PORTBDATAOUT
q_b[133] <= ram_block1a133.PORTBDATAOUT
q_b[134] <= ram_block1a134.PORTBDATAOUT
q_b[135] <= ram_block1a135.PORTBDATAOUT
q_b[136] <= ram_block1a136.PORTBDATAOUT
q_b[137] <= ram_block1a137.PORTBDATAOUT
q_b[138] <= ram_block1a138.PORTBDATAOUT
q_b[139] <= ram_block1a139.PORTBDATAOUT
q_b[140] <= ram_block1a140.PORTBDATAOUT
q_b[141] <= ram_block1a141.PORTBDATAOUT
q_b[142] <= ram_block1a142.PORTBDATAOUT
q_b[143] <= ram_block1a143.PORTBDATAOUT
q_b[144] <= ram_block1a144.PORTBDATAOUT
q_b[145] <= ram_block1a145.PORTBDATAOUT
q_b[146] <= ram_block1a146.PORTBDATAOUT
q_b[147] <= ram_block1a147.PORTBDATAOUT
q_b[148] <= ram_block1a148.PORTBDATAOUT
q_b[149] <= ram_block1a149.PORTBDATAOUT
q_b[150] <= ram_block1a150.PORTBDATAOUT
q_b[151] <= ram_block1a151.PORTBDATAOUT
q_b[152] <= ram_block1a152.PORTBDATAOUT
q_b[153] <= ram_block1a153.PORTBDATAOUT
q_b[154] <= ram_block1a154.PORTBDATAOUT
q_b[155] <= ram_block1a155.PORTBDATAOUT
q_b[156] <= ram_block1a156.PORTBDATAOUT
q_b[157] <= ram_block1a157.PORTBDATAOUT
q_b[158] <= ram_block1a158.PORTBDATAOUT
q_b[159] <= ram_block1a159.PORTBDATAOUT
q_b[160] <= ram_block1a160.PORTBDATAOUT
q_b[161] <= ram_block1a161.PORTBDATAOUT
q_b[162] <= ram_block1a162.PORTBDATAOUT
q_b[163] <= ram_block1a163.PORTBDATAOUT
q_b[164] <= ram_block1a164.PORTBDATAOUT
q_b[165] <= ram_block1a165.PORTBDATAOUT
q_b[166] <= ram_block1a166.PORTBDATAOUT
q_b[167] <= ram_block1a167.PORTBDATAOUT
q_b[168] <= ram_block1a168.PORTBDATAOUT
q_b[169] <= ram_block1a169.PORTBDATAOUT
q_b[170] <= ram_block1a170.PORTBDATAOUT
q_b[171] <= ram_block1a171.PORTBDATAOUT
q_b[172] <= ram_block1a172.PORTBDATAOUT
q_b[173] <= ram_block1a173.PORTBDATAOUT
q_b[174] <= ram_block1a174.PORTBDATAOUT
q_b[175] <= ram_block1a175.PORTBDATAOUT
q_b[176] <= ram_block1a176.PORTBDATAOUT
q_b[177] <= ram_block1a177.PORTBDATAOUT
q_b[178] <= ram_block1a178.PORTBDATAOUT
q_b[179] <= ram_block1a179.PORTBDATAOUT
q_b[180] <= ram_block1a180.PORTBDATAOUT
q_b[181] <= ram_block1a181.PORTBDATAOUT
q_b[182] <= ram_block1a182.PORTBDATAOUT
q_b[183] <= ram_block1a183.PORTBDATAOUT
q_b[184] <= ram_block1a184.PORTBDATAOUT
q_b[185] <= ram_block1a185.PORTBDATAOUT
q_b[186] <= ram_block1a186.PORTBDATAOUT
q_b[187] <= ram_block1a187.PORTBDATAOUT
q_b[188] <= ram_block1a188.PORTBDATAOUT
q_b[189] <= ram_block1a189.PORTBDATAOUT
q_b[190] <= ram_block1a190.PORTBDATAOUT
q_b[191] <= ram_block1a191.PORTBDATAOUT
q_b[192] <= ram_block1a192.PORTBDATAOUT
q_b[193] <= ram_block1a193.PORTBDATAOUT
q_b[194] <= ram_block1a194.PORTBDATAOUT
q_b[195] <= ram_block1a195.PORTBDATAOUT
q_b[196] <= ram_block1a196.PORTBDATAOUT
q_b[197] <= ram_block1a197.PORTBDATAOUT
q_b[198] <= ram_block1a198.PORTBDATAOUT
q_b[199] <= ram_block1a199.PORTBDATAOUT
q_b[200] <= ram_block1a200.PORTBDATAOUT
q_b[201] <= ram_block1a201.PORTBDATAOUT
q_b[202] <= ram_block1a202.PORTBDATAOUT
q_b[203] <= ram_block1a203.PORTBDATAOUT
q_b[204] <= ram_block1a204.PORTBDATAOUT
q_b[205] <= ram_block1a205.PORTBDATAOUT
q_b[206] <= ram_block1a206.PORTBDATAOUT
q_b[207] <= ram_block1a207.PORTBDATAOUT
q_b[208] <= ram_block1a208.PORTBDATAOUT
q_b[209] <= ram_block1a209.PORTBDATAOUT
q_b[210] <= ram_block1a210.PORTBDATAOUT
q_b[211] <= ram_block1a211.PORTBDATAOUT
q_b[212] <= ram_block1a212.PORTBDATAOUT
q_b[213] <= ram_block1a213.PORTBDATAOUT
q_b[214] <= ram_block1a214.PORTBDATAOUT
q_b[215] <= ram_block1a215.PORTBDATAOUT
q_b[216] <= ram_block1a216.PORTBDATAOUT
q_b[217] <= ram_block1a217.PORTBDATAOUT
q_b[218] <= ram_block1a218.PORTBDATAOUT
q_b[219] <= ram_block1a219.PORTBDATAOUT
q_b[220] <= ram_block1a220.PORTBDATAOUT
q_b[221] <= ram_block1a221.PORTBDATAOUT
q_b[222] <= ram_block1a222.PORTBDATAOUT
q_b[223] <= ram_block1a223.PORTBDATAOUT
q_b[224] <= ram_block1a224.PORTBDATAOUT
q_b[225] <= ram_block1a225.PORTBDATAOUT
q_b[226] <= ram_block1a226.PORTBDATAOUT
q_b[227] <= ram_block1a227.PORTBDATAOUT
q_b[228] <= ram_block1a228.PORTBDATAOUT
q_b[229] <= ram_block1a229.PORTBDATAOUT
q_b[230] <= ram_block1a230.PORTBDATAOUT
q_b[231] <= ram_block1a231.PORTBDATAOUT
q_b[232] <= ram_block1a232.PORTBDATAOUT
q_b[233] <= ram_block1a233.PORTBDATAOUT
q_b[234] <= ram_block1a234.PORTBDATAOUT
q_b[235] <= ram_block1a235.PORTBDATAOUT
q_b[236] <= ram_block1a236.PORTBDATAOUT
q_b[237] <= ram_block1a237.PORTBDATAOUT
q_b[238] <= ram_block1a238.PORTBDATAOUT
q_b[239] <= ram_block1a239.PORTBDATAOUT
q_b[240] <= ram_block1a240.PORTBDATAOUT
q_b[241] <= ram_block1a241.PORTBDATAOUT
q_b[242] <= ram_block1a242.PORTBDATAOUT
q_b[243] <= ram_block1a243.PORTBDATAOUT
q_b[244] <= ram_block1a244.PORTBDATAOUT
q_b[245] <= ram_block1a245.PORTBDATAOUT
q_b[246] <= ram_block1a246.PORTBDATAOUT
q_b[247] <= ram_block1a247.PORTBDATAOUT
q_b[248] <= ram_block1a248.PORTBDATAOUT
q_b[249] <= ram_block1a249.PORTBDATAOUT
q_b[250] <= ram_block1a250.PORTBDATAOUT
q_b[251] <= ram_block1a251.PORTBDATAOUT
q_b[252] <= ram_block1a252.PORTBDATAOUT
q_b[253] <= ram_block1a253.PORTBDATAOUT
q_b[254] <= ram_block1a254.PORTBDATAOUT
q_b[255] <= ram_block1a255.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a128.PORTAWE
wren_a => ram_block1a129.PORTAWE
wren_a => ram_block1a130.PORTAWE
wren_a => ram_block1a131.PORTAWE
wren_a => ram_block1a132.PORTAWE
wren_a => ram_block1a133.PORTAWE
wren_a => ram_block1a134.PORTAWE
wren_a => ram_block1a135.PORTAWE
wren_a => ram_block1a136.PORTAWE
wren_a => ram_block1a137.PORTAWE
wren_a => ram_block1a138.PORTAWE
wren_a => ram_block1a139.PORTAWE
wren_a => ram_block1a140.PORTAWE
wren_a => ram_block1a141.PORTAWE
wren_a => ram_block1a142.PORTAWE
wren_a => ram_block1a143.PORTAWE
wren_a => ram_block1a144.PORTAWE
wren_a => ram_block1a145.PORTAWE
wren_a => ram_block1a146.PORTAWE
wren_a => ram_block1a147.PORTAWE
wren_a => ram_block1a148.PORTAWE
wren_a => ram_block1a149.PORTAWE
wren_a => ram_block1a150.PORTAWE
wren_a => ram_block1a151.PORTAWE
wren_a => ram_block1a152.PORTAWE
wren_a => ram_block1a153.PORTAWE
wren_a => ram_block1a154.PORTAWE
wren_a => ram_block1a155.PORTAWE
wren_a => ram_block1a156.PORTAWE
wren_a => ram_block1a157.PORTAWE
wren_a => ram_block1a158.PORTAWE
wren_a => ram_block1a159.PORTAWE
wren_a => ram_block1a160.PORTAWE
wren_a => ram_block1a161.PORTAWE
wren_a => ram_block1a162.PORTAWE
wren_a => ram_block1a163.PORTAWE
wren_a => ram_block1a164.PORTAWE
wren_a => ram_block1a165.PORTAWE
wren_a => ram_block1a166.PORTAWE
wren_a => ram_block1a167.PORTAWE
wren_a => ram_block1a168.PORTAWE
wren_a => ram_block1a169.PORTAWE
wren_a => ram_block1a170.PORTAWE
wren_a => ram_block1a171.PORTAWE
wren_a => ram_block1a172.PORTAWE
wren_a => ram_block1a173.PORTAWE
wren_a => ram_block1a174.PORTAWE
wren_a => ram_block1a175.PORTAWE
wren_a => ram_block1a176.PORTAWE
wren_a => ram_block1a177.PORTAWE
wren_a => ram_block1a178.PORTAWE
wren_a => ram_block1a179.PORTAWE
wren_a => ram_block1a180.PORTAWE
wren_a => ram_block1a181.PORTAWE
wren_a => ram_block1a182.PORTAWE
wren_a => ram_block1a183.PORTAWE
wren_a => ram_block1a184.PORTAWE
wren_a => ram_block1a185.PORTAWE
wren_a => ram_block1a186.PORTAWE
wren_a => ram_block1a187.PORTAWE
wren_a => ram_block1a188.PORTAWE
wren_a => ram_block1a189.PORTAWE
wren_a => ram_block1a190.PORTAWE
wren_a => ram_block1a191.PORTAWE
wren_a => ram_block1a192.PORTAWE
wren_a => ram_block1a193.PORTAWE
wren_a => ram_block1a194.PORTAWE
wren_a => ram_block1a195.PORTAWE
wren_a => ram_block1a196.PORTAWE
wren_a => ram_block1a197.PORTAWE
wren_a => ram_block1a198.PORTAWE
wren_a => ram_block1a199.PORTAWE
wren_a => ram_block1a200.PORTAWE
wren_a => ram_block1a201.PORTAWE
wren_a => ram_block1a202.PORTAWE
wren_a => ram_block1a203.PORTAWE
wren_a => ram_block1a204.PORTAWE
wren_a => ram_block1a205.PORTAWE
wren_a => ram_block1a206.PORTAWE
wren_a => ram_block1a207.PORTAWE
wren_a => ram_block1a208.PORTAWE
wren_a => ram_block1a209.PORTAWE
wren_a => ram_block1a210.PORTAWE
wren_a => ram_block1a211.PORTAWE
wren_a => ram_block1a212.PORTAWE
wren_a => ram_block1a213.PORTAWE
wren_a => ram_block1a214.PORTAWE
wren_a => ram_block1a215.PORTAWE
wren_a => ram_block1a216.PORTAWE
wren_a => ram_block1a217.PORTAWE
wren_a => ram_block1a218.PORTAWE
wren_a => ram_block1a219.PORTAWE
wren_a => ram_block1a220.PORTAWE
wren_a => ram_block1a221.PORTAWE
wren_a => ram_block1a222.PORTAWE
wren_a => ram_block1a223.PORTAWE
wren_a => ram_block1a224.PORTAWE
wren_a => ram_block1a225.PORTAWE
wren_a => ram_block1a226.PORTAWE
wren_a => ram_block1a227.PORTAWE
wren_a => ram_block1a228.PORTAWE
wren_a => ram_block1a229.PORTAWE
wren_a => ram_block1a230.PORTAWE
wren_a => ram_block1a231.PORTAWE
wren_a => ram_block1a232.PORTAWE
wren_a => ram_block1a233.PORTAWE
wren_a => ram_block1a234.PORTAWE
wren_a => ram_block1a235.PORTAWE
wren_a => ram_block1a236.PORTAWE
wren_a => ram_block1a237.PORTAWE
wren_a => ram_block1a238.PORTAWE
wren_a => ram_block1a239.PORTAWE
wren_a => ram_block1a240.PORTAWE
wren_a => ram_block1a241.PORTAWE
wren_a => ram_block1a242.PORTAWE
wren_a => ram_block1a243.PORTAWE
wren_a => ram_block1a244.PORTAWE
wren_a => ram_block1a245.PORTAWE
wren_a => ram_block1a246.PORTAWE
wren_a => ram_block1a247.PORTAWE
wren_a => ram_block1a248.PORTAWE
wren_a => ram_block1a249.PORTAWE
wren_a => ram_block1a250.PORTAWE
wren_a => ram_block1a251.PORTAWE
wren_a => ram_block1a252.PORTAWE
wren_a => ram_block1a253.PORTAWE
wren_a => ram_block1a254.PORTAWE
wren_a => ram_block1a255.PORTAWE


|top|framerate_calc:V6
clk => frame_count[0].CLK
clk => frame_count[1].CLK
clk => frame_count[2].CLK
clk => frame_count[3].CLK
clk => frame_count[4].CLK
clk => frame_count[5].CLK
clk => frame_count[6].CLK
clk => frame_count[7].CLK
clk => frame_rate[0]~reg0.CLK
clk => frame_rate[1]~reg0.CLK
clk => frame_rate[2]~reg0.CLK
clk => frame_rate[3]~reg0.CLK
clk => frame_rate[4]~reg0.CLK
clk => frame_rate[5]~reg0.CLK
clk => frame_rate[6]~reg0.CLK
clk => frame_rate[7]~reg0.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => state~1.DATAIN
wr_addr[0] => Equal1.IN19
wr_addr[1] => Equal1.IN18
wr_addr[2] => Equal1.IN17
wr_addr[3] => Equal1.IN16
wr_addr[4] => Equal1.IN15
wr_addr[5] => Equal1.IN14
wr_addr[6] => Equal1.IN13
wr_addr[7] => Equal1.IN12
wr_addr[8] => Equal1.IN11
wr_addr[9] => Equal1.IN10
frame_rate[0] <= frame_rate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[1] <= frame_rate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[2] <= frame_rate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[3] <= frame_rate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[4] <= frame_rate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[5] <= frame_rate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[6] <= frame_rate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_rate[7] <= frame_rate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ray_FSM:V7
clk => invdist_out[0]~reg0.CLK
clk => invdist_out[1]~reg0.CLK
clk => invdist_out[2]~reg0.CLK
clk => invdist_out[3]~reg0.CLK
clk => invdist_out[4]~reg0.CLK
clk => invdist_out[5]~reg0.CLK
clk => invdist_out[6]~reg0.CLK
clk => invdist_out[7]~reg0.CLK
clk => invdist_out[8]~reg0.CLK
clk => invdist_out[9]~reg0.CLK
clk => invdist_out[10]~reg0.CLK
clk => invdist_out[11]~reg0.CLK
clk => invdist_out[12]~reg0.CLK
clk => invdist_out[13]~reg0.CLK
clk => invdist_out[14]~reg0.CLK
clk => invdist_out[15]~reg0.CLK
clk => invdist_out[16]~reg0.CLK
clk => invdist_out[17]~reg0.CLK
clk => invdist_out[18]~reg0.CLK
clk => invdist_out[19]~reg0.CLK
clk => invdist_out[20]~reg0.CLK
clk => invdist_out[21]~reg0.CLK
clk => invdist_out[22]~reg0.CLK
clk => invdist_out[23]~reg0.CLK
clk => invdist_out[24]~reg0.CLK
clk => invdist_out[25]~reg0.CLK
clk => invdist_out[26]~reg0.CLK
clk => invdist_out[27]~reg0.CLK
clk => invdist_out[28]~reg0.CLK
clk => invdist_out[29]~reg0.CLK
clk => invdist_out[30]~reg0.CLK
clk => invdist_out[31]~reg0.CLK
clk => invline[0]~reg0.CLK
clk => invline[1]~reg0.CLK
clk => invline[2]~reg0.CLK
clk => invline[3]~reg0.CLK
clk => invline[4]~reg0.CLK
clk => invline[5]~reg0.CLK
clk => invline[6]~reg0.CLK
clk => invline[7]~reg0.CLK
clk => invline[8]~reg0.CLK
clk => invline[9]~reg0.CLK
clk => invline[10]~reg0.CLK
clk => invline[11]~reg0.CLK
clk => invline[12]~reg0.CLK
clk => invline[13]~reg0.CLK
clk => invline[14]~reg0.CLK
clk => invline[15]~reg0.CLK
clk => invline[16]~reg0.CLK
clk => invline[17]~reg0.CLK
clk => invline[18]~reg0.CLK
clk => invline[19]~reg0.CLK
clk => invline[20]~reg0.CLK
clk => invline[21]~reg0.CLK
clk => invline[22]~reg0.CLK
clk => invline[23]~reg0.CLK
clk => invline[24]~reg0.CLK
clk => invline[25]~reg0.CLK
clk => invline[26]~reg0.CLK
clk => invline[27]~reg0.CLK
clk => invline[28]~reg0.CLK
clk => invline[29]~reg0.CLK
clk => invline[30]~reg0.CLK
clk => invline[31]~reg0.CLK
clk => line_minus_h[0]~reg0.CLK
clk => line_minus_h[1]~reg0.CLK
clk => line_minus_h[2]~reg0.CLK
clk => line_minus_h[3]~reg0.CLK
clk => line_minus_h[4]~reg0.CLK
clk => line_minus_h[5]~reg0.CLK
clk => line_minus_h[6]~reg0.CLK
clk => line_minus_h[7]~reg0.CLK
clk => line_minus_h[8]~reg0.CLK
clk => line_minus_h[9]~reg0.CLK
clk => line_minus_h[10]~reg0.CLK
clk => line_minus_h[11]~reg0.CLK
clk => line_minus_h[12]~reg0.CLK
clk => line_minus_h[13]~reg0.CLK
clk => line_minus_h[14]~reg0.CLK
clk => line_minus_h[15]~reg0.CLK
clk => line_minus_h[16]~reg0.CLK
clk => line_minus_h[17]~reg0.CLK
clk => line_minus_h[18]~reg0.CLK
clk => line_minus_h[19]~reg0.CLK
clk => line_minus_h[20]~reg0.CLK
clk => line_minus_h[21]~reg0.CLK
clk => line_minus_h[22]~reg0.CLK
clk => line_minus_h[23]~reg0.CLK
clk => line_minus_h[24]~reg0.CLK
clk => line_minus_h[25]~reg0.CLK
clk => line_minus_h[26]~reg0.CLK
clk => line_minus_h[27]~reg0.CLK
clk => line_minus_h[28]~reg0.CLK
clk => line_minus_h[29]~reg0.CLK
clk => line_minus_h[30]~reg0.CLK
clk => line_minus_h[31]~reg0.CLK
clk => drawEnd[0]~reg0.CLK
clk => drawEnd[1]~reg0.CLK
clk => drawEnd[2]~reg0.CLK
clk => drawEnd[3]~reg0.CLK
clk => drawEnd[4]~reg0.CLK
clk => drawEnd[5]~reg0.CLK
clk => drawEnd[6]~reg0.CLK
clk => drawEnd[7]~reg0.CLK
clk => drawEnd[8]~reg0.CLK
clk => drawEnd[9]~reg0.CLK
clk => drawEnd[10]~reg0.CLK
clk => drawEnd[11]~reg0.CLK
clk => drawEnd[12]~reg0.CLK
clk => drawEnd[13]~reg0.CLK
clk => drawEnd[14]~reg0.CLK
clk => drawEnd[15]~reg0.CLK
clk => drawEnd[16]~reg0.CLK
clk => drawEnd[17]~reg0.CLK
clk => drawEnd[18]~reg0.CLK
clk => drawEnd[19]~reg0.CLK
clk => drawEnd[20]~reg0.CLK
clk => drawEnd[21]~reg0.CLK
clk => drawEnd[22]~reg0.CLK
clk => drawEnd[23]~reg0.CLK
clk => drawEnd[24]~reg0.CLK
clk => drawEnd[25]~reg0.CLK
clk => drawEnd[26]~reg0.CLK
clk => drawEnd[27]~reg0.CLK
clk => drawEnd[28]~reg0.CLK
clk => drawEnd[29]~reg0.CLK
clk => drawEnd[30]~reg0.CLK
clk => drawEnd[31]~reg0.CLK
clk => drawStart[0]~reg0.CLK
clk => drawStart[1]~reg0.CLK
clk => drawStart[2]~reg0.CLK
clk => drawStart[3]~reg0.CLK
clk => drawStart[4]~reg0.CLK
clk => drawStart[5]~reg0.CLK
clk => drawStart[6]~reg0.CLK
clk => drawStart[7]~reg0.CLK
clk => drawStart[8]~reg0.CLK
clk => drawStart[9]~reg0.CLK
clk => drawStart[10]~reg0.CLK
clk => drawStart[11]~reg0.CLK
clk => drawStart[12]~reg0.CLK
clk => drawStart[13]~reg0.CLK
clk => drawStart[14]~reg0.CLK
clk => drawStart[15]~reg0.CLK
clk => drawStart[16]~reg0.CLK
clk => drawStart[17]~reg0.CLK
clk => drawStart[18]~reg0.CLK
clk => drawStart[19]~reg0.CLK
clk => drawStart[20]~reg0.CLK
clk => drawStart[21]~reg0.CLK
clk => drawStart[22]~reg0.CLK
clk => drawStart[23]~reg0.CLK
clk => drawStart[24]~reg0.CLK
clk => drawStart[25]~reg0.CLK
clk => drawStart[26]~reg0.CLK
clk => drawStart[27]~reg0.CLK
clk => drawStart[28]~reg0.CLK
clk => drawStart[29]~reg0.CLK
clk => drawStart[30]~reg0.CLK
clk => drawStart[31]~reg0.CLK
clk => tmpinvDistNum[0].CLK
clk => tmpinvDistNum[1].CLK
clk => tmpinvDistNum[2].CLK
clk => tmpinvDistNum[3].CLK
clk => tmpinvDistNum[4].CLK
clk => tmpinvDistNum[5].CLK
clk => tmpinvDistNum[6].CLK
clk => tmpinvDistNum[7].CLK
clk => tmpinvDistNum[8].CLK
clk => tmpinvDistNum[9].CLK
clk => tmpinvDistNum[10].CLK
clk => tmpinvDistNum[11].CLK
clk => tmpinvDistNum[12].CLK
clk => tmpinvDistNum[13].CLK
clk => tmpinvDistNum[14].CLK
clk => tmpinvDistNum[15].CLK
clk => tmpinvDistNum[16].CLK
clk => tmpinvDistNum[17].CLK
clk => tmpinvDistNum[18].CLK
clk => tmpinvDistNum[19].CLK
clk => tmpinvDistNum[20].CLK
clk => tmpinvDistNum[21].CLK
clk => tmpinvDistNum[22].CLK
clk => tmpinvDistNum[23].CLK
clk => tmpinvDistNum[24].CLK
clk => tmpinvDistNum[25].CLK
clk => tmpinvDistNum[26].CLK
clk => tmpinvDistNum[27].CLK
clk => tmpinvDistNum[28].CLK
clk => tmpinvDistNum[29].CLK
clk => tmpinvDistNum[30].CLK
clk => tmpinvDistNum[31].CLK
clk => tmpCount[0].CLK
clk => tmpCount[1].CLK
clk => tmpCount[2].CLK
clk => tmpCount[3].CLK
clk => tmpCount[4].CLK
clk => tmpCount[5].CLK
clk => tmpCount[6].CLK
clk => tmpCount[7].CLK
clk => tmpCount[8].CLK
clk => tmpCount[9].CLK
clk => tmpCount[10].CLK
clk => tmpCount[11].CLK
clk => tmpCount[12].CLK
clk => tmpCount[13].CLK
clk => tmpCount[14].CLK
clk => tmpCount[15].CLK
clk => tmpCount[16].CLK
clk => tmpCount[17].CLK
clk => tmpCount[18].CLK
clk => tmpCount[19].CLK
clk => tmpCount[20].CLK
clk => tmpCount[21].CLK
clk => tmpCount[22].CLK
clk => tmpCount[23].CLK
clk => tmpCount[24].CLK
clk => tmpCount[25].CLK
clk => tmpCount[26].CLK
clk => tmpCount[27].CLK
clk => tmpCount[28].CLK
clk => tmpCount[29].CLK
clk => tmpCount[30].CLK
clk => tmpCount[31].CLK
clk => tmplineNum[0].CLK
clk => tmplineNum[1].CLK
clk => tmplineNum[2].CLK
clk => tmplineNum[3].CLK
clk => tmplineNum[4].CLK
clk => tmplineNum[5].CLK
clk => tmplineNum[6].CLK
clk => tmplineNum[7].CLK
clk => tmplineNum[8].CLK
clk => tmplineNum[9].CLK
clk => tmplineNum[10].CLK
clk => tmplineNum[11].CLK
clk => tmplineNum[12].CLK
clk => tmplineNum[13].CLK
clk => tmplineNum[14].CLK
clk => tmplineNum[15].CLK
clk => tmplineNum[16].CLK
clk => tmplineNum[17].CLK
clk => tmplineNum[18].CLK
clk => tmplineNum[19].CLK
clk => tmplineNum[20].CLK
clk => tmplineNum[21].CLK
clk => tmplineNum[22].CLK
clk => tmplineNum[23].CLK
clk => tmplineNum[24].CLK
clk => tmplineNum[25].CLK
clk => tmplineNum[26].CLK
clk => tmplineNum[27].CLK
clk => tmplineNum[28].CLK
clk => tmplineNum[29].CLK
clk => tmplineNum[30].CLK
clk => tmplineNum[31].CLK
clk => bitselect[0].CLK
clk => bitselect[1].CLK
clk => bitselect[2].CLK
clk => bitselect[3].CLK
clk => bitselect[4].CLK
clk => bitselect[5].CLK
clk => bitselect[6].CLK
clk => bitselect[7].CLK
clk => bitselect[8].CLK
clk => bitselect[9].CLK
clk => bitselect[10].CLK
clk => bitselect[11].CLK
clk => bitselect[12].CLK
clk => bitselect[13].CLK
clk => bitselect[14].CLK
clk => bitselect[15].CLK
clk => bitselect[16].CLK
clk => bitselect[17].CLK
clk => bitselect[18].CLK
clk => bitselect[19].CLK
clk => bitselect[20].CLK
clk => bitselect[21].CLK
clk => bitselect[22].CLK
clk => bitselect[23].CLK
clk => bitselect[24].CLK
clk => bitselect[25].CLK
clk => bitselect[26].CLK
clk => bitselect[27].CLK
clk => bitselect[28].CLK
clk => bitselect[29].CLK
clk => bitselect[30].CLK
clk => bitselect[31].CLK
clk => remainder_invdist[0].CLK
clk => remainder_invdist[1].CLK
clk => remainder_invdist[2].CLK
clk => remainder_invdist[3].CLK
clk => remainder_invdist[4].CLK
clk => remainder_invdist[5].CLK
clk => remainder_invdist[6].CLK
clk => remainder_invdist[7].CLK
clk => remainder_invdist[8].CLK
clk => remainder_invdist[9].CLK
clk => remainder_invdist[10].CLK
clk => remainder_invdist[11].CLK
clk => remainder_invdist[12].CLK
clk => remainder_invdist[13].CLK
clk => remainder_invdist[14].CLK
clk => remainder_invdist[15].CLK
clk => remainder_invdist[16].CLK
clk => remainder_invdist[17].CLK
clk => remainder_invdist[18].CLK
clk => remainder_invdist[19].CLK
clk => remainder_invdist[20].CLK
clk => remainder_invdist[21].CLK
clk => remainder_invdist[22].CLK
clk => remainder_invdist[23].CLK
clk => remainder_invdist[24].CLK
clk => remainder_invdist[25].CLK
clk => remainder_invdist[26].CLK
clk => remainder_invdist[27].CLK
clk => remainder_invdist[28].CLK
clk => remainder_invdist[29].CLK
clk => remainder_invdist[30].CLK
clk => remainder_invline[0].CLK
clk => remainder_invline[1].CLK
clk => remainder_invline[2].CLK
clk => remainder_invline[3].CLK
clk => remainder_invline[4].CLK
clk => remainder_invline[5].CLK
clk => remainder_invline[6].CLK
clk => remainder_invline[7].CLK
clk => remainder_invline[8].CLK
clk => remainder_invline[9].CLK
clk => remainder_invline[10].CLK
clk => remainder_invline[11].CLK
clk => remainder_invline[12].CLK
clk => remainder_invline[13].CLK
clk => remainder_invline[14].CLK
clk => remainder_invline[15].CLK
clk => remainder_invline[16].CLK
clk => remainder_invline[17].CLK
clk => remainder_invline[18].CLK
clk => remainder_invline[19].CLK
clk => remainder_invline[20].CLK
clk => remainder_invline[21].CLK
clk => remainder_invline[22].CLK
clk => remainder_invline[23].CLK
clk => remainder_invline[24].CLK
clk => remainder_invline[25].CLK
clk => remainder_invline[26].CLK
clk => remainder_invline[27].CLK
clk => remainder_invline[28].CLK
clk => remainder_invline[29].CLK
clk => remainder_invline[30].CLK
clk => remainder_line[0].CLK
clk => remainder_line[1].CLK
clk => remainder_line[2].CLK
clk => remainder_line[3].CLK
clk => remainder_line[4].CLK
clk => remainder_line[5].CLK
clk => remainder_line[6].CLK
clk => remainder_line[7].CLK
clk => remainder_line[8].CLK
clk => remainder_line[9].CLK
clk => remainder_line[10].CLK
clk => remainder_line[11].CLK
clk => remainder_line[12].CLK
clk => remainder_line[13].CLK
clk => remainder_line[14].CLK
clk => remainder_line[15].CLK
clk => remainder_line[16].CLK
clk => remainder_line[17].CLK
clk => remainder_line[18].CLK
clk => remainder_line[19].CLK
clk => remainder_line[20].CLK
clk => remainder_line[21].CLK
clk => remainder_line[22].CLK
clk => remainder_line[23].CLK
clk => remainder_line[24].CLK
clk => remainder_line[25].CLK
clk => remainder_line[26].CLK
clk => remainder_line[27].CLK
clk => remainder_line[28].CLK
clk => remainder_line[29].CLK
clk => remainder_line[30].CLK
clk => invdist[0].CLK
clk => invdist[1].CLK
clk => invdist[2].CLK
clk => invdist[3].CLK
clk => invdist[4].CLK
clk => invdist[5].CLK
clk => invdist[6].CLK
clk => invdist[7].CLK
clk => invdist[8].CLK
clk => invdist[9].CLK
clk => invdist[10].CLK
clk => invdist[11].CLK
clk => invdist[12].CLK
clk => invdist[13].CLK
clk => invdist[14].CLK
clk => invdist[15].CLK
clk => invdist[16].CLK
clk => invdist[17].CLK
clk => invdist[18].CLK
clk => invdist[19].CLK
clk => invdist[20].CLK
clk => invdist[21].CLK
clk => invdist[22].CLK
clk => invdist[23].CLK
clk => invdist[24].CLK
clk => invdist[25].CLK
clk => invdist[26].CLK
clk => invdist[27].CLK
clk => invdist[28].CLK
clk => invdist[29].CLK
clk => invdist[30].CLK
clk => invdist[31].CLK
clk => invlineheight[0].CLK
clk => invlineheight[1].CLK
clk => invlineheight[2].CLK
clk => invlineheight[3].CLK
clk => invlineheight[4].CLK
clk => invlineheight[5].CLK
clk => invlineheight[6].CLK
clk => invlineheight[7].CLK
clk => invlineheight[8].CLK
clk => invlineheight[9].CLK
clk => invlineheight[10].CLK
clk => invlineheight[11].CLK
clk => invlineheight[12].CLK
clk => invlineheight[13].CLK
clk => invlineheight[14].CLK
clk => invlineheight[15].CLK
clk => invlineheight[16].CLK
clk => invlineheight[17].CLK
clk => invlineheight[18].CLK
clk => invlineheight[19].CLK
clk => invlineheight[20].CLK
clk => invlineheight[21].CLK
clk => invlineheight[22].CLK
clk => invlineheight[23].CLK
clk => invlineheight[24].CLK
clk => invlineheight[25].CLK
clk => invlineheight[26].CLK
clk => invlineheight[27].CLK
clk => invlineheight[28].CLK
clk => invlineheight[29].CLK
clk => invlineheight[30].CLK
clk => invlineheight[31].CLK
clk => lineheight[0].CLK
clk => lineheight[1].CLK
clk => lineheight[2].CLK
clk => lineheight[3].CLK
clk => lineheight[4].CLK
clk => lineheight[5].CLK
clk => lineheight[6].CLK
clk => lineheight[7].CLK
clk => lineheight[8].CLK
clk => lineheight[9].CLK
clk => lineheight[10].CLK
clk => lineheight[11].CLK
clk => lineheight[12].CLK
clk => lineheight[13].CLK
clk => lineheight[14].CLK
clk => lineheight[15].CLK
clk => lineheight[16].CLK
clk => lineheight[17].CLK
clk => lineheight[18].CLK
clk => lineheight[19].CLK
clk => lineheight[20].CLK
clk => lineheight[21].CLK
clk => lineheight[22].CLK
clk => lineheight[23].CLK
clk => lineheight[24].CLK
clk => lineheight[25].CLK
clk => lineheight[26].CLK
clk => lineheight[27].CLK
clk => lineheight[28].CLK
clk => lineheight[29].CLK
clk => lineheight[30].CLK
clk => lineheight[31].CLK
clk => countshift[0].CLK
clk => countshift[1].CLK
clk => countshift[2].CLK
clk => countshift[3].CLK
clk => countshift[4].CLK
clk => countshift[5].CLK
clk => countshift[6].CLK
clk => countshift[7].CLK
clk => countshift[8].CLK
clk => countshift[9].CLK
clk => countshift[10].CLK
clk => countshift[11].CLK
clk => countshift[12].CLK
clk => countshift[13].CLK
clk => countshift[14].CLK
clk => countshift[15].CLK
clk => countshift[16].CLK
clk => countshift[17].CLK
clk => countshift[18].CLK
clk => countshift[19].CLK
clk => countshift[20].CLK
clk => countshift[21].CLK
clk => countshift[22].CLK
clk => countshift[23].CLK
clk => countshift[24].CLK
clk => countshift[25].CLK
clk => countshift[26].CLK
clk => countshift[27].CLK
clk => countshift[28].CLK
clk => countshift[29].CLK
clk => countshift[30].CLK
clk => countshift[31].CLK
clk => inc[0].CLK
clk => inc[1].CLK
clk => inc[2].CLK
clk => inc[3].CLK
clk => inc[4].CLK
clk => colAddr[0].CLK
clk => colAddr[1].CLK
clk => colAddr[2].CLK
clk => colAddr[3].CLK
clk => colAddr[4].CLK
clk => colAddr[5].CLK
clk => colAddr[6].CLK
clk => colAddr[7].CLK
clk => colAddr[8].CLK
clk => colAddr[9].CLK
clk => mapSpot[0].CLK
clk => mapSpot[1].CLK
clk => mapSpot[2].CLK
clk => mapSpot[3].CLK
clk => rayPosY[0].CLK
clk => rayPosY[1].CLK
clk => rayPosY[2].CLK
clk => rayPosY[3].CLK
clk => rayPosY[4].CLK
clk => rayPosY[5].CLK
clk => rayPosY[6].CLK
clk => rayPosY[7].CLK
clk => rayPosY[8].CLK
clk => rayPosY[9].CLK
clk => rayPosY[10].CLK
clk => rayPosY[11].CLK
clk => rayPosY[12].CLK
clk => rayPosY[13].CLK
clk => rayPosY[14].CLK
clk => rayPosY[15].CLK
clk => rayPosY[16].CLK
clk => rayPosY[17].CLK
clk => rayPosY[18].CLK
clk => rayPosY[19].CLK
clk => rayPosY[20].CLK
clk => rayPosY[21].CLK
clk => rayPosY[22].CLK
clk => rayPosY[23].CLK
clk => rayPosY[24].CLK
clk => rayPosY[25].CLK
clk => rayPosY[26].CLK
clk => rayPosY[27].CLK
clk => rayPosY[28].CLK
clk => rayPosY[29].CLK
clk => rayPosY[30].CLK
clk => rayPosY[31].CLK
clk => rayPosX[0].CLK
clk => rayPosX[1].CLK
clk => rayPosX[2].CLK
clk => rayPosX[3].CLK
clk => rayPosX[4].CLK
clk => rayPosX[5].CLK
clk => rayPosX[6].CLK
clk => rayPosX[7].CLK
clk => rayPosX[8].CLK
clk => rayPosX[9].CLK
clk => rayPosX[10].CLK
clk => rayPosX[11].CLK
clk => rayPosX[12].CLK
clk => rayPosX[13].CLK
clk => rayPosX[14].CLK
clk => rayPosX[15].CLK
clk => rayPosX[16].CLK
clk => rayPosX[17].CLK
clk => rayPosX[18].CLK
clk => rayPosX[19].CLK
clk => rayPosX[20].CLK
clk => rayPosX[21].CLK
clk => rayPosX[22].CLK
clk => rayPosX[23].CLK
clk => rayPosX[24].CLK
clk => rayPosX[25].CLK
clk => rayPosX[26].CLK
clk => rayPosX[27].CLK
clk => rayPosX[28].CLK
clk => rayPosX[29].CLK
clk => rayPosX[30].CLK
clk => rayPosX[31].CLK
clk => rayDirY_calc[0].CLK
clk => rayDirY_calc[1].CLK
clk => rayDirY_calc[2].CLK
clk => rayDirY_calc[3].CLK
clk => rayDirY_calc[4].CLK
clk => rayDirY_calc[5].CLK
clk => rayDirY_calc[6].CLK
clk => rayDirY_calc[7].CLK
clk => rayDirY_calc[8].CLK
clk => rayDirY_calc[9].CLK
clk => rayDirY_calc[10].CLK
clk => rayDirY_calc[11].CLK
clk => rayDirY_calc[12].CLK
clk => rayDirY_calc[13].CLK
clk => rayDirY_calc[14].CLK
clk => rayDirY_calc[15].CLK
clk => rayDirY_calc[16].CLK
clk => rayDirY_calc[17].CLK
clk => rayDirY_calc[18].CLK
clk => rayDirY_calc[19].CLK
clk => rayDirY_calc[20].CLK
clk => rayDirY_calc[21].CLK
clk => rayDirY_calc[22].CLK
clk => rayDirY_calc[23].CLK
clk => rayDirY_calc[24].CLK
clk => rayDirY_calc[25].CLK
clk => rayDirY_calc[26].CLK
clk => rayDirY_calc[27].CLK
clk => rayDirY_calc[28].CLK
clk => rayDirY_calc[29].CLK
clk => rayDirY_calc[30].CLK
clk => rayDirY_calc[31].CLK
clk => rayDirX_calc[0].CLK
clk => rayDirX_calc[1].CLK
clk => rayDirX_calc[2].CLK
clk => rayDirX_calc[3].CLK
clk => rayDirX_calc[4].CLK
clk => rayDirX_calc[5].CLK
clk => rayDirX_calc[6].CLK
clk => rayDirX_calc[7].CLK
clk => rayDirX_calc[8].CLK
clk => rayDirX_calc[9].CLK
clk => rayDirX_calc[10].CLK
clk => rayDirX_calc[11].CLK
clk => rayDirX_calc[12].CLK
clk => rayDirX_calc[13].CLK
clk => rayDirX_calc[14].CLK
clk => rayDirX_calc[15].CLK
clk => rayDirX_calc[16].CLK
clk => rayDirX_calc[17].CLK
clk => rayDirX_calc[18].CLK
clk => rayDirX_calc[19].CLK
clk => rayDirX_calc[20].CLK
clk => rayDirX_calc[21].CLK
clk => rayDirX_calc[22].CLK
clk => rayDirX_calc[23].CLK
clk => rayDirX_calc[24].CLK
clk => rayDirX_calc[25].CLK
clk => rayDirX_calc[26].CLK
clk => rayDirX_calc[27].CLK
clk => rayDirX_calc[28].CLK
clk => rayDirX_calc[29].CLK
clk => rayDirX_calc[30].CLK
clk => rayDirX_calc[31].CLK
clk => rayDirY_sig[0].CLK
clk => rayDirY_sig[1].CLK
clk => rayDirY_sig[2].CLK
clk => rayDirY_sig[3].CLK
clk => rayDirY_sig[4].CLK
clk => rayDirY_sig[5].CLK
clk => rayDirY_sig[6].CLK
clk => rayDirY_sig[7].CLK
clk => rayDirY_sig[8].CLK
clk => rayDirY_sig[9].CLK
clk => rayDirY_sig[10].CLK
clk => rayDirY_sig[11].CLK
clk => rayDirY_sig[12].CLK
clk => rayDirY_sig[13].CLK
clk => rayDirY_sig[14].CLK
clk => rayDirY_sig[15].CLK
clk => rayDirY_sig[16].CLK
clk => rayDirY_sig[17].CLK
clk => rayDirY_sig[18].CLK
clk => rayDirY_sig[19].CLK
clk => rayDirY_sig[20].CLK
clk => rayDirY_sig[21].CLK
clk => rayDirY_sig[22].CLK
clk => rayDirY_sig[23].CLK
clk => rayDirY_sig[24].CLK
clk => rayDirY_sig[25].CLK
clk => rayDirY_sig[26].CLK
clk => rayDirY_sig[27].CLK
clk => rayDirY_sig[28].CLK
clk => rayDirY_sig[29].CLK
clk => rayDirY_sig[30].CLK
clk => rayDirY_sig[31].CLK
clk => rayDirX_sig[0].CLK
clk => rayDirX_sig[1].CLK
clk => rayDirX_sig[2].CLK
clk => rayDirX_sig[3].CLK
clk => rayDirX_sig[4].CLK
clk => rayDirX_sig[5].CLK
clk => rayDirX_sig[6].CLK
clk => rayDirX_sig[7].CLK
clk => rayDirX_sig[8].CLK
clk => rayDirX_sig[9].CLK
clk => rayDirX_sig[10].CLK
clk => rayDirX_sig[11].CLK
clk => rayDirX_sig[12].CLK
clk => rayDirX_sig[13].CLK
clk => rayDirX_sig[14].CLK
clk => rayDirX_sig[15].CLK
clk => rayDirX_sig[16].CLK
clk => rayDirX_sig[17].CLK
clk => rayDirX_sig[18].CLK
clk => rayDirX_sig[19].CLK
clk => rayDirX_sig[20].CLK
clk => rayDirX_sig[21].CLK
clk => rayDirX_sig[22].CLK
clk => rayDirX_sig[23].CLK
clk => rayDirX_sig[24].CLK
clk => rayDirX_sig[25].CLK
clk => rayDirX_sig[26].CLK
clk => rayDirX_sig[27].CLK
clk => rayDirX_sig[28].CLK
clk => rayDirX_sig[29].CLK
clk => rayDirX_sig[30].CLK
clk => rayDirX_sig[31].CLK
clk => countstep_sig[0].CLK
clk => countstep_sig[1].CLK
clk => countstep_sig[2].CLK
clk => countstep_sig[3].CLK
clk => countstep_sig[4].CLK
clk => countstep_sig[5].CLK
clk => countstep_sig[6].CLK
clk => countstep_sig[7].CLK
clk => countstep_sig[8].CLK
clk => countstep_sig[9].CLK
clk => countstep_sig[10].CLK
clk => countstep_sig[11].CLK
clk => countstep_sig[12].CLK
clk => countstep_sig[13].CLK
clk => countstep_sig[14].CLK
clk => countstep_sig[15].CLK
clk => countstep_sig[16].CLK
clk => countstep_sig[17].CLK
clk => countstep_sig[18].CLK
clk => countstep_sig[19].CLK
clk => countstep_sig[20].CLK
clk => countstep_sig[21].CLK
clk => countstep_sig[22].CLK
clk => countstep_sig[23].CLK
clk => countstep_sig[24].CLK
clk => countstep_sig[25].CLK
clk => countstep_sig[26].CLK
clk => countstep_sig[27].CLK
clk => countstep_sig[28].CLK
clk => countstep_sig[29].CLK
clk => countstep_sig[30].CLK
clk => countstep_sig[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => WE~reg0.CLK
clk => ready~reg0.CLK
clk => state_out[0]~reg0.CLK
clk => state_out[1]~reg0.CLK
clk => state_out[2]~reg0.CLK
clk => state_out[3]~reg0.CLK
clk => state_out[4]~reg0.CLK
clk => state_out[5]~reg0.CLK
clk => state_out[6]~reg0.CLK
clk => state_out[7]~reg0.CLK
clk => state_out[8]~reg0.CLK
clk => state_out[9]~reg0.CLK
clk => state_out[10]~reg0.CLK
clk => state_out[11]~reg0.CLK
clk => inc_limit2[0].CLK
clk => inc_limit2[1].CLK
clk => inc_limit2[2].CLK
clk => inc_limit2[3].CLK
clk => inc_limit2[4].CLK
clk => inc_limit1[0].CLK
clk => inc_limit1[1].CLK
clk => inc_limit1[2].CLK
clk => inc_limit1[3].CLK
clk => inc_limit1[4].CLK
clk => inc_limit1[5].CLK
clk => inc_limit1[6].CLK
clk => inc_limit1[7].CLK
clk => inc_limit1[8].CLK
clk => inc_limit1[9].CLK
clk => controlprev.CLK
clk => colAddrOut[0]~reg0.CLK
clk => colAddrOut[1]~reg0.CLK
clk => colAddrOut[2]~reg0.CLK
clk => colAddrOut[3]~reg0.CLK
clk => colAddrOut[4]~reg0.CLK
clk => colAddrOut[5]~reg0.CLK
clk => colAddrOut[6]~reg0.CLK
clk => colAddrOut[7]~reg0.CLK
clk => colAddrOut[8]~reg0.CLK
clk => colAddrOut[9]~reg0.CLK
clk => state~1.DATAIN
control => process_0.IN1
control => controlprev.DATAIN
posX[0] => rayPosX.DATAB
posX[1] => rayPosX.DATAB
posX[2] => rayPosX.DATAB
posX[3] => rayPosX.DATAB
posX[4] => rayPosX.DATAB
posX[5] => rayPosX.DATAB
posX[6] => rayPosX.DATAB
posX[7] => rayPosX.DATAB
posX[8] => rayPosX.DATAB
posX[9] => rayPosX.DATAB
posX[10] => rayPosX.DATAB
posX[11] => rayPosX.DATAB
posX[12] => rayPosX.DATAB
posX[13] => rayPosX.DATAB
posX[14] => rayPosX.DATAB
posX[15] => rayPosX.DATAB
posX[16] => rayPosX.DATAB
posX[17] => rayPosX.DATAB
posX[18] => rayPosX.DATAB
posX[19] => rayPosX.DATAB
posX[20] => rayPosX.DATAB
posX[21] => rayPosX.DATAB
posX[22] => Add0.IN12
posX[22] => Add1.IN7
posX[22] => rayPosX.DATAB
posX[23] => Add0.IN10
posX[23] => Add0.IN11
posX[23] => rayPosX.DATAB
posX[24] => Add0.IN8
posX[24] => Add0.IN9
posX[24] => rayPosX.DATAB
posX[25] => Add0.IN6
posX[25] => Add0.IN7
posX[25] => rayPosX.DATAB
posX[26] => Add0.IN4
posX[26] => Add0.IN5
posX[26] => rayPosX.DATAB
posX[27] => Add0.IN2
posX[27] => Add0.IN3
posX[27] => rayPosX.DATAB
posX[28] => Add0.IN1
posX[28] => rayPosX.DATAB
posX[29] => rayPosX.DATAB
posX[30] => rayPosX.DATAB
posX[31] => rayPosX.DATAB
posY[0] => rayPosY.DATAB
posY[1] => rayPosY.DATAB
posY[2] => rayPosY.DATAB
posY[3] => rayPosY.DATAB
posY[4] => rayPosY.DATAB
posY[5] => rayPosY.DATAB
posY[6] => rayPosY.DATAB
posY[7] => rayPosY.DATAB
posY[8] => rayPosY.DATAB
posY[9] => rayPosY.DATAB
posY[10] => rayPosY.DATAB
posY[11] => rayPosY.DATAB
posY[12] => rayPosY.DATAB
posY[13] => rayPosY.DATAB
posY[14] => rayPosY.DATAB
posY[15] => rayPosY.DATAB
posY[16] => rayPosY.DATAB
posY[17] => rayPosY.DATAB
posY[18] => rayPosY.DATAB
posY[19] => rayPosY.DATAB
posY[20] => rayPosY.DATAB
posY[21] => rayPosY.DATAB
posY[22] => LessThan0.IN20
posY[22] => Mux0.IN1033
posY[22] => Mux1.IN1033
posY[22] => Mux2.IN1033
posY[22] => rayPosY.DATAB
posY[23] => LessThan0.IN19
posY[23] => Mux0.IN1032
posY[23] => Mux1.IN1032
posY[23] => Mux2.IN1032
posY[23] => rayPosY.DATAB
posY[24] => LessThan0.IN18
posY[24] => Mux0.IN1031
posY[24] => Mux1.IN1031
posY[24] => Mux2.IN1031
posY[24] => rayPosY.DATAB
posY[25] => Add1.IN14
posY[25] => rayPosY.DATAB
posY[26] => Add1.IN13
posY[26] => rayPosY.DATAB
posY[27] => Add1.IN12
posY[27] => rayPosY.DATAB
posY[28] => Add1.IN11
posY[28] => rayPosY.DATAB
posY[29] => Add1.IN10
posY[29] => rayPosY.DATAB
posY[30] => Add1.IN9
posY[30] => rayPosY.DATAB
posY[31] => Add1.IN8
posY[31] => rayPosY.DATAB
countstep[0] => countstep_sig.DATAB
countstep[1] => countstep_sig.DATAB
countstep[2] => countstep_sig.DATAB
countstep[3] => countstep_sig.DATAB
countstep[4] => countstep_sig.DATAB
countstep[5] => countstep_sig.DATAB
countstep[6] => countstep_sig.DATAB
countstep[7] => countstep_sig.DATAB
countstep[8] => countstep_sig.DATAB
countstep[9] => countstep_sig.DATAB
countstep[10] => countstep_sig.DATAB
countstep[11] => countstep_sig.DATAB
countstep[12] => countstep_sig.DATAB
countstep[13] => countstep_sig.DATAB
countstep[14] => countstep_sig.DATAB
countstep[15] => countstep_sig.DATAB
countstep[16] => countstep_sig.DATAB
countstep[17] => countstep_sig.DATAB
countstep[18] => countstep_sig.DATAB
countstep[19] => countstep_sig.DATAB
countstep[20] => countstep_sig.DATAB
countstep[21] => countstep_sig.DATAB
countstep[22] => countstep_sig.DATAB
countstep[23] => countstep_sig.DATAB
countstep[24] => countstep_sig.DATAB
countstep[25] => countstep_sig.DATAB
countstep[26] => countstep_sig.DATAB
countstep[27] => countstep_sig.DATAB
countstep[28] => countstep_sig.DATAB
countstep[29] => countstep_sig.DATAB
countstep[30] => countstep_sig.DATAB
countstep[31] => countstep_sig.DATAB
colAddrIn[0] => colAddr.DATAB
colAddrIn[1] => colAddr.DATAB
colAddrIn[2] => colAddr.DATAB
colAddrIn[3] => colAddr.DATAB
colAddrIn[4] => colAddr.DATAB
colAddrIn[5] => colAddr.DATAB
colAddrIn[6] => colAddr.DATAB
colAddrIn[7] => colAddr.DATAB
colAddrIn[8] => colAddr.DATAB
colAddrIn[9] => colAddr.DATAB
rayDirX[0] => rayDirX_sig.DATAB
rayDirX[0] => rayDirX_calc.DATAB
rayDirX[1] => rayDirX_sig.DATAB
rayDirX[1] => rayDirX_calc.DATAB
rayDirX[2] => rayDirX_sig.DATAB
rayDirX[2] => rayDirX_calc.DATAB
rayDirX[3] => rayDirX_sig.DATAB
rayDirX[3] => rayDirX_calc.DATAB
rayDirX[4] => rayDirX_sig.DATAB
rayDirX[4] => rayDirX_calc.DATAB
rayDirX[5] => rayDirX_sig.DATAB
rayDirX[5] => rayDirX_calc.DATAB
rayDirX[6] => rayDirX_sig.DATAB
rayDirX[6] => rayDirX_calc.DATAB
rayDirX[7] => rayDirX_sig.DATAB
rayDirX[7] => rayDirX_calc.DATAB
rayDirX[8] => rayDirX_sig.DATAB
rayDirX[8] => rayDirX_calc.DATAB
rayDirX[9] => rayDirX_sig.DATAB
rayDirX[9] => rayDirX_calc.DATAB
rayDirX[10] => rayDirX_sig.DATAB
rayDirX[10] => rayDirX_calc.DATAB
rayDirX[11] => rayDirX_sig.DATAB
rayDirX[11] => rayDirX_calc.DATAB
rayDirX[12] => rayDirX_sig.DATAB
rayDirX[12] => rayDirX_calc.DATAB
rayDirX[13] => rayDirX_sig.DATAB
rayDirX[13] => rayDirX_calc.DATAB
rayDirX[14] => rayDirX_sig.DATAB
rayDirX[14] => rayDirX_calc.DATAB
rayDirX[15] => rayDirX_sig.DATAB
rayDirX[15] => rayDirX_calc.DATAB
rayDirX[16] => rayDirX_sig.DATAB
rayDirX[16] => rayDirX_calc.DATAB
rayDirX[17] => rayDirX_sig.DATAB
rayDirX[17] => rayDirX_calc.DATAB
rayDirX[18] => rayDirX_sig.DATAB
rayDirX[18] => rayDirX_calc.DATAB
rayDirX[19] => rayDirX_sig.DATAB
rayDirX[19] => rayDirX_calc.DATAB
rayDirX[20] => rayDirX_sig.DATAB
rayDirX[20] => rayDirX_calc.DATAB
rayDirX[21] => rayDirX_sig.DATAB
rayDirX[21] => rayDirX_calc.DATAB
rayDirX[22] => rayDirX_sig.DATAB
rayDirX[22] => rayDirX_calc.DATAB
rayDirX[23] => rayDirX_sig.DATAB
rayDirX[23] => rayDirX_calc.DATAB
rayDirX[24] => rayDirX_sig.DATAB
rayDirX[24] => rayDirX_calc.DATAB
rayDirX[25] => rayDirX_sig.DATAB
rayDirX[25] => rayDirX_calc.DATAB
rayDirX[26] => rayDirX_sig.DATAB
rayDirX[26] => rayDirX_calc.DATAB
rayDirX[27] => rayDirX_sig.DATAB
rayDirX[27] => rayDirX_calc.DATAB
rayDirX[28] => rayDirX_sig.DATAB
rayDirX[28] => rayDirX_calc.DATAB
rayDirX[29] => rayDirX_sig.DATAB
rayDirX[29] => rayDirX_calc.DATAB
rayDirX[30] => rayDirX_sig.DATAB
rayDirX[30] => rayDirX_calc.DATAB
rayDirX[31] => rayDirX_sig.DATAB
rayDirX[31] => rayDirX_calc.DATAB
rayDirY[0] => rayDirY_sig.DATAB
rayDirY[0] => rayDirY_calc.DATAB
rayDirY[1] => rayDirY_sig.DATAB
rayDirY[1] => rayDirY_calc.DATAB
rayDirY[2] => rayDirY_sig.DATAB
rayDirY[2] => rayDirY_calc.DATAB
rayDirY[3] => rayDirY_sig.DATAB
rayDirY[3] => rayDirY_calc.DATAB
rayDirY[4] => rayDirY_sig.DATAB
rayDirY[4] => rayDirY_calc.DATAB
rayDirY[5] => rayDirY_sig.DATAB
rayDirY[5] => rayDirY_calc.DATAB
rayDirY[6] => rayDirY_sig.DATAB
rayDirY[6] => rayDirY_calc.DATAB
rayDirY[7] => rayDirY_sig.DATAB
rayDirY[7] => rayDirY_calc.DATAB
rayDirY[8] => rayDirY_sig.DATAB
rayDirY[8] => rayDirY_calc.DATAB
rayDirY[9] => rayDirY_sig.DATAB
rayDirY[9] => rayDirY_calc.DATAB
rayDirY[10] => rayDirY_sig.DATAB
rayDirY[10] => rayDirY_calc.DATAB
rayDirY[11] => rayDirY_sig.DATAB
rayDirY[11] => rayDirY_calc.DATAB
rayDirY[12] => rayDirY_sig.DATAB
rayDirY[12] => rayDirY_calc.DATAB
rayDirY[13] => rayDirY_sig.DATAB
rayDirY[13] => rayDirY_calc.DATAB
rayDirY[14] => rayDirY_sig.DATAB
rayDirY[14] => rayDirY_calc.DATAB
rayDirY[15] => rayDirY_sig.DATAB
rayDirY[15] => rayDirY_calc.DATAB
rayDirY[16] => rayDirY_sig.DATAB
rayDirY[16] => rayDirY_calc.DATAB
rayDirY[17] => rayDirY_sig.DATAB
rayDirY[17] => rayDirY_calc.DATAB
rayDirY[18] => rayDirY_sig.DATAB
rayDirY[18] => rayDirY_calc.DATAB
rayDirY[19] => rayDirY_sig.DATAB
rayDirY[19] => rayDirY_calc.DATAB
rayDirY[20] => rayDirY_sig.DATAB
rayDirY[20] => rayDirY_calc.DATAB
rayDirY[21] => rayDirY_sig.DATAB
rayDirY[21] => rayDirY_calc.DATAB
rayDirY[22] => rayDirY_sig.DATAB
rayDirY[22] => rayDirY_calc.DATAB
rayDirY[23] => rayDirY_sig.DATAB
rayDirY[23] => rayDirY_calc.DATAB
rayDirY[24] => rayDirY_sig.DATAB
rayDirY[24] => rayDirY_calc.DATAB
rayDirY[25] => rayDirY_sig.DATAB
rayDirY[25] => rayDirY_calc.DATAB
rayDirY[26] => rayDirY_sig.DATAB
rayDirY[26] => rayDirY_calc.DATAB
rayDirY[27] => rayDirY_sig.DATAB
rayDirY[27] => rayDirY_calc.DATAB
rayDirY[28] => rayDirY_sig.DATAB
rayDirY[28] => rayDirY_calc.DATAB
rayDirY[29] => rayDirY_sig.DATAB
rayDirY[29] => rayDirY_calc.DATAB
rayDirY[30] => rayDirY_sig.DATAB
rayDirY[30] => rayDirY_calc.DATAB
rayDirY[31] => rayDirY_sig.DATAB
rayDirY[31] => rayDirY_calc.DATAB
isSide <= checkSide.DB_MAX_OUTPUT_PORT_TYPE
texNum[0] <= Add30.DB_MAX_OUTPUT_PORT_TYPE
texNum[1] <= Add30.DB_MAX_OUTPUT_PORT_TYPE
texNum[2] <= Add30.DB_MAX_OUTPUT_PORT_TYPE
texNum[3] <= Add30.DB_MAX_OUTPUT_PORT_TYPE
texX[0] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[1] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[2] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[3] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[4] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[5] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[6] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[7] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[8] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[9] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[10] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[11] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[12] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[13] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[14] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[15] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[16] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[17] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[18] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[19] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[20] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[21] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[22] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[23] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[24] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[25] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[26] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[27] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[28] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[29] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[30] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
texX[31] <= tmpTexX.DB_MAX_OUTPUT_PORT_TYPE
floorX[0] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[1] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[2] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[3] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[4] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[5] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[6] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[7] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[8] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[9] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[10] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[11] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[12] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[13] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[14] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[15] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[16] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[17] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[18] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[19] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[20] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[21] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[22] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[23] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[24] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[25] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[26] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[27] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[28] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[29] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[30] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorX[31] <= floorX.DB_MAX_OUTPUT_PORT_TYPE
floorY[0] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[1] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[2] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[3] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[4] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[5] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[6] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[7] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[8] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[9] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[10] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[11] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[12] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[13] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[14] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[15] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[16] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[17] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[18] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[19] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[20] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[21] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[22] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[23] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[24] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[25] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[26] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[27] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[28] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[29] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[30] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
floorY[31] <= floorY.DB_MAX_OUTPUT_PORT_TYPE
countout[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
countout[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
countout[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
countout[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
countout[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
countout[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
countout[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
countout[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
countout[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
countout[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
countout[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
countout[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
countout[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
countout[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE
countout[14] <= count[14].DB_MAX_OUTPUT_PORT_TYPE
countout[15] <= count[15].DB_MAX_OUTPUT_PORT_TYPE
countout[16] <= count[16].DB_MAX_OUTPUT_PORT_TYPE
countout[17] <= count[17].DB_MAX_OUTPUT_PORT_TYPE
countout[18] <= count[18].DB_MAX_OUTPUT_PORT_TYPE
countout[19] <= count[19].DB_MAX_OUTPUT_PORT_TYPE
countout[20] <= count[20].DB_MAX_OUTPUT_PORT_TYPE
countout[21] <= count[21].DB_MAX_OUTPUT_PORT_TYPE
countout[22] <= count[22].DB_MAX_OUTPUT_PORT_TYPE
countout[23] <= count[23].DB_MAX_OUTPUT_PORT_TYPE
countout[24] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
countout[25] <= count[25].DB_MAX_OUTPUT_PORT_TYPE
countout[26] <= count[26].DB_MAX_OUTPUT_PORT_TYPE
countout[27] <= count[27].DB_MAX_OUTPUT_PORT_TYPE
countout[28] <= count[28].DB_MAX_OUTPUT_PORT_TYPE
countout[29] <= count[29].DB_MAX_OUTPUT_PORT_TYPE
countout[30] <= count[30].DB_MAX_OUTPUT_PORT_TYPE
countout[31] <= count[31].DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[0] <= line_minus_h[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[1] <= line_minus_h[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[2] <= line_minus_h[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[3] <= line_minus_h[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[4] <= line_minus_h[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[5] <= line_minus_h[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[6] <= line_minus_h[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[7] <= line_minus_h[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[8] <= line_minus_h[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[9] <= line_minus_h[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[10] <= line_minus_h[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[11] <= line_minus_h[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[12] <= line_minus_h[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[13] <= line_minus_h[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[14] <= line_minus_h[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[15] <= line_minus_h[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[16] <= line_minus_h[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[17] <= line_minus_h[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[18] <= line_minus_h[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[19] <= line_minus_h[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[20] <= line_minus_h[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[21] <= line_minus_h[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[22] <= line_minus_h[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[23] <= line_minus_h[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[24] <= line_minus_h[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[25] <= line_minus_h[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[26] <= line_minus_h[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[27] <= line_minus_h[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[28] <= line_minus_h[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[29] <= line_minus_h[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[30] <= line_minus_h[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_minus_h[31] <= line_minus_h[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[0] <= invline[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[1] <= invline[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[2] <= invline[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[3] <= invline[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[4] <= invline[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[5] <= invline[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[6] <= invline[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[7] <= invline[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[8] <= invline[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[9] <= invline[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[10] <= invline[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[11] <= invline[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[12] <= invline[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[13] <= invline[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[14] <= invline[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[15] <= invline[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[16] <= invline[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[17] <= invline[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[18] <= invline[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[19] <= invline[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[20] <= invline[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[21] <= invline[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[22] <= invline[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[23] <= invline[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[24] <= invline[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[25] <= invline[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[26] <= invline[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[27] <= invline[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[28] <= invline[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[29] <= invline[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[30] <= invline[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invline[31] <= invline[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[0] <= invdist_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[1] <= invdist_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[2] <= invdist_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[3] <= invdist_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[4] <= invdist_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[5] <= invdist_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[6] <= invdist_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[7] <= invdist_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[8] <= invdist_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[9] <= invdist_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[10] <= invdist_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[11] <= invdist_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[12] <= invdist_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[13] <= invdist_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[14] <= invdist_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[15] <= invdist_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[16] <= invdist_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[17] <= invdist_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[18] <= invdist_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[19] <= invdist_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[20] <= invdist_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[21] <= invdist_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[22] <= invdist_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[23] <= invdist_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[24] <= invdist_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[25] <= invdist_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[26] <= invdist_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[27] <= invdist_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[28] <= invdist_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[29] <= invdist_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[30] <= invdist_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
invdist_out[31] <= invdist_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[0] <= drawStart[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[1] <= drawStart[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[2] <= drawStart[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[3] <= drawStart[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[4] <= drawStart[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[5] <= drawStart[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[6] <= drawStart[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[7] <= drawStart[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[8] <= drawStart[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[9] <= drawStart[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[10] <= drawStart[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[11] <= drawStart[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[12] <= drawStart[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[13] <= drawStart[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[14] <= drawStart[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[15] <= drawStart[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[16] <= drawStart[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[17] <= drawStart[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[18] <= drawStart[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[19] <= drawStart[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[20] <= drawStart[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[21] <= drawStart[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[22] <= drawStart[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[23] <= drawStart[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[24] <= drawStart[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[25] <= drawStart[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[26] <= drawStart[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[27] <= drawStart[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[28] <= drawStart[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[29] <= drawStart[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[30] <= drawStart[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawStart[31] <= drawStart[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[0] <= drawEnd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[1] <= drawEnd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[2] <= drawEnd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[3] <= drawEnd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[4] <= drawEnd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[5] <= drawEnd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[6] <= drawEnd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[7] <= drawEnd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[8] <= drawEnd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[9] <= drawEnd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[10] <= drawEnd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[11] <= drawEnd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[12] <= drawEnd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[13] <= drawEnd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[14] <= drawEnd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[15] <= drawEnd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[16] <= drawEnd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[17] <= drawEnd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[18] <= drawEnd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[19] <= drawEnd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[20] <= drawEnd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[21] <= drawEnd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[22] <= drawEnd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[23] <= drawEnd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[24] <= drawEnd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[25] <= drawEnd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[26] <= drawEnd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[27] <= drawEnd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[28] <= drawEnd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[29] <= drawEnd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[30] <= drawEnd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawEnd[31] <= drawEnd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[0] <= colAddrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[1] <= colAddrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[2] <= colAddrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[3] <= colAddrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[4] <= colAddrOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[5] <= colAddrOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[6] <= colAddrOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[7] <= colAddrOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[8] <= colAddrOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colAddrOut[9] <= colAddrOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= state_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= state_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= state_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= state_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[8] <= state_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[9] <= state_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[10] <= state_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[11] <= state_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE <= WE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


