# test_list.txt
# Copyright (C) 2023 John Jekel and Nick Chan
# See the LICENSE file at the root of the project for licensing info.
#
# List of all IRVE tests (read in by CMake)
#
# To run a test (from the project root dir):
#   mkdir build
#   cd build
#   cmake ..
#   make -j TESTER_NAME
#       Where TESTER_NAME is one of the following: unit_tester, integration_tester, testfiles_tester
#   ctest -j

####################################################################################################
# Unit Test List (unit_tester)
####################################################################################################

add_unit_test(common_word_t)
add_unit_test(common_upow)
add_unit_test(common_ipow)
add_unit_test(cpu_state_cpu_state_t)
add_unit_test(CSR_CSR_t_init)
add_unit_test(decode_decoded_inst_t)
add_unit_test(decode_decoded_inst_t_invalid)
add_unit_test(logging_irvelog)
add_unit_test(memory_memory_t_valid_debugaddr)
add_unit_test(memory_memory_t_valid_ramaddrs_bytes)
add_unit_test(memory_memory_t_valid_ramaddrs_halfwords)
add_unit_test(memory_memory_t_valid_ramaddrs_words)
add_unit_test(memory_memory_t_invalid_debugaddr)
add_unit_test(memory_memory_t_invalid_ramaddrs_misaligned_halfwords)
add_unit_test(memory_memory_t_invalid_ramaddrs_misaligned_words)
add_unit_test(memory_memory_t_no_translation)
add_unit_test(memory_memory_t_supervisor_loads_with_translation)

#add_unit_test(memory_memory_t_invalid_unmapped_bytes)#TODO Not written yet
#add_unit_test(memory_memory_t_invalid_unmapped_halfwords)#TODO Not written yet
#add_unit_test(memory_memory_t_invalid_unmapped_words)#TODO Not written yet
#add_unit_test(memory_memory_t_invalid_unmapped_misaligned_halfwords)#TODO Not written yet
#add_unit_test(memory_memory_t_invalid_unmapped_misaligned_words)#TODO Not written yet

add_unit_test(memory_pmemory_t_valid_debugaddr)
add_unit_test(memory_pmemory_t_valid_ramaddrs)
add_unit_test(memory_pmemory_t_invalid_debugaddr)
add_unit_test(memory_pmemory_t_invalid_ram_writes)
add_unit_test(memory_pmemory_t_invalid_ram_reads)

####################################################################################################
# Integration Test List (integration_tester)
####################################################################################################

add_integration_test(about)
#add_integration_test(emulator_t_init)#TODO
add_integration_test(emulator_t_sanity)
add_integration_test(logging)

####################################################################################################
# RVSW Test List (rvsw_verifier and rvsw_parse)
####################################################################################################
#NOTE: May or may not correspond to a particular testcase in rvsw

#rvsw_verifier
add_rvsw_test(jzjcoresoftware_adding2)
add_rvsw_test(jzjcoresoftware_auipctest)
add_rvsw_test(jzjcoresoftware_bneandsubtest)
add_rvsw_test(jzjcoresoftware_callrettest)
add_rvsw_test(jzjcoresoftware_fenceecalltest)
add_rvsw_test(jzjcoresoftware_fibbonaccijal)
add_rvsw_test(jzjcoresoftware_fibbonaccijalr)
add_rvsw_test(jzjcoresoftware_lbutest)
add_rvsw_test(jzjcoresoftware_lhtest)
add_rvsw_test(jzjcoresoftware_lhutest)
add_rvsw_test(jzjcoresoftware_loadbytetest)
add_rvsw_test(jzjcoresoftware_luitest)
add_rvsw_test(jzjcoresoftware_memoryreadtest)
add_rvsw_test(jzjcoresoftware_memorywritetest)
add_rvsw_test(jzjcoresoftware_nop)
add_rvsw_test(jzjcoresoftware_sbtest)
add_rvsw_test(jzjcoresoftware_sbtest2)
add_rvsw_test(jzjcoresoftware_shtest)
add_rvsw_test(jzjcoresoftware_sllisrliblttest)
add_rvsw_test(jzjcoresoftware_sllsrlblttest)
add_rvsw_test(jzjcoresoftware_testingfunctions)
add_rvsw_test(jzjcoresoftware_uncondjumptest)
add_rvsw_test(jzjcoresoftware_uncondjumptest2)
add_rvsw_test(jzjcoresoftware_xoritoggle)

add_rvsw_test(rv32esim)

#TODO add more

#rvsw_parse (using CTest to determine if an assertion in RISC-V was triggered (to test C RISC-V programs))
add_rvsw_parse_test(hello_exceptions src/single_file/c/hello_exceptions.vhex32)
add_rvsw_parse_test(hello_world src/single_file/c/hello_world.vhex32)
add_rvsw_parse_test(irve_csr_bringup src/single_file/c/irve_csr_bringup.vhex32)
add_rvsw_parse_test(irve_debugging_puts_weirdness src/single_file/c/irve_debugging_puts_weirdness.vhex32)
add_rvsw_parse_test(irve_exception_bringup src/single_file/c/irve_exception_bringup.vhex32)
add_rvsw_parse_test(irve_stress_test src/single_file/c/irve_stress_test.vhex32)
add_rvsw_parse_test(rv32esim src/single_file/c/rv32esim.vhex32)
add_rvsw_parse_test(rv32im_sanity src/single_file/c/rv32im_sanity.vhex32)
add_rvsw_parse_test(software_floating_point_fun src/single_file/c/software_floating_point_fun.vhex32)

add_rvsw_parse_test(hello_cxx src/single_file/cxx/hello_cxx.vhex32)

#S-Mode rvsw_parse (using CTest to determine if an assertion in RISC-V was triggered (to test C RISC-V programs))
add_rvsw_smode_parse_test(hello_world src/single_file/c/hello_world_smode.vhex32)
add_rvsw_smode_parse_test(irve_debugging_puts_weirdness src/single_file/c/irve_debugging_puts_weirdness_smode.vhex32)
add_rvsw_smode_parse_test(irve_stress_test src/single_file/c/irve_stress_test_smode.vhex32)
add_rvsw_smode_parse_test(rv32esim src/single_file/c/rv32esim_smode.vhex32)
add_rvsw_smode_parse_test(rv32im_sanity src/single_file/c/rv32im_sanity_smode.vhex32)
add_rvsw_smode_parse_test(software_floating_point_fun src/single_file/c/software_floating_point_fun_smode.vhex32)

add_rvsw_smode_parse_test(hello_cxx src/single_file/cxx/hello_cxx_smode.vhex32)
