ble_pack switch_clk_1MHz_inst.counter_idle[0]_LC_134 {switch_clk_1MHz_inst.counter_idle[0], switch_clk_1MHz_inst.counter_idle_cry_c[0], switch_clk_1MHz_inst.counter_idle_RNO[0]}
ble_pack switch_clk_1MHz_inst.counter_idle[1]_LC_135 {switch_clk_1MHz_inst.counter_idle[1], switch_clk_1MHz_inst.counter_idle_cry_c[1], switch_clk_1MHz_inst.counter_idle_RNO[1]}
ble_pack switch_clk_1MHz_inst.counter_idle[2]_LC_136 {switch_clk_1MHz_inst.counter_idle[2], switch_clk_1MHz_inst.counter_idle_cry_c[2], switch_clk_1MHz_inst.counter_idle_RNO[2]}
ble_pack switch_clk_1MHz_inst.counter_idle[3]_LC_137 {switch_clk_1MHz_inst.counter_idle[3], switch_clk_1MHz_inst.counter_idle_cry_c[3], switch_clk_1MHz_inst.counter_idle_RNO[3]}
ble_pack switch_clk_1MHz_inst.counter_idle[4]_LC_138 {switch_clk_1MHz_inst.counter_idle[4], switch_clk_1MHz_inst.counter_idle_cry_c[4], switch_clk_1MHz_inst.counter_idle_RNO[4]}
ble_pack switch_clk_1MHz_inst.counter_idle[5]_LC_139 {switch_clk_1MHz_inst.counter_idle[5], switch_clk_1MHz_inst.counter_idle_cry_c[5], switch_clk_1MHz_inst.counter_idle_RNO[5]}
ble_pack switch_clk_1MHz_inst.counter_idle[6]_LC_140 {switch_clk_1MHz_inst.counter_idle[6], switch_clk_1MHz_inst.counter_idle_cry_c[6], switch_clk_1MHz_inst.counter_idle_RNO[6]}
ble_pack switch_clk_1MHz_inst.counter_idle[7]_LC_141 {switch_clk_1MHz_inst.counter_idle[7], switch_clk_1MHz_inst.counter_idle_RNO[7]}
clb_pack PLB_0 {switch_clk_1MHz_inst.counter_idle[0]_LC_134, switch_clk_1MHz_inst.counter_idle[1]_LC_135, switch_clk_1MHz_inst.counter_idle[2]_LC_136, switch_clk_1MHz_inst.counter_idle[3]_LC_137, switch_clk_1MHz_inst.counter_idle[4]_LC_138, switch_clk_1MHz_inst.counter_idle[5]_LC_139, switch_clk_1MHz_inst.counter_idle[6]_LC_140, switch_clk_1MHz_inst.counter_idle[7]_LC_141}
ble_pack switch_clk_1MHz_inst.counter_stat[0]_LC_143 {switch_clk_1MHz_inst.counter_stat[0], switch_clk_1MHz_inst.counter_stat_cry_c[0], switch_clk_1MHz_inst.counter_stat_RNO[0]}
ble_pack switch_clk_1MHz_inst.counter_stat[1]_LC_144 {switch_clk_1MHz_inst.counter_stat[1], switch_clk_1MHz_inst.counter_stat_cry_c[1], switch_clk_1MHz_inst.counter_stat_RNO[1]}
ble_pack switch_clk_1MHz_inst.counter_stat[2]_LC_145 {switch_clk_1MHz_inst.counter_stat[2], switch_clk_1MHz_inst.counter_stat_cry_c[2], switch_clk_1MHz_inst.counter_stat_RNO[2]}
ble_pack switch_clk_1MHz_inst.counter_stat[3]_LC_146 {switch_clk_1MHz_inst.counter_stat[3], switch_clk_1MHz_inst.counter_stat_cry_c[3], switch_clk_1MHz_inst.counter_stat_RNO[3]}
ble_pack switch_clk_1MHz_inst.counter_stat[4]_LC_147 {switch_clk_1MHz_inst.counter_stat[4], switch_clk_1MHz_inst.counter_stat_cry_c[4], switch_clk_1MHz_inst.counter_stat_RNO[4]}
ble_pack switch_clk_1MHz_inst.counter_stat[5]_LC_148 {switch_clk_1MHz_inst.counter_stat[5], switch_clk_1MHz_inst.counter_stat_cry_c[5], switch_clk_1MHz_inst.counter_stat_RNO[5]}
ble_pack switch_clk_1MHz_inst.counter_stat[6]_LC_149 {switch_clk_1MHz_inst.counter_stat[6], switch_clk_1MHz_inst.counter_stat_RNO[6]}
clb_pack PLB_1 {switch_clk_1MHz_inst.counter_stat[0]_LC_143, switch_clk_1MHz_inst.counter_stat[1]_LC_144, switch_clk_1MHz_inst.counter_stat[2]_LC_145, switch_clk_1MHz_inst.counter_stat[3]_LC_146, switch_clk_1MHz_inst.counter_stat[4]_LC_147, switch_clk_1MHz_inst.counter_stat[5]_LC_148, switch_clk_1MHz_inst.counter_stat[6]_LC_149}
ble_pack switch_clk_2MHz_inst.counter_idle[0]_LC_288 {switch_clk_2MHz_inst.counter_idle[0], switch_clk_2MHz_inst.counter_idle_cry_c[0], switch_clk_2MHz_inst.counter_idle_RNO[0]}
ble_pack switch_clk_2MHz_inst.counter_idle[1]_LC_289 {switch_clk_2MHz_inst.counter_idle[1], switch_clk_2MHz_inst.counter_idle_cry_c[1], switch_clk_2MHz_inst.counter_idle_RNO[1]}
ble_pack switch_clk_2MHz_inst.counter_idle[2]_LC_290 {switch_clk_2MHz_inst.counter_idle[2], switch_clk_2MHz_inst.counter_idle_cry_c[2], switch_clk_2MHz_inst.counter_idle_RNO[2]}
ble_pack switch_clk_2MHz_inst.counter_idle[3]_LC_291 {switch_clk_2MHz_inst.counter_idle[3], switch_clk_2MHz_inst.counter_idle_cry_c[3], switch_clk_2MHz_inst.counter_idle_RNO[3]}
ble_pack switch_clk_2MHz_inst.counter_idle[4]_LC_292 {switch_clk_2MHz_inst.counter_idle[4], switch_clk_2MHz_inst.counter_idle_cry_c[4], switch_clk_2MHz_inst.counter_idle_RNO[4]}
ble_pack switch_clk_2MHz_inst.counter_idle[5]_LC_293 {switch_clk_2MHz_inst.counter_idle[5], switch_clk_2MHz_inst.counter_idle_RNO[5]}
clb_pack PLB_2 {switch_clk_2MHz_inst.counter_idle[0]_LC_288, switch_clk_2MHz_inst.counter_idle[1]_LC_289, switch_clk_2MHz_inst.counter_idle[2]_LC_290, switch_clk_2MHz_inst.counter_idle[3]_LC_291, switch_clk_2MHz_inst.counter_idle[4]_LC_292, switch_clk_2MHz_inst.counter_idle[5]_LC_293}
ble_pack switch_clk_2MHz_inst.counter_stat[0]_LC_295 {switch_clk_2MHz_inst.counter_stat[0], switch_clk_2MHz_inst.counter_stat_cry_c[0], switch_clk_2MHz_inst.counter_stat_RNO[0]}
ble_pack switch_clk_2MHz_inst.counter_stat[1]_LC_296 {switch_clk_2MHz_inst.counter_stat[1], switch_clk_2MHz_inst.counter_stat_cry_c[1], switch_clk_2MHz_inst.counter_stat_RNO[1]}
ble_pack switch_clk_2MHz_inst.counter_stat[2]_LC_297 {switch_clk_2MHz_inst.counter_stat[2], switch_clk_2MHz_inst.counter_stat_cry_c[2], switch_clk_2MHz_inst.counter_stat_RNO[2]}
ble_pack switch_clk_2MHz_inst.counter_stat[3]_LC_298 {switch_clk_2MHz_inst.counter_stat[3], switch_clk_2MHz_inst.counter_stat_cry_c[3], switch_clk_2MHz_inst.counter_stat_RNO[3]}
ble_pack switch_clk_2MHz_inst.counter_stat[4]_LC_299 {switch_clk_2MHz_inst.counter_stat[4], switch_clk_2MHz_inst.counter_stat_cry_c[4], switch_clk_2MHz_inst.counter_stat_RNO[4]}
ble_pack switch_clk_2MHz_inst.counter_stat[5]_LC_300 {switch_clk_2MHz_inst.counter_stat[5], switch_clk_2MHz_inst.counter_stat_cry_c[5], switch_clk_2MHz_inst.counter_stat_RNO[5]}
ble_pack switch_clk_2MHz_inst.counter_stat[6]_LC_301 {switch_clk_2MHz_inst.counter_stat[6], switch_clk_2MHz_inst.counter_stat_RNO[6]}
clb_pack PLB_3 {switch_clk_2MHz_inst.counter_stat[0]_LC_295, switch_clk_2MHz_inst.counter_stat[1]_LC_296, switch_clk_2MHz_inst.counter_stat[2]_LC_297, switch_clk_2MHz_inst.counter_stat[3]_LC_298, switch_clk_2MHz_inst.counter_stat[4]_LC_299, switch_clk_2MHz_inst.counter_stat[5]_LC_300, switch_clk_2MHz_inst.counter_stat[6]_LC_301}
ble_pack config_register_latched_dec_inst.DYNCNF_1_RNIP1121[0]_LC_1 {config_register_latched_dec_inst.DYNCNF_1_RNIP1121[0]}
ble_pack config_register_latched_dec_inst.DYNCNF_1[0]_LC_325 {config_register_latched_dec_inst.DYNCNF_1[0], config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0}
ble_pack config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0[0]_LC_2 {config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0[0]}
ble_pack config_register_latched_dec_inst.STATCNF_1_RNIRDN51[0]_LC_4 {config_register_latched_dec_inst.STATCNF_1_RNIRDN51[0]}
ble_pack config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0[0]_LC_5 {config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0[0]}
ble_pack RST_N_ibuf_RNIBJGC_LC_0 {RST_N_ibuf_RNIBJGC}
ble_pack divisor_inst_2.counter_RNISR1F[2]_LC_14 {divisor_inst_2.counter_RNISR1F[2]}
ble_pack switch_clk_1MHz_inst.current_state_RNITOE91_0[1]_LC_155 {switch_clk_1MHz_inst.current_state_RNITOE91_0[1]}
clb_pack PLB_4 {config_register_latched_dec_inst.DYNCNF_1_RNIP1121[0]_LC_1, config_register_latched_dec_inst.DYNCNF_1[0]_LC_325, config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0[0]_LC_2, config_register_latched_dec_inst.STATCNF_1_RNIRDN51[0]_LC_4, config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0[0]_LC_5, RST_N_ibuf_RNIBJGC_LC_0, divisor_inst_2.counter_RNISR1F[2]_LC_14, switch_clk_1MHz_inst.current_state_RNITOE91_0[1]_LC_155}
ble_pack switch_clk_1MHz_inst.MOSI_er_LC_21 {switch_clk_1MHz_inst.MOSI_er, switch_clk_1MHz_inst.MOSI_er_RNO}
ble_pack mosi_output_obuf_RNO_LC_19 {mosi_output_obuf_RNO}
ble_pack switch_clk_2MHz_inst.flag_output_1_RNI12011_LC_324 {switch_clk_2MHz_inst.flag_output_1_RNI12011}
ble_pack switch_clk_2MHz_inst.SEL_0_RNI4VEB3_LC_171 {switch_clk_2MHz_inst.SEL_0_RNI4VEB3}
ble_pack switch_clk_1MHz_inst.SEL_0_er_RNIQKO61_LC_22 {switch_clk_1MHz_inst.SEL_0_er_RNIQKO61}
ble_pack switch_clk_2MHz_inst.SEL_0_RNI98M31_LC_172 {switch_clk_2MHz_inst.SEL_0_RNI98M31}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg_RNI7S8U1[15]_LC_169 {switch_clk_1MHz_inst.delay_inst.delay_reg_RNI7S8U1[15]}
ble_pack config_register_latched_dec_inst.STATCNF_1_RNO[0]_LC_6 {config_register_latched_dec_inst.STATCNF_1_RNO[0]}
clb_pack PLB_5 {switch_clk_1MHz_inst.MOSI_er_LC_21, mosi_output_obuf_RNO_LC_19, switch_clk_2MHz_inst.flag_output_1_RNI12011_LC_324, switch_clk_2MHz_inst.SEL_0_RNI4VEB3_LC_171, switch_clk_1MHz_inst.SEL_0_er_RNIQKO61_LC_22, switch_clk_2MHz_inst.SEL_0_RNI98M31_LC_172, switch_clk_1MHz_inst.delay_inst.delay_reg_RNI7S8U1[15]_LC_169, config_register_latched_dec_inst.STATCNF_1_RNO[0]_LC_6}
ble_pack switch_clk_1MHz_inst.counter_idle_RNIOJRU1[7]_LC_132 {switch_clk_1MHz_inst.counter_idle_RNIOJRU1[7]}
ble_pack switch_clk_1MHz_inst.counter_idle_RNIQP3H[3]_LC_133 {switch_clk_1MHz_inst.counter_idle_RNIQP3H[3]}
ble_pack switch_clk_1MHz_inst.current_state_RNI1TCQ_2[1]_LC_153 {switch_clk_1MHz_inst.current_state_RNI1TCQ_2[1]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_5[0]_LC_165 {switch_clk_1MHz_inst.current_state_RNO_5[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_0[0]_LC_158 {switch_clk_1MHz_inst.current_state_RNO_0[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_4[0]_LC_164 {switch_clk_1MHz_inst.current_state_RNO_4[0]}
ble_pack switch_clk_1MHz_inst.current_state[0]_LC_157 {switch_clk_1MHz_inst.current_state[0], switch_clk_1MHz_inst.current_state_RNO[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNI1TCQ_1[1]_LC_152 {switch_clk_1MHz_inst.current_state_RNI1TCQ_1[1]}
clb_pack PLB_6 {switch_clk_1MHz_inst.counter_idle_RNIOJRU1[7]_LC_132, switch_clk_1MHz_inst.counter_idle_RNIQP3H[3]_LC_133, switch_clk_1MHz_inst.current_state_RNI1TCQ_2[1]_LC_153, switch_clk_1MHz_inst.current_state_RNO_5[0]_LC_165, switch_clk_1MHz_inst.current_state_RNO_0[0]_LC_158, switch_clk_1MHz_inst.current_state_RNO_4[0]_LC_164, switch_clk_1MHz_inst.current_state[0]_LC_157, switch_clk_1MHz_inst.current_state_RNI1TCQ_1[1]_LC_152}
ble_pack switch_clk_1MHz_inst.counter_stat_RNIIHP11[6]_LC_142 {switch_clk_1MHz_inst.counter_stat_RNIIHP11[6]}
ble_pack switch_clk_1MHz_inst.current_state_RNIFA8B2[1]_LC_154 {switch_clk_1MHz_inst.current_state_RNIFA8B2[1]}
ble_pack switch_clk_1MHz_inst.current_state_RNITOE91[1]_LC_156 {switch_clk_1MHz_inst.current_state_RNITOE91[1]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[0]_LC_23 {switch_clk_1MHz_inst.bit_sequence_din[0], switch_clk_1MHz_inst.bit_sequence_din_RNO[0]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[1]_LC_24 {switch_clk_1MHz_inst.bit_sequence_din[1], switch_clk_1MHz_inst.bit_sequence_din_RNO[1]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[2]_LC_31 {switch_clk_1MHz_inst.bit_sequence_din[2], switch_clk_1MHz_inst.bit_sequence_din_RNO[2]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[3]_LC_32 {switch_clk_1MHz_inst.bit_sequence_din[3], switch_clk_1MHz_inst.bit_sequence_din_RNO[3]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[4]_LC_33 {switch_clk_1MHz_inst.bit_sequence_din[4], switch_clk_1MHz_inst.bit_sequence_din_RNO[4]}
clb_pack PLB_7 {switch_clk_1MHz_inst.counter_stat_RNIIHP11[6]_LC_142, switch_clk_1MHz_inst.current_state_RNIFA8B2[1]_LC_154, switch_clk_1MHz_inst.current_state_RNITOE91[1]_LC_156, switch_clk_1MHz_inst.bit_sequence_din[0]_LC_23, switch_clk_1MHz_inst.bit_sequence_din[1]_LC_24, switch_clk_1MHz_inst.bit_sequence_din[2]_LC_31, switch_clk_1MHz_inst.bit_sequence_din[3]_LC_32, switch_clk_1MHz_inst.bit_sequence_din[4]_LC_33}
ble_pack switch_clk_1MHz_inst.current_state_RNO_0[1]_LC_159 {switch_clk_1MHz_inst.current_state_RNO_0[1]}
ble_pack switch_clk_1MHz_inst.current_state[1]_LC_160 {switch_clk_1MHz_inst.current_state[1], switch_clk_1MHz_inst.current_state_RNO[1]}
ble_pack switch_clk_1MHz_inst.counter_din_RNIFO9H[1]_LC_126 {switch_clk_1MHz_inst.counter_din_RNIFO9H[1]}
ble_pack switch_clk_1MHz_inst.counter_din[0]_LC_127 {switch_clk_1MHz_inst.counter_din[0], switch_clk_1MHz_inst.counter_din_RNO[0]}
ble_pack switch_clk_1MHz_inst.counter_din[1]_LC_129 {switch_clk_1MHz_inst.counter_din[1], switch_clk_1MHz_inst.counter_din_RNO[1]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_2[0]_LC_162 {switch_clk_1MHz_inst.current_state_RNO_2[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_8[0]_LC_168 {switch_clk_1MHz_inst.current_state_RNO_8[0]}
ble_pack switch_clk_1MHz_inst.counter_din[2]_LC_130 {switch_clk_1MHz_inst.counter_din[2], switch_clk_1MHz_inst.counter_din_RNO[2]}
clb_pack PLB_8 {switch_clk_1MHz_inst.current_state_RNO_0[1]_LC_159, switch_clk_1MHz_inst.current_state[1]_LC_160, switch_clk_1MHz_inst.counter_din_RNIFO9H[1]_LC_126, switch_clk_1MHz_inst.counter_din[0]_LC_127, switch_clk_1MHz_inst.counter_din[1]_LC_129, switch_clk_1MHz_inst.current_state_RNO_2[0]_LC_162, switch_clk_1MHz_inst.current_state_RNO_8[0]_LC_168, switch_clk_1MHz_inst.counter_din[2]_LC_130}
ble_pack switch_clk_1MHz_inst.current_state_RNO_3[0]_LC_163 {switch_clk_1MHz_inst.current_state_RNO_3[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_6[0]_LC_166 {switch_clk_1MHz_inst.current_state_RNO_6[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_1[0]_LC_161 {switch_clk_1MHz_inst.current_state_RNO_1[0]}
ble_pack switch_clk_1MHz_inst.current_state_RNO_7[0]_LC_167 {switch_clk_1MHz_inst.current_state_RNO_7[0]}
ble_pack switch_clk_2MHz_inst.MOSI_er_LC_170 {switch_clk_2MHz_inst.MOSI_er, switch_clk_2MHz_inst.MOSI_er_RNO}
ble_pack switch_clk_2MHz_inst.current_state_RNO_2[0]_LC_308 {switch_clk_2MHz_inst.current_state_RNO_2[0]}
clb_pack PLB_9 {switch_clk_1MHz_inst.current_state_RNO_3[0]_LC_163, switch_clk_1MHz_inst.current_state_RNO_6[0]_LC_166, switch_clk_1MHz_inst.current_state_RNO_1[0]_LC_161, switch_clk_1MHz_inst.current_state_RNO_7[0]_LC_167, switch_clk_2MHz_inst.MOSI_er_LC_170, switch_clk_2MHz_inst.current_state_RNO_2[0]_LC_308}
ble_pack switch_clk_2MHz_inst.SEL_0_RNIC97Q_LC_173 {switch_clk_2MHz_inst.SEL_0_RNIC97Q}
ble_pack switch_clk_2MHz_inst.SEL_0_LC_347 {switch_clk_2MHz_inst.SEL_0, switch_clk_2MHz_inst.SEL_0_RNILHTT1_switch_clk_2MHz_inst.SEL_0_REP_LUT4_0}
ble_pack switch_clk_2MHz_inst.SEL_0_RNIC97Q_0_LC_174 {switch_clk_2MHz_inst.SEL_0_RNIC97Q_0}
ble_pack switch_clk_2MHz_inst.SEL_0_RNILHTT1_LC_175 {switch_clk_2MHz_inst.SEL_0_RNILHTT1}
ble_pack divisor_inst.clk_out_LC_10 {divisor_inst.clk_out, divisor_inst.clk_out_RNO}
ble_pack switch_clk_2MHz_inst.current_state_fast_fast_RNITUE9[1]_LC_322 {switch_clk_2MHz_inst.current_state_fast_fast_RNITUE9[1]}
ble_pack switch_clk_2MHz_inst.current_state_fast_fast_RNI0KTV[1]_LC_321 {switch_clk_2MHz_inst.current_state_fast_fast_RNI0KTV[1]}
ble_pack switch_clk_2MHz_inst.current_state_fast_fast[1]_LC_323 {switch_clk_2MHz_inst.current_state_fast_fast[1], switch_clk_2MHz_inst.current_state_fast_fast_RNO[1]}
clb_pack PLB_10 {switch_clk_2MHz_inst.SEL_0_RNIC97Q_LC_173, switch_clk_2MHz_inst.SEL_0_LC_347, switch_clk_2MHz_inst.SEL_0_RNIC97Q_0_LC_174, switch_clk_2MHz_inst.SEL_0_RNILHTT1_LC_175, divisor_inst.clk_out_LC_10, switch_clk_2MHz_inst.current_state_fast_fast_RNITUE9[1]_LC_322, switch_clk_2MHz_inst.current_state_fast_fast_RNI0KTV[1]_LC_321, switch_clk_2MHz_inst.current_state_fast_fast[1]_LC_323}
ble_pack switch_clk_2MHz_inst.counter_din_RNI6HAE1[3]_LC_280 {switch_clk_2MHz_inst.counter_din_RNI6HAE1[3]}
ble_pack switch_clk_2MHz_inst.current_state_fast_1_rep1_LC_316 {switch_clk_2MHz_inst.current_state_fast_1_rep1, switch_clk_2MHz_inst.current_state_fast_1_rep1_RNO}
ble_pack switch_clk_2MHz_inst.current_state_fast[1]_LC_320 {switch_clk_2MHz_inst.current_state_fast[1], switch_clk_2MHz_inst.current_state_fast_RNO[1]}
ble_pack switch_clk_2MHz_inst.current_state[1]_LC_306 {switch_clk_2MHz_inst.current_state[1], switch_clk_2MHz_inst.current_state_RNO[1]}
ble_pack switch_clk_2MHz_inst.current_state_1_rep1_LC_302 {switch_clk_2MHz_inst.current_state_1_rep1, switch_clk_2MHz_inst.current_state_1_rep1_RNO}
ble_pack switch_clk_2MHz_inst.current_state_1_rep2_LC_303 {switch_clk_2MHz_inst.current_state_1_rep2, switch_clk_2MHz_inst.current_state_1_rep2_RNO}
ble_pack switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_LC_314 {switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6}
ble_pack switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_0_LC_315 {switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_0}
clb_pack PLB_11 {switch_clk_2MHz_inst.counter_din_RNI6HAE1[3]_LC_280, switch_clk_2MHz_inst.current_state_fast_1_rep1_LC_316, switch_clk_2MHz_inst.current_state_fast[1]_LC_320, switch_clk_2MHz_inst.current_state[1]_LC_306, switch_clk_2MHz_inst.current_state_1_rep1_LC_302, switch_clk_2MHz_inst.current_state_1_rep2_LC_303, switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_LC_314, switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_0_LC_315}
ble_pack switch_clk_2MHz_inst.counter_din_RNO_0[2]_LC_283 {switch_clk_2MHz_inst.counter_din_RNO_0[2]}
ble_pack switch_clk_2MHz_inst.counter_din[2]_LC_285 {switch_clk_2MHz_inst.counter_din[2], switch_clk_2MHz_inst.counter_din_RNO[2]}
ble_pack switch_clk_2MHz_inst.current_state_RNO_5[0]_LC_311 {switch_clk_2MHz_inst.current_state_RNO_5[0]}
ble_pack switch_clk_2MHz_inst.counter_din[0]_LC_282 {switch_clk_2MHz_inst.counter_din[0], switch_clk_2MHz_inst.counter_din_RNO[0]}
ble_pack switch_clk_2MHz_inst.counter_din[1]_LC_284 {switch_clk_2MHz_inst.counter_din[1], switch_clk_2MHz_inst.counter_din_RNO[1]}
ble_pack switch_clk_2MHz_inst.counter_din[3]_LC_286 {switch_clk_2MHz_inst.counter_din[3], switch_clk_2MHz_inst.counter_din_RNO[3]}
ble_pack switch_clk_2MHz_inst.counter_din_RNIBRN21[1]_LC_281 {switch_clk_2MHz_inst.counter_din_RNIBRN21[1]}
ble_pack divisor_inst.clk_out_RNI3LEM_LC_9 {divisor_inst.clk_out_RNI3LEM}
clb_pack PLB_12 {switch_clk_2MHz_inst.counter_din_RNO_0[2]_LC_283, switch_clk_2MHz_inst.counter_din[2]_LC_285, switch_clk_2MHz_inst.current_state_RNO_5[0]_LC_311, switch_clk_2MHz_inst.counter_din[0]_LC_282, switch_clk_2MHz_inst.counter_din[1]_LC_284, switch_clk_2MHz_inst.counter_din[3]_LC_286, switch_clk_2MHz_inst.counter_din_RNIBRN21[1]_LC_281, divisor_inst.clk_out_RNI3LEM_LC_9}
ble_pack switch_clk_2MHz_inst.counter_idle_RNIQLMJ[5]_LC_287 {switch_clk_2MHz_inst.counter_idle_RNIQLMJ[5]}
ble_pack switch_clk_2MHz_inst.current_state_fast_RNIDHKD1[1]_LC_318 {switch_clk_2MHz_inst.current_state_fast_RNIDHKD1[1]}
ble_pack switch_clk_2MHz_inst.current_state_fast_RNIJRTP[1]_LC_319 {switch_clk_2MHz_inst.current_state_fast_RNIJRTP[1]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[0]_LC_177 {switch_clk_2MHz_inst.bit_sequence_din[0], switch_clk_2MHz_inst.bit_sequence_din_RNO[0]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[1]_LC_178 {switch_clk_2MHz_inst.bit_sequence_din[1], switch_clk_2MHz_inst.bit_sequence_din_RNO[1]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[2]_LC_185 {switch_clk_2MHz_inst.bit_sequence_din[2], switch_clk_2MHz_inst.bit_sequence_din_RNO[2]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[3]_LC_186 {switch_clk_2MHz_inst.bit_sequence_din[3], switch_clk_2MHz_inst.bit_sequence_din_RNO[3]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[4]_LC_187 {switch_clk_2MHz_inst.bit_sequence_din[4], switch_clk_2MHz_inst.bit_sequence_din_RNO[4]}
clb_pack PLB_13 {switch_clk_2MHz_inst.counter_idle_RNIQLMJ[5]_LC_287, switch_clk_2MHz_inst.current_state_fast_RNIDHKD1[1]_LC_318, switch_clk_2MHz_inst.current_state_fast_RNIJRTP[1]_LC_319, switch_clk_2MHz_inst.bit_sequence_din[0]_LC_177, switch_clk_2MHz_inst.bit_sequence_din[1]_LC_178, switch_clk_2MHz_inst.bit_sequence_din[2]_LC_185, switch_clk_2MHz_inst.bit_sequence_din[3]_LC_186, switch_clk_2MHz_inst.bit_sequence_din[4]_LC_187}
ble_pack switch_clk_2MHz_inst.counter_stat_RNIMHC41[6]_LC_294 {switch_clk_2MHz_inst.counter_stat_RNIMHC41[6]}
ble_pack switch_clk_2MHz_inst.current_state_fast_RNI9DAU1[1]_LC_317 {switch_clk_2MHz_inst.current_state_fast_RNI9DAU1[1]}
ble_pack switch_clk_2MHz_inst.current_state_RNO_1[0]_LC_307 {switch_clk_2MHz_inst.current_state_RNO_1[0]}
ble_pack switch_clk_2MHz_inst.current_state_RNO_4[0]_LC_310 {switch_clk_2MHz_inst.current_state_RNO_4[0]}
ble_pack switch_clk_2MHz_inst.current_state[0]_LC_304 {switch_clk_2MHz_inst.current_state[0], switch_clk_2MHz_inst.current_state_RNO[0]}
ble_pack switch_clk_2MHz_inst.current_state_RNO_3[0]_LC_309 {switch_clk_2MHz_inst.current_state_RNO_3[0]}
ble_pack switch_clk_2MHz_inst.current_state_RNO_7[0]_LC_313 {switch_clk_2MHz_inst.current_state_RNO_7[0]}
clb_pack PLB_14 {switch_clk_2MHz_inst.counter_stat_RNIMHC41[6]_LC_294, switch_clk_2MHz_inst.current_state_fast_RNI9DAU1[1]_LC_317, switch_clk_2MHz_inst.current_state_RNO_1[0]_LC_307, switch_clk_2MHz_inst.current_state_RNO_4[0]_LC_310, switch_clk_2MHz_inst.current_state[0]_LC_304, switch_clk_2MHz_inst.current_state_RNO_3[0]_LC_309, switch_clk_2MHz_inst.current_state_RNO_7[0]_LC_313}
ble_pack switch_clk_2MHz_inst.current_state_RNO_0[0]_LC_305 {switch_clk_2MHz_inst.current_state_RNO_0[0]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[0]_LC_348 {switch_clk_2MHz_inst.bit_sequence_stat[0], switch_clk_2MHz_inst.current_state_fast_1_rep1_RNIEUV6_0_switch_clk_2MHz_inst.bit_sequence_stat_0_REP_LUT4_0}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[1]_LC_193 {switch_clk_2MHz_inst.bit_sequence_stat[1], switch_clk_2MHz_inst.bit_sequence_stat_RNO[1]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[2]_LC_204 {switch_clk_2MHz_inst.bit_sequence_stat[2], switch_clk_2MHz_inst.bit_sequence_stat_RNO[2]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[3]_LC_215 {switch_clk_2MHz_inst.bit_sequence_stat[3], switch_clk_2MHz_inst.bit_sequence_stat_RNO[3]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[4]_LC_226 {switch_clk_2MHz_inst.bit_sequence_stat[4], switch_clk_2MHz_inst.bit_sequence_stat_RNO[4]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[5]_LC_237 {switch_clk_2MHz_inst.bit_sequence_stat[5], switch_clk_2MHz_inst.bit_sequence_stat_RNO[5]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[6]_LC_248 {switch_clk_2MHz_inst.bit_sequence_stat[6], switch_clk_2MHz_inst.bit_sequence_stat_RNO[6]}
clb_pack PLB_15 {switch_clk_2MHz_inst.current_state_RNO_0[0]_LC_305, switch_clk_2MHz_inst.bit_sequence_stat[0]_LC_348, switch_clk_2MHz_inst.bit_sequence_stat[1]_LC_193, switch_clk_2MHz_inst.bit_sequence_stat[2]_LC_204, switch_clk_2MHz_inst.bit_sequence_stat[3]_LC_215, switch_clk_2MHz_inst.bit_sequence_stat[4]_LC_226, switch_clk_2MHz_inst.bit_sequence_stat[5]_LC_237, switch_clk_2MHz_inst.bit_sequence_stat[6]_LC_248}
ble_pack switch_clk_2MHz_inst.current_state_RNO_6[0]_LC_312 {switch_clk_2MHz_inst.current_state_RNO_6[0]}
ble_pack config_register_latched_dec_inst.STATCNF_1_RNO_0[0]_LC_7 {config_register_latched_dec_inst.STATCNF_1_RNO_0[0]}
ble_pack switch_clk_1MHz_inst.SEL_0_er_LC_327 {switch_clk_1MHz_inst.SEL_0_er, switch_clk_1MHz_inst.SEL_0_er_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.counter_din_RNO_0[3]_LC_128 {switch_clk_1MHz_inst.counter_din_RNO_0[3]}
ble_pack switch_clk_1MHz_inst.current_state_RNI1TCQ_0[1]_LC_150 {switch_clk_1MHz_inst.current_state_RNI1TCQ_0[1]}
ble_pack switch_clk_1MHz_inst.current_state_RNI1TCQ[1]_LC_151 {switch_clk_1MHz_inst.current_state_RNI1TCQ[1]}
ble_pack LC_358 {CONSTANT_ONE_LUT4}
clb_pack PLB_16 {switch_clk_2MHz_inst.current_state_RNO_6[0]_LC_312, config_register_latched_dec_inst.STATCNF_1_RNO_0[0]_LC_7, switch_clk_1MHz_inst.SEL_0_er_LC_327, switch_clk_1MHz_inst.counter_din_RNO_0[3]_LC_128, switch_clk_1MHz_inst.current_state_RNI1TCQ_0[1]_LC_150, switch_clk_1MHz_inst.current_state_RNI1TCQ[1]_LC_151, LC_358}
ble_pack divisor_inst_2.clk_out_LC_13 {divisor_inst_2.clk_out, divisor_inst_2.clk_out_RNO}
ble_pack switch_clk_1MHz_inst.CLK_uC_LC_20 {switch_clk_1MHz_inst.CLK_uC, switch_clk_1MHz_inst.CLK_uC_RNO}
ble_pack divisor_inst_2.counter[0]_LC_15 {divisor_inst_2.counter[0], divisor_inst_2.counter_RNO[0]}
ble_pack divisor_inst_2.counter[2]_LC_17 {divisor_inst_2.counter[2], divisor_inst_2.counter_RNO[2]}
ble_pack divisor_inst_2.counter[1]_LC_16 {divisor_inst_2.counter[1], divisor_inst_2.counter_RNO[1]}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[0]_LC_329 {switch_clk_1MHz_inst.delay_inst.delay_reg[0], switch_clk_1MHz_inst.delay_inst.delay_reg_0_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[1]_LC_330 {switch_clk_1MHz_inst.delay_inst.delay_reg[1], switch_clk_1MHz_inst.delay_inst.delay_reg_1_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[2]_LC_337 {switch_clk_1MHz_inst.delay_inst.delay_reg[2], switch_clk_1MHz_inst.delay_inst.delay_reg_2_THRU_LUT4_0}
clb_pack PLB_17 {divisor_inst_2.clk_out_LC_13, switch_clk_1MHz_inst.CLK_uC_LC_20, divisor_inst_2.counter[0]_LC_15, divisor_inst_2.counter[2]_LC_17, divisor_inst_2.counter[1]_LC_16, switch_clk_1MHz_inst.delay_inst.delay_reg[0]_LC_329, switch_clk_1MHz_inst.delay_inst.delay_reg[1]_LC_330, switch_clk_1MHz_inst.delay_inst.delay_reg[2]_LC_337}
ble_pack flag_output_0_ret_LC_18 {flag_output_0_ret, flag_output_0_ret_RNO}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[15]_LC_336 {switch_clk_1MHz_inst.delay_inst.delay_reg[15], switch_clk_1MHz_inst.delay_inst.delay_reg_15_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[6]_LC_355 {switch_clk_2MHz_inst.delay_inst.delay_reg[6], switch_clk_2MHz_inst.delay_inst.delay_reg_6_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[14]_LC_335 {switch_clk_1MHz_inst.delay_inst.delay_reg[14], switch_clk_1MHz_inst.delay_inst.delay_reg_14_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[5]_LC_354 {switch_clk_2MHz_inst.delay_inst.delay_reg[5], switch_clk_2MHz_inst.delay_inst.delay_reg_5_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[13]_LC_334 {switch_clk_1MHz_inst.delay_inst.delay_reg[13], switch_clk_1MHz_inst.delay_inst.delay_reg_13_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[4]_LC_353 {switch_clk_2MHz_inst.delay_inst.delay_reg[4], switch_clk_2MHz_inst.delay_inst.delay_reg_4_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[12]_LC_333 {switch_clk_1MHz_inst.delay_inst.delay_reg[12], switch_clk_1MHz_inst.delay_inst.delay_reg_12_THRU_LUT4_0}
clb_pack PLB_18 {flag_output_0_ret_LC_18, switch_clk_1MHz_inst.delay_inst.delay_reg[15]_LC_336, switch_clk_2MHz_inst.delay_inst.delay_reg[6]_LC_355, switch_clk_1MHz_inst.delay_inst.delay_reg[14]_LC_335, switch_clk_2MHz_inst.delay_inst.delay_reg[5]_LC_354, switch_clk_1MHz_inst.delay_inst.delay_reg[13]_LC_334, switch_clk_2MHz_inst.delay_inst.delay_reg[4]_LC_353, switch_clk_1MHz_inst.delay_inst.delay_reg[12]_LC_333}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[10]_LC_25 {switch_clk_1MHz_inst.bit_sequence_din[10], switch_clk_1MHz_inst.bit_sequence_din_RNO[10]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[11]_LC_26 {switch_clk_1MHz_inst.bit_sequence_din[11], switch_clk_1MHz_inst.bit_sequence_din_RNO[11]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[12]_LC_27 {switch_clk_1MHz_inst.bit_sequence_din[12], switch_clk_1MHz_inst.bit_sequence_din_RNO[12]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[13]_LC_28 {switch_clk_1MHz_inst.bit_sequence_din[13], switch_clk_1MHz_inst.bit_sequence_din_RNO[13]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[14]_LC_29 {switch_clk_1MHz_inst.bit_sequence_din[14], switch_clk_1MHz_inst.bit_sequence_din_RNO[14]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[15]_LC_30 {switch_clk_1MHz_inst.bit_sequence_din[15], switch_clk_1MHz_inst.bit_sequence_din_RNO[15]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[9]_LC_38 {switch_clk_1MHz_inst.bit_sequence_din[9], switch_clk_1MHz_inst.bit_sequence_din_RNO[9]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[8]_LC_37 {switch_clk_1MHz_inst.bit_sequence_din[8], switch_clk_1MHz_inst.bit_sequence_din_RNO[8]}
clb_pack PLB_19 {switch_clk_1MHz_inst.bit_sequence_din[10]_LC_25, switch_clk_1MHz_inst.bit_sequence_din[11]_LC_26, switch_clk_1MHz_inst.bit_sequence_din[12]_LC_27, switch_clk_1MHz_inst.bit_sequence_din[13]_LC_28, switch_clk_1MHz_inst.bit_sequence_din[14]_LC_29, switch_clk_1MHz_inst.bit_sequence_din[15]_LC_30, switch_clk_1MHz_inst.bit_sequence_din[9]_LC_38, switch_clk_1MHz_inst.bit_sequence_din[8]_LC_37}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[5]_LC_34 {switch_clk_1MHz_inst.bit_sequence_din[5], switch_clk_1MHz_inst.bit_sequence_din_RNO[5]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[6]_LC_35 {switch_clk_1MHz_inst.bit_sequence_din[6], switch_clk_1MHz_inst.bit_sequence_din_RNO[6]}
ble_pack switch_clk_1MHz_inst.bit_sequence_din[7]_LC_36 {switch_clk_1MHz_inst.bit_sequence_din[7], switch_clk_1MHz_inst.bit_sequence_din_RNO[7]}
clb_pack PLB_20 {switch_clk_1MHz_inst.bit_sequence_din[5]_LC_34, switch_clk_1MHz_inst.bit_sequence_din[6]_LC_35, switch_clk_1MHz_inst.bit_sequence_din[7]_LC_36}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[1]_LC_39 {switch_clk_1MHz_inst.bit_sequence_stat[1], switch_clk_1MHz_inst.bit_sequence_stat_RNO[1]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[2]_LC_50 {switch_clk_1MHz_inst.bit_sequence_stat[2], switch_clk_1MHz_inst.bit_sequence_stat_RNO[2]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[3]_LC_61 {switch_clk_1MHz_inst.bit_sequence_stat[3], switch_clk_1MHz_inst.bit_sequence_stat_RNO[3]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[4]_LC_72 {switch_clk_1MHz_inst.bit_sequence_stat[4], switch_clk_1MHz_inst.bit_sequence_stat_RNO[4]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[5]_LC_83 {switch_clk_1MHz_inst.bit_sequence_stat[5], switch_clk_1MHz_inst.bit_sequence_stat_RNO[5]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[6]_LC_94 {switch_clk_1MHz_inst.bit_sequence_stat[6], switch_clk_1MHz_inst.bit_sequence_stat_RNO[6]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[7]_LC_105 {switch_clk_1MHz_inst.bit_sequence_stat[7], switch_clk_1MHz_inst.bit_sequence_stat_RNO[7]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[8]_LC_116 {switch_clk_1MHz_inst.bit_sequence_stat[8], switch_clk_1MHz_inst.bit_sequence_stat_RNO[8]}
clb_pack PLB_21 {switch_clk_1MHz_inst.bit_sequence_stat[1]_LC_39, switch_clk_1MHz_inst.bit_sequence_stat[2]_LC_50, switch_clk_1MHz_inst.bit_sequence_stat[3]_LC_61, switch_clk_1MHz_inst.bit_sequence_stat[4]_LC_72, switch_clk_1MHz_inst.bit_sequence_stat[5]_LC_83, switch_clk_1MHz_inst.bit_sequence_stat[6]_LC_94, switch_clk_1MHz_inst.bit_sequence_stat[7]_LC_105, switch_clk_1MHz_inst.bit_sequence_stat[8]_LC_116}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[10]_LC_40 {switch_clk_1MHz_inst.bit_sequence_stat[10], switch_clk_1MHz_inst.bit_sequence_stat_RNO[10]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[11]_LC_41 {switch_clk_1MHz_inst.bit_sequence_stat[11], switch_clk_1MHz_inst.bit_sequence_stat_RNO[11]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[12]_LC_42 {switch_clk_1MHz_inst.bit_sequence_stat[12], switch_clk_1MHz_inst.bit_sequence_stat_RNO[12]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[13]_LC_43 {switch_clk_1MHz_inst.bit_sequence_stat[13], switch_clk_1MHz_inst.bit_sequence_stat_RNO[13]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[14]_LC_44 {switch_clk_1MHz_inst.bit_sequence_stat[14], switch_clk_1MHz_inst.bit_sequence_stat_RNO[14]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[15]_LC_45 {switch_clk_1MHz_inst.bit_sequence_stat[15], switch_clk_1MHz_inst.bit_sequence_stat_RNO[15]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[16]_LC_46 {switch_clk_1MHz_inst.bit_sequence_stat[16], switch_clk_1MHz_inst.bit_sequence_stat_RNO[16]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[17]_LC_47 {switch_clk_1MHz_inst.bit_sequence_stat[17], switch_clk_1MHz_inst.bit_sequence_stat_RNO[17]}
clb_pack PLB_22 {switch_clk_1MHz_inst.bit_sequence_stat[10]_LC_40, switch_clk_1MHz_inst.bit_sequence_stat[11]_LC_41, switch_clk_1MHz_inst.bit_sequence_stat[12]_LC_42, switch_clk_1MHz_inst.bit_sequence_stat[13]_LC_43, switch_clk_1MHz_inst.bit_sequence_stat[14]_LC_44, switch_clk_1MHz_inst.bit_sequence_stat[15]_LC_45, switch_clk_1MHz_inst.bit_sequence_stat[16]_LC_46, switch_clk_1MHz_inst.bit_sequence_stat[17]_LC_47}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[18]_LC_48 {switch_clk_1MHz_inst.bit_sequence_stat[18], switch_clk_1MHz_inst.bit_sequence_stat_RNO[18]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[19]_LC_49 {switch_clk_1MHz_inst.bit_sequence_stat[19], switch_clk_1MHz_inst.bit_sequence_stat_RNO[19]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[20]_LC_51 {switch_clk_1MHz_inst.bit_sequence_stat[20], switch_clk_1MHz_inst.bit_sequence_stat_RNO[20]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[21]_LC_52 {switch_clk_1MHz_inst.bit_sequence_stat[21], switch_clk_1MHz_inst.bit_sequence_stat_RNO[21]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[22]_LC_53 {switch_clk_1MHz_inst.bit_sequence_stat[22], switch_clk_1MHz_inst.bit_sequence_stat_RNO[22]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[23]_LC_54 {switch_clk_1MHz_inst.bit_sequence_stat[23], switch_clk_1MHz_inst.bit_sequence_stat_RNO[23]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[24]_LC_55 {switch_clk_1MHz_inst.bit_sequence_stat[24], switch_clk_1MHz_inst.bit_sequence_stat_RNO[24]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[25]_LC_56 {switch_clk_1MHz_inst.bit_sequence_stat[25], switch_clk_1MHz_inst.bit_sequence_stat_RNO[25]}
clb_pack PLB_23 {switch_clk_1MHz_inst.bit_sequence_stat[18]_LC_48, switch_clk_1MHz_inst.bit_sequence_stat[19]_LC_49, switch_clk_1MHz_inst.bit_sequence_stat[20]_LC_51, switch_clk_1MHz_inst.bit_sequence_stat[21]_LC_52, switch_clk_1MHz_inst.bit_sequence_stat[22]_LC_53, switch_clk_1MHz_inst.bit_sequence_stat[23]_LC_54, switch_clk_1MHz_inst.bit_sequence_stat[24]_LC_55, switch_clk_1MHz_inst.bit_sequence_stat[25]_LC_56}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[26]_LC_57 {switch_clk_1MHz_inst.bit_sequence_stat[26], switch_clk_1MHz_inst.bit_sequence_stat_RNO[26]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[27]_LC_58 {switch_clk_1MHz_inst.bit_sequence_stat[27], switch_clk_1MHz_inst.bit_sequence_stat_RNO[27]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[28]_LC_59 {switch_clk_1MHz_inst.bit_sequence_stat[28], switch_clk_1MHz_inst.bit_sequence_stat_RNO[28]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[29]_LC_60 {switch_clk_1MHz_inst.bit_sequence_stat[29], switch_clk_1MHz_inst.bit_sequence_stat_RNO[29]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[30]_LC_62 {switch_clk_1MHz_inst.bit_sequence_stat[30], switch_clk_1MHz_inst.bit_sequence_stat_RNO[30]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[31]_LC_63 {switch_clk_1MHz_inst.bit_sequence_stat[31], switch_clk_1MHz_inst.bit_sequence_stat_RNO[31]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[32]_LC_64 {switch_clk_1MHz_inst.bit_sequence_stat[32], switch_clk_1MHz_inst.bit_sequence_stat_RNO[32]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[33]_LC_65 {switch_clk_1MHz_inst.bit_sequence_stat[33], switch_clk_1MHz_inst.bit_sequence_stat_RNO[33]}
clb_pack PLB_24 {switch_clk_1MHz_inst.bit_sequence_stat[26]_LC_57, switch_clk_1MHz_inst.bit_sequence_stat[27]_LC_58, switch_clk_1MHz_inst.bit_sequence_stat[28]_LC_59, switch_clk_1MHz_inst.bit_sequence_stat[29]_LC_60, switch_clk_1MHz_inst.bit_sequence_stat[30]_LC_62, switch_clk_1MHz_inst.bit_sequence_stat[31]_LC_63, switch_clk_1MHz_inst.bit_sequence_stat[32]_LC_64, switch_clk_1MHz_inst.bit_sequence_stat[33]_LC_65}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[34]_LC_66 {switch_clk_1MHz_inst.bit_sequence_stat[34], switch_clk_1MHz_inst.bit_sequence_stat_RNO[34]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[35]_LC_67 {switch_clk_1MHz_inst.bit_sequence_stat[35], switch_clk_1MHz_inst.bit_sequence_stat_RNO[35]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[36]_LC_68 {switch_clk_1MHz_inst.bit_sequence_stat[36], switch_clk_1MHz_inst.bit_sequence_stat_RNO[36]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[37]_LC_69 {switch_clk_1MHz_inst.bit_sequence_stat[37], switch_clk_1MHz_inst.bit_sequence_stat_RNO[37]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[38]_LC_70 {switch_clk_1MHz_inst.bit_sequence_stat[38], switch_clk_1MHz_inst.bit_sequence_stat_RNO[38]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[39]_LC_71 {switch_clk_1MHz_inst.bit_sequence_stat[39], switch_clk_1MHz_inst.bit_sequence_stat_RNO[39]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[40]_LC_73 {switch_clk_1MHz_inst.bit_sequence_stat[40], switch_clk_1MHz_inst.bit_sequence_stat_RNO[40]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[41]_LC_74 {switch_clk_1MHz_inst.bit_sequence_stat[41], switch_clk_1MHz_inst.bit_sequence_stat_RNO[41]}
clb_pack PLB_25 {switch_clk_1MHz_inst.bit_sequence_stat[34]_LC_66, switch_clk_1MHz_inst.bit_sequence_stat[35]_LC_67, switch_clk_1MHz_inst.bit_sequence_stat[36]_LC_68, switch_clk_1MHz_inst.bit_sequence_stat[37]_LC_69, switch_clk_1MHz_inst.bit_sequence_stat[38]_LC_70, switch_clk_1MHz_inst.bit_sequence_stat[39]_LC_71, switch_clk_1MHz_inst.bit_sequence_stat[40]_LC_73, switch_clk_1MHz_inst.bit_sequence_stat[41]_LC_74}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[42]_LC_75 {switch_clk_1MHz_inst.bit_sequence_stat[42], switch_clk_1MHz_inst.bit_sequence_stat_RNO[42]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[43]_LC_76 {switch_clk_1MHz_inst.bit_sequence_stat[43], switch_clk_1MHz_inst.bit_sequence_stat_RNO[43]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[44]_LC_77 {switch_clk_1MHz_inst.bit_sequence_stat[44], switch_clk_1MHz_inst.bit_sequence_stat_RNO[44]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[45]_LC_78 {switch_clk_1MHz_inst.bit_sequence_stat[45], switch_clk_1MHz_inst.bit_sequence_stat_RNO[45]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[46]_LC_79 {switch_clk_1MHz_inst.bit_sequence_stat[46], switch_clk_1MHz_inst.bit_sequence_stat_RNO[46]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[47]_LC_80 {switch_clk_1MHz_inst.bit_sequence_stat[47], switch_clk_1MHz_inst.bit_sequence_stat_RNO[47]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[48]_LC_81 {switch_clk_1MHz_inst.bit_sequence_stat[48], switch_clk_1MHz_inst.bit_sequence_stat_RNO[48]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[49]_LC_82 {switch_clk_1MHz_inst.bit_sequence_stat[49], switch_clk_1MHz_inst.bit_sequence_stat_RNO[49]}
clb_pack PLB_26 {switch_clk_1MHz_inst.bit_sequence_stat[42]_LC_75, switch_clk_1MHz_inst.bit_sequence_stat[43]_LC_76, switch_clk_1MHz_inst.bit_sequence_stat[44]_LC_77, switch_clk_1MHz_inst.bit_sequence_stat[45]_LC_78, switch_clk_1MHz_inst.bit_sequence_stat[46]_LC_79, switch_clk_1MHz_inst.bit_sequence_stat[47]_LC_80, switch_clk_1MHz_inst.bit_sequence_stat[48]_LC_81, switch_clk_1MHz_inst.bit_sequence_stat[49]_LC_82}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[50]_LC_84 {switch_clk_1MHz_inst.bit_sequence_stat[50], switch_clk_1MHz_inst.bit_sequence_stat_RNO[50]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[51]_LC_85 {switch_clk_1MHz_inst.bit_sequence_stat[51], switch_clk_1MHz_inst.bit_sequence_stat_RNO[51]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[52]_LC_86 {switch_clk_1MHz_inst.bit_sequence_stat[52], switch_clk_1MHz_inst.bit_sequence_stat_RNO[52]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[53]_LC_87 {switch_clk_1MHz_inst.bit_sequence_stat[53], switch_clk_1MHz_inst.bit_sequence_stat_RNO[53]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[54]_LC_88 {switch_clk_1MHz_inst.bit_sequence_stat[54], switch_clk_1MHz_inst.bit_sequence_stat_RNO[54]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[55]_LC_89 {switch_clk_1MHz_inst.bit_sequence_stat[55], switch_clk_1MHz_inst.bit_sequence_stat_RNO[55]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[56]_LC_90 {switch_clk_1MHz_inst.bit_sequence_stat[56], switch_clk_1MHz_inst.bit_sequence_stat_RNO[56]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[57]_LC_91 {switch_clk_1MHz_inst.bit_sequence_stat[57], switch_clk_1MHz_inst.bit_sequence_stat_RNO[57]}
clb_pack PLB_27 {switch_clk_1MHz_inst.bit_sequence_stat[50]_LC_84, switch_clk_1MHz_inst.bit_sequence_stat[51]_LC_85, switch_clk_1MHz_inst.bit_sequence_stat[52]_LC_86, switch_clk_1MHz_inst.bit_sequence_stat[53]_LC_87, switch_clk_1MHz_inst.bit_sequence_stat[54]_LC_88, switch_clk_1MHz_inst.bit_sequence_stat[55]_LC_89, switch_clk_1MHz_inst.bit_sequence_stat[56]_LC_90, switch_clk_1MHz_inst.bit_sequence_stat[57]_LC_91}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[58]_LC_92 {switch_clk_1MHz_inst.bit_sequence_stat[58], switch_clk_1MHz_inst.bit_sequence_stat_RNO[58]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[59]_LC_93 {switch_clk_1MHz_inst.bit_sequence_stat[59], switch_clk_1MHz_inst.bit_sequence_stat_RNO[59]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[60]_LC_95 {switch_clk_1MHz_inst.bit_sequence_stat[60], switch_clk_1MHz_inst.bit_sequence_stat_RNO[60]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[61]_LC_96 {switch_clk_1MHz_inst.bit_sequence_stat[61], switch_clk_1MHz_inst.bit_sequence_stat_RNO[61]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[62]_LC_97 {switch_clk_1MHz_inst.bit_sequence_stat[62], switch_clk_1MHz_inst.bit_sequence_stat_RNO[62]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[63]_LC_98 {switch_clk_1MHz_inst.bit_sequence_stat[63], switch_clk_1MHz_inst.bit_sequence_stat_RNO[63]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[64]_LC_99 {switch_clk_1MHz_inst.bit_sequence_stat[64], switch_clk_1MHz_inst.bit_sequence_stat_RNO[64]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[65]_LC_100 {switch_clk_1MHz_inst.bit_sequence_stat[65], switch_clk_1MHz_inst.bit_sequence_stat_RNO[65]}
clb_pack PLB_28 {switch_clk_1MHz_inst.bit_sequence_stat[58]_LC_92, switch_clk_1MHz_inst.bit_sequence_stat[59]_LC_93, switch_clk_1MHz_inst.bit_sequence_stat[60]_LC_95, switch_clk_1MHz_inst.bit_sequence_stat[61]_LC_96, switch_clk_1MHz_inst.bit_sequence_stat[62]_LC_97, switch_clk_1MHz_inst.bit_sequence_stat[63]_LC_98, switch_clk_1MHz_inst.bit_sequence_stat[64]_LC_99, switch_clk_1MHz_inst.bit_sequence_stat[65]_LC_100}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[66]_LC_101 {switch_clk_1MHz_inst.bit_sequence_stat[66], switch_clk_1MHz_inst.bit_sequence_stat_RNO[66]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[67]_LC_102 {switch_clk_1MHz_inst.bit_sequence_stat[67], switch_clk_1MHz_inst.bit_sequence_stat_RNO[67]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[68]_LC_103 {switch_clk_1MHz_inst.bit_sequence_stat[68], switch_clk_1MHz_inst.bit_sequence_stat_RNO[68]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[69]_LC_104 {switch_clk_1MHz_inst.bit_sequence_stat[69], switch_clk_1MHz_inst.bit_sequence_stat_RNO[69]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[70]_LC_106 {switch_clk_1MHz_inst.bit_sequence_stat[70], switch_clk_1MHz_inst.bit_sequence_stat_RNO[70]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[71]_LC_107 {switch_clk_1MHz_inst.bit_sequence_stat[71], switch_clk_1MHz_inst.bit_sequence_stat_RNO[71]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[72]_LC_108 {switch_clk_1MHz_inst.bit_sequence_stat[72], switch_clk_1MHz_inst.bit_sequence_stat_RNO[72]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[73]_LC_109 {switch_clk_1MHz_inst.bit_sequence_stat[73], switch_clk_1MHz_inst.bit_sequence_stat_RNO[73]}
clb_pack PLB_29 {switch_clk_1MHz_inst.bit_sequence_stat[66]_LC_101, switch_clk_1MHz_inst.bit_sequence_stat[67]_LC_102, switch_clk_1MHz_inst.bit_sequence_stat[68]_LC_103, switch_clk_1MHz_inst.bit_sequence_stat[69]_LC_104, switch_clk_1MHz_inst.bit_sequence_stat[70]_LC_106, switch_clk_1MHz_inst.bit_sequence_stat[71]_LC_107, switch_clk_1MHz_inst.bit_sequence_stat[72]_LC_108, switch_clk_1MHz_inst.bit_sequence_stat[73]_LC_109}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[74]_LC_110 {switch_clk_1MHz_inst.bit_sequence_stat[74], switch_clk_1MHz_inst.bit_sequence_stat_RNO[74]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[75]_LC_111 {switch_clk_1MHz_inst.bit_sequence_stat[75], switch_clk_1MHz_inst.bit_sequence_stat_RNO[75]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[76]_LC_112 {switch_clk_1MHz_inst.bit_sequence_stat[76], switch_clk_1MHz_inst.bit_sequence_stat_RNO[76]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[77]_LC_113 {switch_clk_1MHz_inst.bit_sequence_stat[77], switch_clk_1MHz_inst.bit_sequence_stat_RNO[77]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[78]_LC_114 {switch_clk_1MHz_inst.bit_sequence_stat[78], switch_clk_1MHz_inst.bit_sequence_stat_RNO[78]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[79]_LC_115 {switch_clk_1MHz_inst.bit_sequence_stat[79], switch_clk_1MHz_inst.bit_sequence_stat_RNO[79]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[80]_LC_117 {switch_clk_1MHz_inst.bit_sequence_stat[80], switch_clk_1MHz_inst.bit_sequence_stat_RNO[80]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[81]_LC_118 {switch_clk_1MHz_inst.bit_sequence_stat[81], switch_clk_1MHz_inst.bit_sequence_stat_RNO[81]}
clb_pack PLB_30 {switch_clk_1MHz_inst.bit_sequence_stat[74]_LC_110, switch_clk_1MHz_inst.bit_sequence_stat[75]_LC_111, switch_clk_1MHz_inst.bit_sequence_stat[76]_LC_112, switch_clk_1MHz_inst.bit_sequence_stat[77]_LC_113, switch_clk_1MHz_inst.bit_sequence_stat[78]_LC_114, switch_clk_1MHz_inst.bit_sequence_stat[79]_LC_115, switch_clk_1MHz_inst.bit_sequence_stat[80]_LC_117, switch_clk_1MHz_inst.bit_sequence_stat[81]_LC_118}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[82]_LC_119 {switch_clk_1MHz_inst.bit_sequence_stat[82], switch_clk_1MHz_inst.bit_sequence_stat_RNO[82]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[83]_LC_120 {switch_clk_1MHz_inst.bit_sequence_stat[83], switch_clk_1MHz_inst.bit_sequence_stat_RNO[83]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[84]_LC_121 {switch_clk_1MHz_inst.bit_sequence_stat[84], switch_clk_1MHz_inst.bit_sequence_stat_RNO[84]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[85]_LC_122 {switch_clk_1MHz_inst.bit_sequence_stat[85], switch_clk_1MHz_inst.bit_sequence_stat_RNO[85]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[86]_LC_123 {switch_clk_1MHz_inst.bit_sequence_stat[86], switch_clk_1MHz_inst.bit_sequence_stat_RNO[86]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[87]_LC_124 {switch_clk_1MHz_inst.bit_sequence_stat[87], switch_clk_1MHz_inst.bit_sequence_stat_RNO[87]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[9]_LC_125 {switch_clk_1MHz_inst.bit_sequence_stat[9], switch_clk_1MHz_inst.bit_sequence_stat_RNO[9]}
ble_pack switch_clk_1MHz_inst.bit_sequence_stat[0]_LC_328 {switch_clk_1MHz_inst.bit_sequence_stat[0], switch_clk_1MHz_inst.current_state_RNI1TCQ_0_1_switch_clk_1MHz_inst.bit_sequence_stat_0_REP_LUT4_0}
clb_pack PLB_31 {switch_clk_1MHz_inst.bit_sequence_stat[82]_LC_119, switch_clk_1MHz_inst.bit_sequence_stat[83]_LC_120, switch_clk_1MHz_inst.bit_sequence_stat[84]_LC_121, switch_clk_1MHz_inst.bit_sequence_stat[85]_LC_122, switch_clk_1MHz_inst.bit_sequence_stat[86]_LC_123, switch_clk_1MHz_inst.bit_sequence_stat[87]_LC_124, switch_clk_1MHz_inst.bit_sequence_stat[9]_LC_125, switch_clk_1MHz_inst.bit_sequence_stat[0]_LC_328}
ble_pack switch_clk_1MHz_inst.counter_din[3]_LC_131 {switch_clk_1MHz_inst.counter_din[3], switch_clk_1MHz_inst.counter_din_RNO[3]}
ble_pack switch_clk_2MHz_inst.aux_CLK_LC_176 {switch_clk_2MHz_inst.aux_CLK, switch_clk_2MHz_inst.aux_CLK_RNO}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[0]_LC_349 {switch_clk_2MHz_inst.delay_inst.delay_reg[0], switch_clk_2MHz_inst.delay_inst.delay_reg_0_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[1]_LC_350 {switch_clk_2MHz_inst.delay_inst.delay_reg[1], switch_clk_2MHz_inst.delay_inst.delay_reg_1_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[2]_LC_351 {switch_clk_2MHz_inst.delay_inst.delay_reg[2], switch_clk_2MHz_inst.delay_inst.delay_reg_2_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.delay_inst.delay_reg[3]_LC_352 {switch_clk_2MHz_inst.delay_inst.delay_reg[3], switch_clk_2MHz_inst.delay_inst.delay_reg_3_THRU_LUT4_0}
ble_pack flag_output_ret_LC_346 {flag_output_ret, switch_clk_2MHz_inst.SEL_0_RNI4VEB3_flag_output_ret_REP_LUT4_0}
ble_pack switch_clk_2MHz_inst.flag_output_1_LC_357 {switch_clk_2MHz_inst.flag_output_1, switch_clk_2MHz_inst.flag_output_1_RNI12011_switch_clk_2MHz_inst.flag_output_1_REP_LUT4_0}
clb_pack PLB_32 {switch_clk_1MHz_inst.counter_din[3]_LC_131, switch_clk_2MHz_inst.aux_CLK_LC_176, switch_clk_2MHz_inst.delay_inst.delay_reg[0]_LC_349, switch_clk_2MHz_inst.delay_inst.delay_reg[1]_LC_350, switch_clk_2MHz_inst.delay_inst.delay_reg[2]_LC_351, switch_clk_2MHz_inst.delay_inst.delay_reg[3]_LC_352, flag_output_ret_LC_346, switch_clk_2MHz_inst.flag_output_1_LC_357}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[10]_LC_179 {switch_clk_2MHz_inst.bit_sequence_din[10], switch_clk_2MHz_inst.bit_sequence_din_RNO[10]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[11]_LC_180 {switch_clk_2MHz_inst.bit_sequence_din[11], switch_clk_2MHz_inst.bit_sequence_din_RNO[11]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[12]_LC_181 {switch_clk_2MHz_inst.bit_sequence_din[12], switch_clk_2MHz_inst.bit_sequence_din_RNO[12]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[13]_LC_182 {switch_clk_2MHz_inst.bit_sequence_din[13], switch_clk_2MHz_inst.bit_sequence_din_RNO[13]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[14]_LC_183 {switch_clk_2MHz_inst.bit_sequence_din[14], switch_clk_2MHz_inst.bit_sequence_din_RNO[14]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[15]_LC_184 {switch_clk_2MHz_inst.bit_sequence_din[15], switch_clk_2MHz_inst.bit_sequence_din_RNO[15]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[9]_LC_192 {switch_clk_2MHz_inst.bit_sequence_din[9], switch_clk_2MHz_inst.bit_sequence_din_RNO[9]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[8]_LC_191 {switch_clk_2MHz_inst.bit_sequence_din[8], switch_clk_2MHz_inst.bit_sequence_din_RNO[8]}
clb_pack PLB_33 {switch_clk_2MHz_inst.bit_sequence_din[10]_LC_179, switch_clk_2MHz_inst.bit_sequence_din[11]_LC_180, switch_clk_2MHz_inst.bit_sequence_din[12]_LC_181, switch_clk_2MHz_inst.bit_sequence_din[13]_LC_182, switch_clk_2MHz_inst.bit_sequence_din[14]_LC_183, switch_clk_2MHz_inst.bit_sequence_din[15]_LC_184, switch_clk_2MHz_inst.bit_sequence_din[9]_LC_192, switch_clk_2MHz_inst.bit_sequence_din[8]_LC_191}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[5]_LC_188 {switch_clk_2MHz_inst.bit_sequence_din[5], switch_clk_2MHz_inst.bit_sequence_din_RNO[5]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[6]_LC_189 {switch_clk_2MHz_inst.bit_sequence_din[6], switch_clk_2MHz_inst.bit_sequence_din_RNO[6]}
ble_pack switch_clk_2MHz_inst.bit_sequence_din[7]_LC_190 {switch_clk_2MHz_inst.bit_sequence_din[7], switch_clk_2MHz_inst.bit_sequence_din_RNO[7]}
clb_pack PLB_34 {switch_clk_2MHz_inst.bit_sequence_din[5]_LC_188, switch_clk_2MHz_inst.bit_sequence_din[6]_LC_189, switch_clk_2MHz_inst.bit_sequence_din[7]_LC_190}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[10]_LC_194 {switch_clk_2MHz_inst.bit_sequence_stat[10], switch_clk_2MHz_inst.bit_sequence_stat_RNO[10]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[11]_LC_195 {switch_clk_2MHz_inst.bit_sequence_stat[11], switch_clk_2MHz_inst.bit_sequence_stat_RNO[11]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[12]_LC_196 {switch_clk_2MHz_inst.bit_sequence_stat[12], switch_clk_2MHz_inst.bit_sequence_stat_RNO[12]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[13]_LC_197 {switch_clk_2MHz_inst.bit_sequence_stat[13], switch_clk_2MHz_inst.bit_sequence_stat_RNO[13]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[14]_LC_198 {switch_clk_2MHz_inst.bit_sequence_stat[14], switch_clk_2MHz_inst.bit_sequence_stat_RNO[14]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[15]_LC_199 {switch_clk_2MHz_inst.bit_sequence_stat[15], switch_clk_2MHz_inst.bit_sequence_stat_RNO[15]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[16]_LC_200 {switch_clk_2MHz_inst.bit_sequence_stat[16], switch_clk_2MHz_inst.bit_sequence_stat_RNO[16]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[17]_LC_201 {switch_clk_2MHz_inst.bit_sequence_stat[17], switch_clk_2MHz_inst.bit_sequence_stat_RNO[17]}
clb_pack PLB_35 {switch_clk_2MHz_inst.bit_sequence_stat[10]_LC_194, switch_clk_2MHz_inst.bit_sequence_stat[11]_LC_195, switch_clk_2MHz_inst.bit_sequence_stat[12]_LC_196, switch_clk_2MHz_inst.bit_sequence_stat[13]_LC_197, switch_clk_2MHz_inst.bit_sequence_stat[14]_LC_198, switch_clk_2MHz_inst.bit_sequence_stat[15]_LC_199, switch_clk_2MHz_inst.bit_sequence_stat[16]_LC_200, switch_clk_2MHz_inst.bit_sequence_stat[17]_LC_201}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[18]_LC_202 {switch_clk_2MHz_inst.bit_sequence_stat[18], switch_clk_2MHz_inst.bit_sequence_stat_RNO[18]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[19]_LC_203 {switch_clk_2MHz_inst.bit_sequence_stat[19], switch_clk_2MHz_inst.bit_sequence_stat_RNO[19]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[20]_LC_205 {switch_clk_2MHz_inst.bit_sequence_stat[20], switch_clk_2MHz_inst.bit_sequence_stat_RNO[20]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[21]_LC_206 {switch_clk_2MHz_inst.bit_sequence_stat[21], switch_clk_2MHz_inst.bit_sequence_stat_RNO[21]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[22]_LC_207 {switch_clk_2MHz_inst.bit_sequence_stat[22], switch_clk_2MHz_inst.bit_sequence_stat_RNO[22]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[23]_LC_208 {switch_clk_2MHz_inst.bit_sequence_stat[23], switch_clk_2MHz_inst.bit_sequence_stat_RNO[23]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[24]_LC_209 {switch_clk_2MHz_inst.bit_sequence_stat[24], switch_clk_2MHz_inst.bit_sequence_stat_RNO[24]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[25]_LC_210 {switch_clk_2MHz_inst.bit_sequence_stat[25], switch_clk_2MHz_inst.bit_sequence_stat_RNO[25]}
clb_pack PLB_36 {switch_clk_2MHz_inst.bit_sequence_stat[18]_LC_202, switch_clk_2MHz_inst.bit_sequence_stat[19]_LC_203, switch_clk_2MHz_inst.bit_sequence_stat[20]_LC_205, switch_clk_2MHz_inst.bit_sequence_stat[21]_LC_206, switch_clk_2MHz_inst.bit_sequence_stat[22]_LC_207, switch_clk_2MHz_inst.bit_sequence_stat[23]_LC_208, switch_clk_2MHz_inst.bit_sequence_stat[24]_LC_209, switch_clk_2MHz_inst.bit_sequence_stat[25]_LC_210}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[26]_LC_211 {switch_clk_2MHz_inst.bit_sequence_stat[26], switch_clk_2MHz_inst.bit_sequence_stat_RNO[26]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[27]_LC_212 {switch_clk_2MHz_inst.bit_sequence_stat[27], switch_clk_2MHz_inst.bit_sequence_stat_RNO[27]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[28]_LC_213 {switch_clk_2MHz_inst.bit_sequence_stat[28], switch_clk_2MHz_inst.bit_sequence_stat_RNO[28]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[29]_LC_214 {switch_clk_2MHz_inst.bit_sequence_stat[29], switch_clk_2MHz_inst.bit_sequence_stat_RNO[29]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[30]_LC_216 {switch_clk_2MHz_inst.bit_sequence_stat[30], switch_clk_2MHz_inst.bit_sequence_stat_RNO[30]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[31]_LC_217 {switch_clk_2MHz_inst.bit_sequence_stat[31], switch_clk_2MHz_inst.bit_sequence_stat_RNO[31]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[32]_LC_218 {switch_clk_2MHz_inst.bit_sequence_stat[32], switch_clk_2MHz_inst.bit_sequence_stat_RNO[32]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[33]_LC_219 {switch_clk_2MHz_inst.bit_sequence_stat[33], switch_clk_2MHz_inst.bit_sequence_stat_RNO[33]}
clb_pack PLB_37 {switch_clk_2MHz_inst.bit_sequence_stat[26]_LC_211, switch_clk_2MHz_inst.bit_sequence_stat[27]_LC_212, switch_clk_2MHz_inst.bit_sequence_stat[28]_LC_213, switch_clk_2MHz_inst.bit_sequence_stat[29]_LC_214, switch_clk_2MHz_inst.bit_sequence_stat[30]_LC_216, switch_clk_2MHz_inst.bit_sequence_stat[31]_LC_217, switch_clk_2MHz_inst.bit_sequence_stat[32]_LC_218, switch_clk_2MHz_inst.bit_sequence_stat[33]_LC_219}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[34]_LC_220 {switch_clk_2MHz_inst.bit_sequence_stat[34], switch_clk_2MHz_inst.bit_sequence_stat_RNO[34]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[35]_LC_221 {switch_clk_2MHz_inst.bit_sequence_stat[35], switch_clk_2MHz_inst.bit_sequence_stat_RNO[35]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[36]_LC_222 {switch_clk_2MHz_inst.bit_sequence_stat[36], switch_clk_2MHz_inst.bit_sequence_stat_RNO[36]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[37]_LC_223 {switch_clk_2MHz_inst.bit_sequence_stat[37], switch_clk_2MHz_inst.bit_sequence_stat_RNO[37]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[38]_LC_224 {switch_clk_2MHz_inst.bit_sequence_stat[38], switch_clk_2MHz_inst.bit_sequence_stat_RNO[38]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[39]_LC_225 {switch_clk_2MHz_inst.bit_sequence_stat[39], switch_clk_2MHz_inst.bit_sequence_stat_RNO[39]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[40]_LC_227 {switch_clk_2MHz_inst.bit_sequence_stat[40], switch_clk_2MHz_inst.bit_sequence_stat_RNO[40]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[41]_LC_228 {switch_clk_2MHz_inst.bit_sequence_stat[41], switch_clk_2MHz_inst.bit_sequence_stat_RNO[41]}
clb_pack PLB_38 {switch_clk_2MHz_inst.bit_sequence_stat[34]_LC_220, switch_clk_2MHz_inst.bit_sequence_stat[35]_LC_221, switch_clk_2MHz_inst.bit_sequence_stat[36]_LC_222, switch_clk_2MHz_inst.bit_sequence_stat[37]_LC_223, switch_clk_2MHz_inst.bit_sequence_stat[38]_LC_224, switch_clk_2MHz_inst.bit_sequence_stat[39]_LC_225, switch_clk_2MHz_inst.bit_sequence_stat[40]_LC_227, switch_clk_2MHz_inst.bit_sequence_stat[41]_LC_228}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[42]_LC_229 {switch_clk_2MHz_inst.bit_sequence_stat[42], switch_clk_2MHz_inst.bit_sequence_stat_RNO[42]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[43]_LC_230 {switch_clk_2MHz_inst.bit_sequence_stat[43], switch_clk_2MHz_inst.bit_sequence_stat_RNO[43]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[44]_LC_231 {switch_clk_2MHz_inst.bit_sequence_stat[44], switch_clk_2MHz_inst.bit_sequence_stat_RNO[44]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[45]_LC_232 {switch_clk_2MHz_inst.bit_sequence_stat[45], switch_clk_2MHz_inst.bit_sequence_stat_RNO[45]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[46]_LC_233 {switch_clk_2MHz_inst.bit_sequence_stat[46], switch_clk_2MHz_inst.bit_sequence_stat_RNO[46]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[47]_LC_234 {switch_clk_2MHz_inst.bit_sequence_stat[47], switch_clk_2MHz_inst.bit_sequence_stat_RNO[47]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[48]_LC_235 {switch_clk_2MHz_inst.bit_sequence_stat[48], switch_clk_2MHz_inst.bit_sequence_stat_RNO[48]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[49]_LC_236 {switch_clk_2MHz_inst.bit_sequence_stat[49], switch_clk_2MHz_inst.bit_sequence_stat_RNO[49]}
clb_pack PLB_39 {switch_clk_2MHz_inst.bit_sequence_stat[42]_LC_229, switch_clk_2MHz_inst.bit_sequence_stat[43]_LC_230, switch_clk_2MHz_inst.bit_sequence_stat[44]_LC_231, switch_clk_2MHz_inst.bit_sequence_stat[45]_LC_232, switch_clk_2MHz_inst.bit_sequence_stat[46]_LC_233, switch_clk_2MHz_inst.bit_sequence_stat[47]_LC_234, switch_clk_2MHz_inst.bit_sequence_stat[48]_LC_235, switch_clk_2MHz_inst.bit_sequence_stat[49]_LC_236}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[50]_LC_238 {switch_clk_2MHz_inst.bit_sequence_stat[50], switch_clk_2MHz_inst.bit_sequence_stat_RNO[50]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[51]_LC_239 {switch_clk_2MHz_inst.bit_sequence_stat[51], switch_clk_2MHz_inst.bit_sequence_stat_RNO[51]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[52]_LC_240 {switch_clk_2MHz_inst.bit_sequence_stat[52], switch_clk_2MHz_inst.bit_sequence_stat_RNO[52]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[53]_LC_241 {switch_clk_2MHz_inst.bit_sequence_stat[53], switch_clk_2MHz_inst.bit_sequence_stat_RNO[53]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[54]_LC_242 {switch_clk_2MHz_inst.bit_sequence_stat[54], switch_clk_2MHz_inst.bit_sequence_stat_RNO[54]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[55]_LC_243 {switch_clk_2MHz_inst.bit_sequence_stat[55], switch_clk_2MHz_inst.bit_sequence_stat_RNO[55]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[56]_LC_244 {switch_clk_2MHz_inst.bit_sequence_stat[56], switch_clk_2MHz_inst.bit_sequence_stat_RNO[56]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[57]_LC_245 {switch_clk_2MHz_inst.bit_sequence_stat[57], switch_clk_2MHz_inst.bit_sequence_stat_RNO[57]}
clb_pack PLB_40 {switch_clk_2MHz_inst.bit_sequence_stat[50]_LC_238, switch_clk_2MHz_inst.bit_sequence_stat[51]_LC_239, switch_clk_2MHz_inst.bit_sequence_stat[52]_LC_240, switch_clk_2MHz_inst.bit_sequence_stat[53]_LC_241, switch_clk_2MHz_inst.bit_sequence_stat[54]_LC_242, switch_clk_2MHz_inst.bit_sequence_stat[55]_LC_243, switch_clk_2MHz_inst.bit_sequence_stat[56]_LC_244, switch_clk_2MHz_inst.bit_sequence_stat[57]_LC_245}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[58]_LC_246 {switch_clk_2MHz_inst.bit_sequence_stat[58], switch_clk_2MHz_inst.bit_sequence_stat_RNO[58]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[59]_LC_247 {switch_clk_2MHz_inst.bit_sequence_stat[59], switch_clk_2MHz_inst.bit_sequence_stat_RNO[59]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[60]_LC_249 {switch_clk_2MHz_inst.bit_sequence_stat[60], switch_clk_2MHz_inst.bit_sequence_stat_RNO[60]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[61]_LC_250 {switch_clk_2MHz_inst.bit_sequence_stat[61], switch_clk_2MHz_inst.bit_sequence_stat_RNO[61]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[62]_LC_251 {switch_clk_2MHz_inst.bit_sequence_stat[62], switch_clk_2MHz_inst.bit_sequence_stat_RNO[62]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[63]_LC_252 {switch_clk_2MHz_inst.bit_sequence_stat[63], switch_clk_2MHz_inst.bit_sequence_stat_RNO[63]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[64]_LC_253 {switch_clk_2MHz_inst.bit_sequence_stat[64], switch_clk_2MHz_inst.bit_sequence_stat_RNO[64]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[65]_LC_254 {switch_clk_2MHz_inst.bit_sequence_stat[65], switch_clk_2MHz_inst.bit_sequence_stat_RNO[65]}
clb_pack PLB_41 {switch_clk_2MHz_inst.bit_sequence_stat[58]_LC_246, switch_clk_2MHz_inst.bit_sequence_stat[59]_LC_247, switch_clk_2MHz_inst.bit_sequence_stat[60]_LC_249, switch_clk_2MHz_inst.bit_sequence_stat[61]_LC_250, switch_clk_2MHz_inst.bit_sequence_stat[62]_LC_251, switch_clk_2MHz_inst.bit_sequence_stat[63]_LC_252, switch_clk_2MHz_inst.bit_sequence_stat[64]_LC_253, switch_clk_2MHz_inst.bit_sequence_stat[65]_LC_254}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[66]_LC_255 {switch_clk_2MHz_inst.bit_sequence_stat[66], switch_clk_2MHz_inst.bit_sequence_stat_RNO[66]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[67]_LC_256 {switch_clk_2MHz_inst.bit_sequence_stat[67], switch_clk_2MHz_inst.bit_sequence_stat_RNO[67]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[68]_LC_257 {switch_clk_2MHz_inst.bit_sequence_stat[68], switch_clk_2MHz_inst.bit_sequence_stat_RNO[68]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[69]_LC_258 {switch_clk_2MHz_inst.bit_sequence_stat[69], switch_clk_2MHz_inst.bit_sequence_stat_RNO[69]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[70]_LC_260 {switch_clk_2MHz_inst.bit_sequence_stat[70], switch_clk_2MHz_inst.bit_sequence_stat_RNO[70]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[71]_LC_261 {switch_clk_2MHz_inst.bit_sequence_stat[71], switch_clk_2MHz_inst.bit_sequence_stat_RNO[71]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[72]_LC_262 {switch_clk_2MHz_inst.bit_sequence_stat[72], switch_clk_2MHz_inst.bit_sequence_stat_RNO[72]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[73]_LC_263 {switch_clk_2MHz_inst.bit_sequence_stat[73], switch_clk_2MHz_inst.bit_sequence_stat_RNO[73]}
clb_pack PLB_42 {switch_clk_2MHz_inst.bit_sequence_stat[66]_LC_255, switch_clk_2MHz_inst.bit_sequence_stat[67]_LC_256, switch_clk_2MHz_inst.bit_sequence_stat[68]_LC_257, switch_clk_2MHz_inst.bit_sequence_stat[69]_LC_258, switch_clk_2MHz_inst.bit_sequence_stat[70]_LC_260, switch_clk_2MHz_inst.bit_sequence_stat[71]_LC_261, switch_clk_2MHz_inst.bit_sequence_stat[72]_LC_262, switch_clk_2MHz_inst.bit_sequence_stat[73]_LC_263}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[7]_LC_259 {switch_clk_2MHz_inst.bit_sequence_stat[7], switch_clk_2MHz_inst.bit_sequence_stat_RNO[7]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[8]_LC_270 {switch_clk_2MHz_inst.bit_sequence_stat[8], switch_clk_2MHz_inst.bit_sequence_stat_RNO[8]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[9]_LC_279 {switch_clk_2MHz_inst.bit_sequence_stat[9], switch_clk_2MHz_inst.bit_sequence_stat_RNO[9]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[77]_LC_267 {switch_clk_2MHz_inst.bit_sequence_stat[77], switch_clk_2MHz_inst.bit_sequence_stat_RNO[77]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[78]_LC_268 {switch_clk_2MHz_inst.bit_sequence_stat[78], switch_clk_2MHz_inst.bit_sequence_stat_RNO[78]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[79]_LC_269 {switch_clk_2MHz_inst.bit_sequence_stat[79], switch_clk_2MHz_inst.bit_sequence_stat_RNO[79]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[80]_LC_271 {switch_clk_2MHz_inst.bit_sequence_stat[80], switch_clk_2MHz_inst.bit_sequence_stat_RNO[80]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[81]_LC_272 {switch_clk_2MHz_inst.bit_sequence_stat[81], switch_clk_2MHz_inst.bit_sequence_stat_RNO[81]}
clb_pack PLB_43 {switch_clk_2MHz_inst.bit_sequence_stat[7]_LC_259, switch_clk_2MHz_inst.bit_sequence_stat[8]_LC_270, switch_clk_2MHz_inst.bit_sequence_stat[9]_LC_279, switch_clk_2MHz_inst.bit_sequence_stat[77]_LC_267, switch_clk_2MHz_inst.bit_sequence_stat[78]_LC_268, switch_clk_2MHz_inst.bit_sequence_stat[79]_LC_269, switch_clk_2MHz_inst.bit_sequence_stat[80]_LC_271, switch_clk_2MHz_inst.bit_sequence_stat[81]_LC_272}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[74]_LC_264 {switch_clk_2MHz_inst.bit_sequence_stat[74], switch_clk_2MHz_inst.bit_sequence_stat_RNO[74]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[75]_LC_265 {switch_clk_2MHz_inst.bit_sequence_stat[75], switch_clk_2MHz_inst.bit_sequence_stat_RNO[75]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[76]_LC_266 {switch_clk_2MHz_inst.bit_sequence_stat[76], switch_clk_2MHz_inst.bit_sequence_stat_RNO[76]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[82]_LC_273 {switch_clk_2MHz_inst.bit_sequence_stat[82], switch_clk_2MHz_inst.bit_sequence_stat_RNO[82]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[83]_LC_274 {switch_clk_2MHz_inst.bit_sequence_stat[83], switch_clk_2MHz_inst.bit_sequence_stat_RNO[83]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[84]_LC_275 {switch_clk_2MHz_inst.bit_sequence_stat[84], switch_clk_2MHz_inst.bit_sequence_stat_RNO[84]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[85]_LC_276 {switch_clk_2MHz_inst.bit_sequence_stat[85], switch_clk_2MHz_inst.bit_sequence_stat_RNO[85]}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[86]_LC_277 {switch_clk_2MHz_inst.bit_sequence_stat[86], switch_clk_2MHz_inst.bit_sequence_stat_RNO[86]}
clb_pack PLB_44 {switch_clk_2MHz_inst.bit_sequence_stat[74]_LC_264, switch_clk_2MHz_inst.bit_sequence_stat[75]_LC_265, switch_clk_2MHz_inst.bit_sequence_stat[76]_LC_266, switch_clk_2MHz_inst.bit_sequence_stat[82]_LC_273, switch_clk_2MHz_inst.bit_sequence_stat[83]_LC_274, switch_clk_2MHz_inst.bit_sequence_stat[84]_LC_275, switch_clk_2MHz_inst.bit_sequence_stat[85]_LC_276, switch_clk_2MHz_inst.bit_sequence_stat[86]_LC_277}
ble_pack switch_clk_2MHz_inst.bit_sequence_stat[87]_LC_278 {switch_clk_2MHz_inst.bit_sequence_stat[87], switch_clk_2MHz_inst.bit_sequence_stat_RNO[87]}
clb_pack PLB_45 {switch_clk_2MHz_inst.bit_sequence_stat[87]_LC_278}
ble_pack config_register_latched_dec_inst.STATCNF_1[0]_LC_326 {config_register_latched_dec_inst.STATCNF_1[0], config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0}
clb_pack PLB_46 {config_register_latched_dec_inst.STATCNF_1[0]_LC_326}
ble_pack config_register_latched_dec_inst.DYNSR[0]_LC_3 {config_register_latched_dec_inst.DYNSR[0], config_register_latched_dec_inst.DYNSR_RNO[0]}
ble_pack config_register_latched_dec_inst.STATSR[0]_LC_8 {config_register_latched_dec_inst.STATSR[0], config_register_latched_dec_inst.STATSR_RNO[0]}
clb_pack PLB_47 {config_register_latched_dec_inst.DYNSR[0]_LC_3, config_register_latched_dec_inst.STATSR[0]_LC_8}
ble_pack divisor_inst.counter[1]_LC_12 {divisor_inst.counter[1], divisor_inst.counter_RNO[1]}
ble_pack divisor_inst.counter[0]_LC_11 {divisor_inst.counter[0], divisor_inst.counter_RNO[0]}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[10]_LC_331 {switch_clk_1MHz_inst.delay_inst.delay_reg[10], switch_clk_1MHz_inst.delay_inst.delay_reg_10_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[11]_LC_332 {switch_clk_1MHz_inst.delay_inst.delay_reg[11], switch_clk_1MHz_inst.delay_inst.delay_reg_11_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[9]_LC_344 {switch_clk_1MHz_inst.delay_inst.delay_reg[9], switch_clk_1MHz_inst.delay_inst.delay_reg_9_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[8]_LC_343 {switch_clk_1MHz_inst.delay_inst.delay_reg[8], switch_clk_1MHz_inst.delay_inst.delay_reg_8_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[7]_LC_342 {switch_clk_1MHz_inst.delay_inst.delay_reg[7], switch_clk_1MHz_inst.delay_inst.delay_reg_7_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[6]_LC_341 {switch_clk_1MHz_inst.delay_inst.delay_reg[6], switch_clk_1MHz_inst.delay_inst.delay_reg_6_THRU_LUT4_0}
clb_pack PLB_48 {divisor_inst.counter[1]_LC_12, divisor_inst.counter[0]_LC_11, switch_clk_1MHz_inst.delay_inst.delay_reg[10]_LC_331, switch_clk_1MHz_inst.delay_inst.delay_reg[11]_LC_332, switch_clk_1MHz_inst.delay_inst.delay_reg[9]_LC_344, switch_clk_1MHz_inst.delay_inst.delay_reg[8]_LC_343, switch_clk_1MHz_inst.delay_inst.delay_reg[7]_LC_342, switch_clk_1MHz_inst.delay_inst.delay_reg[6]_LC_341}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[3]_LC_338 {switch_clk_1MHz_inst.delay_inst.delay_reg[3], switch_clk_1MHz_inst.delay_inst.delay_reg_3_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[4]_LC_339 {switch_clk_1MHz_inst.delay_inst.delay_reg[4], switch_clk_1MHz_inst.delay_inst.delay_reg_4_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.delay_inst.delay_reg[5]_LC_340 {switch_clk_1MHz_inst.delay_inst.delay_reg[5], switch_clk_1MHz_inst.delay_inst.delay_reg_5_THRU_LUT4_0}
ble_pack switch_clk_1MHz_inst.flag_input_reg_LC_345 {switch_clk_1MHz_inst.flag_input_reg, switch_clk_1MHz_inst.flag_input_reg_THRU_LUT4_0}
ble_pack switch_clk_2MHz_inst.flag_input_reg_LC_356 {switch_clk_2MHz_inst.flag_input_reg, switch_clk_2MHz_inst.flag_input_reg_THRU_LUT4_0}
clb_pack PLB_49 {switch_clk_1MHz_inst.delay_inst.delay_reg[3]_LC_338, switch_clk_1MHz_inst.delay_inst.delay_reg[4]_LC_339, switch_clk_1MHz_inst.delay_inst.delay_reg[5]_LC_340, switch_clk_1MHz_inst.flag_input_reg_LC_345, switch_clk_2MHz_inst.flag_input_reg_LC_356}
