ARM GAS  /tmp/ccLfaU2V.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32g4xx_hal_msp.c **** 
  25:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32g4xx_hal_msp.c **** 
  27:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32g4xx_hal_msp.c **** 
  30:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccLfaU2V.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** 
  32:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32g4xx_hal_msp.c **** 
  35:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32g4xx_hal_msp.c **** 
  37:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32g4xx_hal_msp.c **** 
  40:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32g4xx_hal_msp.c **** 
  42:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32g4xx_hal_msp.c **** 
  45:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32g4xx_hal_msp.c **** 
  47:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32g4xx_hal_msp.c **** 
  50:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32g4xx_hal_msp.c **** 
  52:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32g4xx_hal_msp.c **** 
  55:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32g4xx_hal_msp.c **** 
  57:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32g4xx_hal_msp.c **** 
  59:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32g4xx_hal_msp.c **** /**
  61:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32g4xx_hal_msp.c ****   */
  63:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32g4xx_hal_msp.c **** 
  67:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32g4xx_hal_msp.c **** 
  69:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43              		.loc 1 69 3 view .LVU3
  44 0004 0B4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccLfaU2V.s 			page 3


  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 69 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 69 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 70 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 70 3 view .LVU8
  59              		.loc 1 70 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 70 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32g4xx_hal_msp.c **** 
  72:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32g4xx_hal_msp.c **** 
  74:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  75:Core/Src/stm32g4xx_hal_msp.c ****   */
  76:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  71              		.loc 1 76 3 view .LVU13
  72 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  73              	.LVL0:
  77:Core/Src/stm32g4xx_hal_msp.c **** 
  78:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32g4xx_hal_msp.c **** 
  80:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32g4xx_hal_msp.c **** }
  74              		.loc 1 81 1 is_stmt 0 view .LVU14
  75 002e 03B0     		add	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 0030 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 0034 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE132:
  87              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_UART_MspInit
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
ARM GAS  /tmp/ccLfaU2V.s 			page 4


  93              		.fpu fpv4-sp-d16
  95              	HAL_UART_MspInit:
  96              	.LVL1:
  97              	.LFB133:
  82:Core/Src/stm32g4xx_hal_msp.c **** 
  83:Core/Src/stm32g4xx_hal_msp.c **** /**
  84:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
  85:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
  87:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32g4xx_hal_msp.c **** */
  89:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  90:Core/Src/stm32g4xx_hal_msp.c **** {
  98              		.loc 1 90 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 120
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 90 1 is_stmt 0 view .LVU16
 103 0000 10B5     		push	{r4, lr}
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
 107              		.cfi_offset 14, -4
 108 0002 9EB0     		sub	sp, sp, #120
 109              	.LCFI4:
 110              		.cfi_def_cfa_offset 128
 111 0004 0446     		mov	r4, r0
  91:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 112              		.loc 1 91 3 is_stmt 1 view .LVU17
 113              		.loc 1 91 20 is_stmt 0 view .LVU18
 114 0006 0021     		movs	r1, #0
 115 0008 1991     		str	r1, [sp, #100]
 116 000a 1A91     		str	r1, [sp, #104]
 117 000c 1B91     		str	r1, [sp, #108]
 118 000e 1C91     		str	r1, [sp, #112]
 119 0010 1D91     		str	r1, [sp, #116]
  92:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 120              		.loc 1 92 3 is_stmt 1 view .LVU19
 121              		.loc 1 92 28 is_stmt 0 view .LVU20
 122 0012 5422     		movs	r2, #84
 123 0014 04A8     		add	r0, sp, #16
 124              	.LVL2:
 125              		.loc 1 92 28 view .LVU21
 126 0016 FFF7FEFF 		bl	memset
 127              	.LVL3:
  93:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 128              		.loc 1 93 3 is_stmt 1 view .LVU22
 129              		.loc 1 93 11 is_stmt 0 view .LVU23
 130 001a 2368     		ldr	r3, [r4]
 131              		.loc 1 93 5 view .LVU24
 132 001c 314A     		ldr	r2, .L15
 133 001e 9342     		cmp	r3, r2
 134 0020 04D0     		beq	.L11
  94:Core/Src/stm32g4xx_hal_msp.c ****   {
  95:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  96:Core/Src/stm32g4xx_hal_msp.c **** 
  97:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
ARM GAS  /tmp/ccLfaU2V.s 			page 5


  98:Core/Src/stm32g4xx_hal_msp.c **** 
  99:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 100:Core/Src/stm32g4xx_hal_msp.c ****   */
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 102:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 103:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 104:Core/Src/stm32g4xx_hal_msp.c ****     {
 105:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 106:Core/Src/stm32g4xx_hal_msp.c ****     }
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 108:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 110:Core/Src/stm32g4xx_hal_msp.c **** 
 111:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 112:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 113:Core/Src/stm32g4xx_hal_msp.c ****     PC4     ------> USART1_TX
 114:Core/Src/stm32g4xx_hal_msp.c ****     PC5     ------> USART1_RX
 115:Core/Src/stm32g4xx_hal_msp.c ****     */
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 119:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 120:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 121:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 122:Core/Src/stm32g4xx_hal_msp.c **** 
 123:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1 interrupt Init */
 124:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 125:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 126:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 127:Core/Src/stm32g4xx_hal_msp.c **** 
 128:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 129:Core/Src/stm32g4xx_hal_msp.c ****   }
 130:Core/Src/stm32g4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 135              		.loc 1 130 8 is_stmt 1 view .LVU25
 136              		.loc 1 130 10 is_stmt 0 view .LVU26
 137 0022 314A     		ldr	r2, .L15+4
 138 0024 9342     		cmp	r3, r2
 139 0026 33D0     		beq	.L12
 140              	.LVL4:
 141              	.L5:
 131:Core/Src/stm32g4xx_hal_msp.c ****   {
 132:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 133:Core/Src/stm32g4xx_hal_msp.c **** 
 134:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 135:Core/Src/stm32g4xx_hal_msp.c **** 
 136:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 137:Core/Src/stm32g4xx_hal_msp.c ****   */
 138:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 139:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 140:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 141:Core/Src/stm32g4xx_hal_msp.c ****     {
 142:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 143:Core/Src/stm32g4xx_hal_msp.c ****     }
 144:Core/Src/stm32g4xx_hal_msp.c **** 
 145:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 146:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 147:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccLfaU2V.s 			page 6


 148:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 149:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 150:Core/Src/stm32g4xx_hal_msp.c ****     PB3     ------> USART2_TX
 151:Core/Src/stm32g4xx_hal_msp.c ****     PB4     ------> USART2_RX
 152:Core/Src/stm32g4xx_hal_msp.c ****     */
 153:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 154:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 155:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 156:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 158:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 159:Core/Src/stm32g4xx_hal_msp.c **** 
 160:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 161:Core/Src/stm32g4xx_hal_msp.c **** 
 162:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 163:Core/Src/stm32g4xx_hal_msp.c ****   }
 164:Core/Src/stm32g4xx_hal_msp.c **** 
 165:Core/Src/stm32g4xx_hal_msp.c **** }
 142              		.loc 1 165 1 view .LVU27
 143 0028 1EB0     		add	sp, sp, #120
 144              	.LCFI5:
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 8
 147              		@ sp needed
 148 002a 10BD     		pop	{r4, pc}
 149              	.LVL5:
 150              	.L11:
 151              	.LCFI6:
 152              		.cfi_restore_state
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 153              		.loc 1 101 5 is_stmt 1 view .LVU28
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 154              		.loc 1 101 40 is_stmt 0 view .LVU29
 155 002c 0123     		movs	r3, #1
 156 002e 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 157              		.loc 1 102 5 is_stmt 1 view .LVU30
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 158              		.loc 1 103 5 view .LVU31
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 159              		.loc 1 103 9 is_stmt 0 view .LVU32
 160 0030 04A8     		add	r0, sp, #16
 161 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 162              	.LVL6:
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 163              		.loc 1 103 8 view .LVU33
 164 0036 40BB     		cbnz	r0, .L13
 165              	.L7:
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 166              		.loc 1 109 5 is_stmt 1 view .LVU34
 167              	.LBB4:
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 168              		.loc 1 109 5 view .LVU35
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 169              		.loc 1 109 5 view .LVU36
 170 0038 2C4B     		ldr	r3, .L15+8
 171 003a 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/ccLfaU2V.s 			page 7


 172 003c 42F48042 		orr	r2, r2, #16384
 173 0040 1A66     		str	r2, [r3, #96]
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 174              		.loc 1 109 5 view .LVU37
 175 0042 1A6E     		ldr	r2, [r3, #96]
 176 0044 02F48042 		and	r2, r2, #16384
 177 0048 0092     		str	r2, [sp]
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 178              		.loc 1 109 5 view .LVU38
 179 004a 009A     		ldr	r2, [sp]
 180              	.LBE4:
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 181              		.loc 1 109 5 view .LVU39
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 182              		.loc 1 111 5 view .LVU40
 183              	.LBB5:
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 184              		.loc 1 111 5 view .LVU41
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 185              		.loc 1 111 5 view .LVU42
 186 004c DA6C     		ldr	r2, [r3, #76]
 187 004e 42F00402 		orr	r2, r2, #4
 188 0052 DA64     		str	r2, [r3, #76]
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 189              		.loc 1 111 5 view .LVU43
 190 0054 DB6C     		ldr	r3, [r3, #76]
 191 0056 03F00403 		and	r3, r3, #4
 192 005a 0193     		str	r3, [sp, #4]
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 193              		.loc 1 111 5 view .LVU44
 194 005c 019B     		ldr	r3, [sp, #4]
 195              	.LBE5:
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 196              		.loc 1 111 5 view .LVU45
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 116 5 view .LVU46
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 116 25 is_stmt 0 view .LVU47
 199 005e 3023     		movs	r3, #48
 200 0060 1993     		str	r3, [sp, #100]
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 117 5 is_stmt 1 view .LVU48
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 117 26 is_stmt 0 view .LVU49
 203 0062 0223     		movs	r3, #2
 204 0064 1A93     		str	r3, [sp, #104]
 118:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 205              		.loc 1 118 5 is_stmt 1 view .LVU50
 118:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206              		.loc 1 118 26 is_stmt 0 view .LVU51
 207 0066 0024     		movs	r4, #0
 208              	.LVL7:
 118:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 118 26 view .LVU52
 210 0068 1B94     		str	r4, [sp, #108]
 119:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 211              		.loc 1 119 5 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccLfaU2V.s 			page 8


 119:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 212              		.loc 1 119 27 is_stmt 0 view .LVU54
 213 006a 1C94     		str	r4, [sp, #112]
 120:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 214              		.loc 1 120 5 is_stmt 1 view .LVU55
 120:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 215              		.loc 1 120 31 is_stmt 0 view .LVU56
 216 006c 0723     		movs	r3, #7
 217 006e 1D93     		str	r3, [sp, #116]
 121:Core/Src/stm32g4xx_hal_msp.c **** 
 218              		.loc 1 121 5 is_stmt 1 view .LVU57
 219 0070 19A9     		add	r1, sp, #100
 220 0072 1F48     		ldr	r0, .L15+12
 221 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL8:
 124:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 223              		.loc 1 124 5 view .LVU58
 224 0078 2246     		mov	r2, r4
 225 007a 2146     		mov	r1, r4
 226 007c 2520     		movs	r0, #37
 227 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 228              	.LVL9:
 125:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 229              		.loc 1 125 5 view .LVU59
 230 0082 2520     		movs	r0, #37
 231 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 232              	.LVL10:
 233 0088 CEE7     		b	.L5
 234              	.LVL11:
 235              	.L13:
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 236              		.loc 1 105 7 view .LVU60
 237 008a FFF7FEFF 		bl	Error_Handler
 238              	.LVL12:
 239 008e D3E7     		b	.L7
 240              	.L12:
 138:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 241              		.loc 1 138 5 view .LVU61
 138:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 242              		.loc 1 138 40 is_stmt 0 view .LVU62
 243 0090 0223     		movs	r3, #2
 244 0092 0493     		str	r3, [sp, #16]
 139:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 245              		.loc 1 139 5 is_stmt 1 view .LVU63
 140:Core/Src/stm32g4xx_hal_msp.c ****     {
 246              		.loc 1 140 5 view .LVU64
 140:Core/Src/stm32g4xx_hal_msp.c ****     {
 247              		.loc 1 140 9 is_stmt 0 view .LVU65
 248 0094 04A8     		add	r0, sp, #16
 249 0096 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 250              	.LVL13:
 140:Core/Src/stm32g4xx_hal_msp.c ****     {
 251              		.loc 1 140 8 view .LVU66
 252 009a 00BB     		cbnz	r0, .L14
 253              	.L9:
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 254              		.loc 1 146 5 is_stmt 1 view .LVU67
ARM GAS  /tmp/ccLfaU2V.s 			page 9


 255              	.LBB6:
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 256              		.loc 1 146 5 view .LVU68
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 257              		.loc 1 146 5 view .LVU69
 258 009c 134B     		ldr	r3, .L15+8
 259 009e 9A6D     		ldr	r2, [r3, #88]
 260 00a0 42F40032 		orr	r2, r2, #131072
 261 00a4 9A65     		str	r2, [r3, #88]
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 262              		.loc 1 146 5 view .LVU70
 263 00a6 9A6D     		ldr	r2, [r3, #88]
 264 00a8 02F40032 		and	r2, r2, #131072
 265 00ac 0292     		str	r2, [sp, #8]
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 266              		.loc 1 146 5 view .LVU71
 267 00ae 029A     		ldr	r2, [sp, #8]
 268              	.LBE6:
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 269              		.loc 1 146 5 view .LVU72
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 270              		.loc 1 148 5 view .LVU73
 271              	.LBB7:
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 272              		.loc 1 148 5 view .LVU74
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 273              		.loc 1 148 5 view .LVU75
 274 00b0 DA6C     		ldr	r2, [r3, #76]
 275 00b2 42F00202 		orr	r2, r2, #2
 276 00b6 DA64     		str	r2, [r3, #76]
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 277              		.loc 1 148 5 view .LVU76
 278 00b8 DB6C     		ldr	r3, [r3, #76]
 279 00ba 03F00203 		and	r3, r3, #2
 280 00be 0393     		str	r3, [sp, #12]
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 281              		.loc 1 148 5 view .LVU77
 282 00c0 039B     		ldr	r3, [sp, #12]
 283              	.LBE7:
 148:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 284              		.loc 1 148 5 view .LVU78
 153:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285              		.loc 1 153 5 view .LVU79
 153:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286              		.loc 1 153 25 is_stmt 0 view .LVU80
 287 00c2 1823     		movs	r3, #24
 288 00c4 1993     		str	r3, [sp, #100]
 154:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 154 5 is_stmt 1 view .LVU81
 154:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 154 26 is_stmt 0 view .LVU82
 291 00c6 0223     		movs	r3, #2
 292 00c8 1A93     		str	r3, [sp, #104]
 155:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293              		.loc 1 155 5 is_stmt 1 view .LVU83
 155:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 294              		.loc 1 155 26 is_stmt 0 view .LVU84
ARM GAS  /tmp/ccLfaU2V.s 			page 10


 295 00ca 0023     		movs	r3, #0
 296 00cc 1B93     		str	r3, [sp, #108]
 156:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 297              		.loc 1 156 5 is_stmt 1 view .LVU85
 156:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 298              		.loc 1 156 27 is_stmt 0 view .LVU86
 299 00ce 1C93     		str	r3, [sp, #112]
 157:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 300              		.loc 1 157 5 is_stmt 1 view .LVU87
 157:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 301              		.loc 1 157 31 is_stmt 0 view .LVU88
 302 00d0 0723     		movs	r3, #7
 303 00d2 1D93     		str	r3, [sp, #116]
 158:Core/Src/stm32g4xx_hal_msp.c **** 
 304              		.loc 1 158 5 is_stmt 1 view .LVU89
 305 00d4 19A9     		add	r1, sp, #100
 306 00d6 0748     		ldr	r0, .L15+16
 307 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL14:
 309              		.loc 1 165 1 is_stmt 0 view .LVU90
 310 00dc A4E7     		b	.L5
 311              	.L14:
 142:Core/Src/stm32g4xx_hal_msp.c ****     }
 312              		.loc 1 142 7 is_stmt 1 view .LVU91
 313 00de FFF7FEFF 		bl	Error_Handler
 314              	.LVL15:
 315 00e2 DBE7     		b	.L9
 316              	.L16:
 317              		.align	2
 318              	.L15:
 319 00e4 00380140 		.word	1073821696
 320 00e8 00440040 		.word	1073759232
 321 00ec 00100240 		.word	1073876992
 322 00f0 00080048 		.word	1207961600
 323 00f4 00040048 		.word	1207960576
 324              		.cfi_endproc
 325              	.LFE133:
 327              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_UART_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	HAL_UART_MspDeInit:
 336              	.LVL16:
 337              	.LFB134:
 166:Core/Src/stm32g4xx_hal_msp.c **** 
 167:Core/Src/stm32g4xx_hal_msp.c **** /**
 168:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 169:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 170:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 171:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 172:Core/Src/stm32g4xx_hal_msp.c **** */
 173:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 174:Core/Src/stm32g4xx_hal_msp.c **** {
 338              		.loc 1 174 1 view -0
ARM GAS  /tmp/ccLfaU2V.s 			page 11


 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		.loc 1 174 1 is_stmt 0 view .LVU93
 343 0000 08B5     		push	{r3, lr}
 344              	.LCFI7:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 3, -8
 347              		.cfi_offset 14, -4
 175:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 348              		.loc 1 175 3 is_stmt 1 view .LVU94
 349              		.loc 1 175 11 is_stmt 0 view .LVU95
 350 0002 0368     		ldr	r3, [r0]
 351              		.loc 1 175 5 view .LVU96
 352 0004 0F4A     		ldr	r2, .L23
 353 0006 9342     		cmp	r3, r2
 354 0008 03D0     		beq	.L21
 176:Core/Src/stm32g4xx_hal_msp.c ****   {
 177:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 178:Core/Src/stm32g4xx_hal_msp.c **** 
 179:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 180:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 181:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 182:Core/Src/stm32g4xx_hal_msp.c **** 
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 184:Core/Src/stm32g4xx_hal_msp.c ****     PC4     ------> USART1_TX
 185:Core/Src/stm32g4xx_hal_msp.c ****     PC5     ------> USART1_RX
 186:Core/Src/stm32g4xx_hal_msp.c ****     */
 187:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 188:Core/Src/stm32g4xx_hal_msp.c **** 
 189:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 190:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 191:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 192:Core/Src/stm32g4xx_hal_msp.c **** 
 193:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 194:Core/Src/stm32g4xx_hal_msp.c ****   }
 195:Core/Src/stm32g4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 355              		.loc 1 195 8 is_stmt 1 view .LVU97
 356              		.loc 1 195 10 is_stmt 0 view .LVU98
 357 000a 0F4A     		ldr	r2, .L23+4
 358 000c 9342     		cmp	r3, r2
 359 000e 0ED0     		beq	.L22
 360              	.LVL17:
 361              	.L17:
 196:Core/Src/stm32g4xx_hal_msp.c ****   {
 197:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 198:Core/Src/stm32g4xx_hal_msp.c **** 
 199:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 200:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 202:Core/Src/stm32g4xx_hal_msp.c **** 
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 204:Core/Src/stm32g4xx_hal_msp.c ****     PB3     ------> USART2_TX
 205:Core/Src/stm32g4xx_hal_msp.c ****     PB4     ------> USART2_RX
 206:Core/Src/stm32g4xx_hal_msp.c ****     */
 207:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 208:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccLfaU2V.s 			page 12


 209:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 210:Core/Src/stm32g4xx_hal_msp.c **** 
 211:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 212:Core/Src/stm32g4xx_hal_msp.c ****   }
 213:Core/Src/stm32g4xx_hal_msp.c **** 
 214:Core/Src/stm32g4xx_hal_msp.c **** }
 362              		.loc 1 214 1 view .LVU99
 363 0010 08BD     		pop	{r3, pc}
 364              	.LVL18:
 365              	.L21:
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 366              		.loc 1 181 5 is_stmt 1 view .LVU100
 367 0012 02F55842 		add	r2, r2, #55296
 368 0016 136E     		ldr	r3, [r2, #96]
 369 0018 23F48043 		bic	r3, r3, #16384
 370 001c 1366     		str	r3, [r2, #96]
 187:Core/Src/stm32g4xx_hal_msp.c **** 
 371              		.loc 1 187 5 view .LVU101
 372 001e 3021     		movs	r1, #48
 373 0020 0A48     		ldr	r0, .L23+8
 374              	.LVL19:
 187:Core/Src/stm32g4xx_hal_msp.c **** 
 375              		.loc 1 187 5 is_stmt 0 view .LVU102
 376 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 377              	.LVL20:
 190:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 378              		.loc 1 190 5 is_stmt 1 view .LVU103
 379 0026 2520     		movs	r0, #37
 380 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 381              	.LVL21:
 382 002c F0E7     		b	.L17
 383              	.LVL22:
 384              	.L22:
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 385              		.loc 1 201 5 view .LVU104
 386 002e 02F5E632 		add	r2, r2, #117760
 387 0032 936D     		ldr	r3, [r2, #88]
 388 0034 23F40033 		bic	r3, r3, #131072
 389 0038 9365     		str	r3, [r2, #88]
 207:Core/Src/stm32g4xx_hal_msp.c **** 
 390              		.loc 1 207 5 view .LVU105
 391 003a 1821     		movs	r1, #24
 392 003c 0448     		ldr	r0, .L23+12
 393              	.LVL23:
 207:Core/Src/stm32g4xx_hal_msp.c **** 
 394              		.loc 1 207 5 is_stmt 0 view .LVU106
 395 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 396              	.LVL24:
 397              		.loc 1 214 1 view .LVU107
 398 0042 E5E7     		b	.L17
 399              	.L24:
 400              		.align	2
 401              	.L23:
 402 0044 00380140 		.word	1073821696
 403 0048 00440040 		.word	1073759232
 404 004c 00080048 		.word	1207961600
 405 0050 00040048 		.word	1207960576
ARM GAS  /tmp/ccLfaU2V.s 			page 13


 406              		.cfi_endproc
 407              	.LFE134:
 409              		.text
 410              	.Letext0:
 411              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 412              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 413              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 414              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 415              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 416              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 417              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 418              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 419              		.file 10 "Core/Inc/main.h"
 420              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 421              		.file 12 "<built-in>"
ARM GAS  /tmp/ccLfaU2V.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
     /tmp/ccLfaU2V.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccLfaU2V.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccLfaU2V.s:83     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccLfaU2V.s:88     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccLfaU2V.s:95     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccLfaU2V.s:319    .text.HAL_UART_MspInit:00000000000000e4 $d
     /tmp/ccLfaU2V.s:328    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccLfaU2V.s:335    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccLfaU2V.s:402    .text.HAL_UART_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
