<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: ネームスペース BaseCPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li class="current"><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>ネームスペース一覧</span></a></li>
      <li><a href="namespacemembers.html"><span>ネームスペースメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ネームスペース BaseCPU</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a8257bcf9f6ddebdde3a2317f02011312">createInterruptController</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">insert member variable  <a href="#a8257bcf9f6ddebdde3a2317f02011312"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a372b5c90dd183c956b0e8a6f1c0919d9">connectCachedPorts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a40397b46bd8a3283b7c8420e0a4b800a">connectUncachedPorts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a2fdb04d818d2d05d543deeb45cacfe20">connectAllPorts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a6a3b2194b3d12de8cec0a3b63a527ac5">addPrivateSplitL1Caches</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">l1cache's statement python only refer the hikisuu(ic,dc).  <a href="#a6a3b2194b3d12de8cec0a3b63a527ac5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a41ff86a3a8e8eda4aa0a61a14518c09a">addTwoLevelCacheHierarchy</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a777d9a4ff3af90a6d70daf01dc86fa6b">createThreads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">def&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBaseCPU.html#a9d135198342aad4c3efaf34f35a36310">addCheckerCpu</a></td></tr>
</table>
<hr/><h2>関数</h2>
<a class="anchor" id="a9d135198342aad4c3efaf34f35a36310"></a><!-- doxytag: member="BaseCPU::addCheckerCpu" ref="a9d135198342aad4c3efaf34f35a36310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::addCheckerCpu </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00357"></a><a class="code" href="namespaceBaseCPU.html#a9d135198342aad4c3efaf34f35a36310">00357</a>                            :
<a name="l00358"></a>00358         <span class="keywordflow">pass</span>
        <span class="keywordflow">pass</span>
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6a3b2194b3d12de8cec0a3b63a527ac5"></a><!-- doxytag: member="BaseCPU::addPrivateSplitL1Caches" ref="a6a3b2194b3d12de8cec0a3b63a527ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::addPrivateSplitL1Caches </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>dc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>iwc</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>dwc</em> = <code>None</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>l1cache's statement python only refer the hikisuu(ic,dc). </p>
<p>If I chase ic and dc, I will find the answer(CPU frequency) </p>

<p><div class="fragment"><pre class="fragment"><a name="l00287"></a><a class="code" href="namespaceBaseCPU.html#a6a3b2194b3d12de8cec0a3b63a527ac5">00287</a>                                                                      :
<a name="l00288"></a>00288 <span class="comment">#        self.icache = ic</span>
<a name="l00289"></a>00289 <span class="comment">#        self.dcache = dc</span>
<a name="l00290"></a>00290 <span class="comment">#        self.icache_port = ic.cpu_side</span>
<a name="l00291"></a>00291 <span class="comment">#        self.dcache_port = dc.cpu_side</span>
<a name="l00292"></a>00292 
<a name="l00293"></a>00293         <span class="comment"># Set a width of 16 bytes (128-bits), </span>
<a name="l00294"></a>00294         <span class="comment"># which is four times that of the default bus. The clock of the CPU </span>
<a name="l00295"></a>00295         <span class="comment"># is inherited by</span>
<a name="l00296"></a>00296         <span class="comment"># default.</span>
<a name="l00297"></a>00297         <span class="comment">#L2 is define ports. So I think DL1 is defined the same method. </span>
<a name="l00298"></a>00298 <span class="comment">#        self.toDL1Bus = CoherentBus(width = 16)</span>
<a name="l00299"></a><a class="code" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">00299</a>         self.<a class="code" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a> = ic
<a name="l00300"></a><a class="code" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">00300</a>         self.<a class="code" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a> = dc
<a name="l00301"></a><a class="code" href="classBaseCPU.html#ae92a283dea4788c5640b1c3714fc358f">00301</a>         self.<a class="code" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a> = ic.cpu_side
<a name="l00302"></a><a class="code" href="classBaseCPU.html#adc175e76d2117b4ce568744b06f0b7f3">00302</a>         self.<a class="code" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a> = dc.cpu_side
<a name="l00303"></a><a class="code" href="classBaseCPU.html#a466be9cc0cce279e1a60edb036677ef9">00303</a>         self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> = [<span class="stringliteral">&apos;icache.mem_side&apos;</span>, <span class="stringliteral">&apos;dcache.mem_side&apos;</span>]
<a name="l00304"></a>00304         <span class="comment">#osoraku that&apos;s all(for L1 cache)</span>
<a name="l00305"></a>00305         <span class="comment">#If I change the data1cache bus width, </span>
<a name="l00306"></a>00306         <span class="comment">#I should change or add the upper.</span>
<a name="l00307"></a>00307         <span class="keywordflow">if</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] <span class="keywordflow">in</span> [<span class="stringliteral">&apos;x86&apos;</span>, <span class="stringliteral">&apos;arm&apos;</span>]:
<a name="l00308"></a>00308             <span class="keywordflow">if</span> iwc <span class="keywordflow">and</span> dwc:
<a name="l00309"></a><a class="code" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">00309</a>                 self.<a class="code" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a> = iwc
<a name="l00310"></a><a class="code" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">00310</a>                 self.<a class="code" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a> = dwc
<a name="l00311"></a>00311                 <span class="keywordflow">if</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] <span class="keywordflow">in</span> [<span class="stringliteral">&apos;arm&apos;</span>]:
<a name="l00312"></a><a class="code" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">00312</a>                     self.<a class="code" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a> = CoherentBus()
<a name="l00313"></a><a class="code" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">00313</a>                     self.<a class="code" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a> = CoherentBus()
<a name="l00314"></a>00314                     self.<a class="code" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a>.master = iwc.cpu_side
<a name="l00315"></a>00315                     self.<a class="code" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a>.master = dwc.cpu_side
<a name="l00316"></a>00316                     self.<a class="code" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a>.walker.port = self.<a class="code" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a>.slave
<a name="l00317"></a>00317                     self.<a class="code" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>.walker.port = self.<a class="code" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a>.slave
<a name="l00318"></a>00318                     self.<a class="code" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a>.stage2_tlb.walker.port = self.<a class="code" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a>.slave
<a name="l00319"></a>00319                     self.<a class="code" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a>.stage2_tlb.walker.port = self.<a class="code" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a>.slave
<a name="l00320"></a>00320                 <span class="keywordflow">else</span>:
<a name="l00321"></a>00321                     self.<a class="code" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a>.walker.port = iwc.cpu_side
<a name="l00322"></a>00322                     self.<a class="code" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>.walker.port = dwc.cpu_side
<a name="l00323"></a>00323                 self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> += [<span class="stringliteral">&quot;itb_walker_cache.mem_side&quot;</span>, \
<a name="l00324"></a>00324                                        <span class="stringliteral">&quot;dtb_walker_cache.mem_side&quot;</span>]
<a name="l00325"></a>00325             <span class="keywordflow">else</span>:
<a name="l00326"></a>00326                 self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> += [<span class="stringliteral">&quot;itb.walker.port&quot;</span>, <span class="stringliteral">&quot;dtb.walker.port&quot;</span>]
<a name="l00327"></a>00327 
<a name="l00328"></a>00328                 <span class="keywordflow">if</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] <span class="keywordflow">in</span> [<span class="stringliteral">&apos;arm&apos;</span>]:
<a name="l00329"></a>00329                     self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> += [<span class="stringliteral">&quot;istage2_mmu.stage2_tlb.walker.port&quot;</span>, \
<a name="l00330"></a>00330                                            <span class="stringliteral">&quot;dstage2_mmu.stage2_tlb.walker.port&quot;</span>]
<a name="l00331"></a>00331 
<a name="l00332"></a>00332             <span class="comment"># Checker doesn&apos;t need its own tlb caches because it does</span>
<a name="l00333"></a>00333             <span class="comment"># functional accesses only</span>
<a name="l00334"></a>00334             <span class="keywordflow">if</span> self.<a class="code" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a> != NULL:
<a name="l00335"></a>00335                 self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> += [<span class="stringliteral">&quot;checker.itb.walker.port&quot;</span>, \
<a name="l00336"></a>00336                                        <span class="stringliteral">&quot;checker.dtb.walker.port&quot;</span>]
<a name="l00337"></a>00337                 <span class="keywordflow">if</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] <span class="keywordflow">in</span> [<span class="stringliteral">&apos;arm&apos;</span>]:
<a name="l00338"></a>00338                     self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> += [<span class="stringliteral">&quot;checker.istage2_mmu.stage2_tlb.walker.port&quot;</span>, \
<a name="l00339"></a>00339                                            <span class="stringliteral">&quot;checker.dstage2_mmu.stage2_tlb.walker.port&quot;</span>]
<a name="l00340"></a>00340 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a41ff86a3a8e8eda4aa0a61a14518c09a">addTwoLevelCacheHierarchy</a>(self, ic, dc, l2c, iwc = None, dwc = None):
</pre></div></p>

</div>
</div>
<a class="anchor" id="a41ff86a3a8e8eda4aa0a61a14518c09a"></a><!-- doxytag: member="BaseCPU::addTwoLevelCacheHierarchy" ref="a41ff86a3a8e8eda4aa0a61a14518c09a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::addTwoLevelCacheHierarchy </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>dc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>l2c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>iwc</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>dwc</em> = <code>None</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00341"></a><a class="code" href="namespaceBaseCPU.html#a41ff86a3a8e8eda4aa0a61a14518c09a">00341</a>                                                                             :
<a name="l00342"></a>00342         self.addPrivateSplitL1Caches(ic, dc, iwc, dwc)
<a name="l00343"></a>00343         <span class="comment"># Set a width of 32 bytes (256-bits), which is four times that</span>
<a name="l00344"></a>00344         <span class="comment"># of the default bus. The clock of the CPU is inherited by</span>
<a name="l00345"></a>00345         <span class="comment"># default.</span>
<a name="l00346"></a><a class="code" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">00346</a>         self.<a class="code" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a> = CoherentBus(width = 32)
<a name="l00347"></a>00347         self.connectCachedPorts(self.<a class="code" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a>)
<a name="l00348"></a><a class="code" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">00348</a>         self.<a class="code" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a> = l2c
<a name="l00349"></a>00349         self.<a class="code" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a>.master = self.<a class="code" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a>.cpu_side
<a name="l00350"></a>00350         self.<a class="code" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> = [<span class="stringliteral">&apos;l2cache.mem_side&apos;</span>]
<a name="l00351"></a>00351 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a777d9a4ff3af90a6d70daf01dc86fa6b">createThreads</a>(self):
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2fdb04d818d2d05d543deeb45cacfe20"></a><!-- doxytag: member="BaseCPU::connectAllPorts" ref="a2fdb04d818d2d05d543deeb45cacfe20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::connectAllPorts </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>cached_bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>uncached_bus</em> = <code>None</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00276"></a><a class="code" href="namespaceBaseCPU.html#a2fdb04d818d2d05d543deeb45cacfe20">00276</a>                                                               :
<a name="l00277"></a>00277         self.connectCachedPorts(cached_bus)
<a name="l00278"></a>00278         <span class="keywordflow">if</span> <span class="keywordflow">not</span> uncached_bus:
<a name="l00279"></a>00279             uncached_bus = cached_bus
<a name="l00280"></a>00280         self.connectUncachedPorts(uncached_bus)
<a name="l00281"></a>00281 
<span class="comment">##</span>
</pre></div></p>

</div>
</div>
<a class="anchor" id="a372b5c90dd183c956b0e8a6f1c0919d9"></a><!-- doxytag: member="BaseCPU::connectCachedPorts" ref="a372b5c90dd183c956b0e8a6f1c0919d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::connectCachedPorts </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>bus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00266"></a><a class="code" href="namespaceBaseCPU.html#a372b5c90dd183c956b0e8a6f1c0919d9">00266</a>                                      :
<a name="l00267"></a>00267         <span class="keywordflow">for</span> p <span class="keywordflow">in</span> self._cached_ports:
<a name="l00268"></a>00268             exec(<span class="stringliteral">&apos;self.%s = bus.slave&apos;</span> % p)
<a name="l00269"></a>00269 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a40397b46bd8a3283b7c8420e0a4b800a">connectUncachedPorts</a>(self, bus):
</pre></div></p>

</div>
</div>
<a class="anchor" id="a40397b46bd8a3283b7c8420e0a4b800a"></a><!-- doxytag: member="BaseCPU::connectUncachedPorts" ref="a40397b46bd8a3283b7c8420e0a4b800a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::connectUncachedPorts </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>bus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00270"></a><a class="code" href="namespaceBaseCPU.html#a40397b46bd8a3283b7c8420e0a4b800a">00270</a>                                        :
<a name="l00271"></a>00271         <span class="keywordflow">for</span> p <span class="keywordflow">in</span> self._uncached_slave_ports:
<a name="l00272"></a>00272             exec(<span class="stringliteral">&apos;self.%s = bus.master&apos;</span> % p)
<a name="l00273"></a>00273         <span class="keywordflow">for</span> p <span class="keywordflow">in</span> self._uncached_master_ports:
<a name="l00274"></a>00274             exec(<span class="stringliteral">&apos;self.%s = bus.slave&apos;</span> % p)
<a name="l00275"></a>00275 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a2fdb04d818d2d05d543deeb45cacfe20">connectAllPorts</a>(self, cached_bus, uncached_bus = None):
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8257bcf9f6ddebdde3a2317f02011312"></a><!-- doxytag: member="BaseCPU::createInterruptController" ref="a8257bcf9f6ddebdde3a2317f02011312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::createInterruptController </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>insert member variable </p>

<p><div class="fragment"><pre class="fragment"><a name="l00243"></a><a class="code" href="namespaceBaseCPU.html#a8257bcf9f6ddebdde3a2317f02011312">00243</a>                                        :
<a name="l00244"></a>00244         <span class="keywordflow">if</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;sparc&apos;</span>:
<a name="l00245"></a><a class="code" href="classBaseCPU.html#afb28c1e93e4392feb92bba3a13860de6">00245</a>             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = SparcInterrupts()
<a name="l00246"></a>00246         <span class="keywordflow">elif</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;alpha&apos;</span>:
<a name="l00247"></a>00247             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = AlphaInterrupts()
<a name="l00248"></a>00248         <span class="keywordflow">elif</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;x86&apos;</span>:
<a name="l00249"></a><a class="code" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">00249</a>             self.<a class="code" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a> = DerivedClockDomain(clk_domain =
<a name="l00250"></a>00250                                                       Parent.clk_domain,
<a name="l00251"></a>00251                                                       clk_divider = 16)
<a name="l00252"></a>00252             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = X86LocalApic(clk_domain = self.<a class="code" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a>,
<a name="l00253"></a>00253                                            pio_addr=0x2000000000000000)
<a name="l00254"></a>00254             _localApic = self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a>
<a name="l00255"></a>00255         <span class="keywordflow">elif</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;mips&apos;</span>:
<a name="l00256"></a>00256             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = MipsInterrupts()
<a name="l00257"></a>00257         <span class="keywordflow">elif</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;arm&apos;</span>:
<a name="l00258"></a>00258             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = ArmInterrupts()
<a name="l00259"></a>00259         <span class="keywordflow">elif</span> buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>] == <span class="stringliteral">&apos;power&apos;</span>:
<a name="l00260"></a>00260             self.<a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a> = PowerInterrupts()
<a name="l00261"></a>00261         <span class="keywordflow">else</span>:
<a name="l00262"></a>00262             <span class="keywordflow">print</span> <span class="stringliteral">&quot;Don&apos;t know what Interrupt Controller to use for ISA %s&quot;</span> % \
<a name="l00263"></a>00263                 buildEnv[<span class="stringliteral">&apos;TARGET_ISA&apos;</span>]
<a name="l00264"></a>00264             sys.exit(1)
<a name="l00265"></a>00265 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a372b5c90dd183c956b0e8a6f1c0919d9">connectCachedPorts</a>(self, bus):
</pre></div></p>

</div>
</div>
<a class="anchor" id="a777d9a4ff3af90a6d70daf01dc86fa6b"></a><!-- doxytag: member="BaseCPU::createThreads" ref="a777d9a4ff3af90a6d70daf01dc86fa6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def BaseCPU::createThreads </td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname"> <em>self</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00352"></a><a class="code" href="namespaceBaseCPU.html#a777d9a4ff3af90a6d70daf01dc86fa6b">00352</a>                            :
<a name="l00353"></a><a class="code" href="classBaseCPU.html#a39929ad490826f819b29d55d6a5f1fb3">00353</a>         self.<a class="code" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a> = [ isa_class() <span class="keywordflow">for</span> i <span class="keywordflow">in</span> xrange(self.<a class="code" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a>) ]
<a name="l00354"></a>00354         <span class="keywordflow">if</span> self.<a class="code" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a> != NULL:
<a name="l00355"></a>00355             self.<a class="code" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a>.createThreads()
<a name="l00356"></a>00356 
    <span class="keyword">def </span><a class="code" href="namespaceBaseCPU.html#a9d135198342aad4c3efaf34f35a36310">addCheckerCpu</a>(self):
</pre></div></p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
