
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (3 2)  (555 499)  (555 499)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_5

 (2 4)  (554 500)  (554 500)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_7

 (3 4)  (555 500)  (555 500)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_8

 (3 5)  (555 501)  (555 501)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_6

 (3 7)  (555 502)  (555 502)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_9

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (2 0)  (608 496)  (608 496)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_1

 (3 2)  (609 499)  (609 499)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_5

 (3 5)  (609 501)  (609 501)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_6

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (672 501)  (672 501)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (4 8)  (652 504)  (652 504)  routing T_12_31.logic_op_bot_0 <X> T_12_31.lc_trk_g1_0
 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (4 9)  (652 505)  (652 505)  routing T_12_31.logic_op_bot_0 <X> T_12_31.lc_trk_g1_0
 (7 9)  (655 505)  (655 505)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (16 0)  (698 496)  (698 496)  IOB_0 IO Functioning bit
 (3 1)  (721 497)  (721 497)  IO control bit: GIOUP0_REN_0

 (17 3)  (699 498)  (699 498)  IOB_0 IO Functioning bit
 (13 4)  (729 500)  (729 500)  routing T_13_31.lc_trk_g0_6 <X> T_13_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (698 500)  (698 500)  IOB_0 IO Functioning bit
 (12 5)  (728 501)  (728 501)  routing T_13_31.lc_trk_g0_6 <X> T_13_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (729 501)  (729 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 6)  (710 503)  (710 503)  routing T_13_31.span4_horz_r_14 <X> T_13_31.lc_trk_g0_6
 (15 6)  (731 503)  (731 503)  IO control bit: GIOUP0_cf_bit_35

 (5 7)  (711 502)  (711 502)  routing T_13_31.span4_horz_r_14 <X> T_13_31.lc_trk_g0_6
 (7 7)  (713 502)  (713 502)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1



IO_Tile_14_31

 (2 0)  (774 496)  (774 496)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_1

 (3 2)  (775 499)  (775 499)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_5

 (12 6)  (782 503)  (782 503)  routing T_14_31.span4_vert_37 <X> T_14_31.span4_horz_l_14
 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 4)  (893 500)  (893 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (892 501)  (892 501)  routing T_16_31.lc_trk_g1_4 <X> T_16_31.fabout
 (15 5)  (893 501)  (893 501)  routing T_16_31.lc_trk_g1_4 <X> T_16_31.fabout
 (13 7)  (891 502)  (891 502)  routing T_16_31.span4_vert_13 <X> T_16_31.span4_horz_r_2
 (14 7)  (892 502)  (892 502)  routing T_16_31.span4_vert_13 <X> T_16_31.span4_horz_r_2
 (4 12)  (872 508)  (872 508)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (4 13)  (872 509)  (872 509)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (5 13)  (873 509)  (873 509)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (7 13)  (875 509)  (875 509)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (3 1)  (991 497)  (991 497)  IO control bit: BIOUP_REN_0

 (17 2)  (969 499)  (969 499)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (969 498)  (969 498)  IOB_0 IO Functioning bit
 (2 6)  (990 503)  (990 503)  IO control bit: BIOUP_REN_1

 (3 6)  (991 503)  (991 503)  IO control bit: BIOUP_IE_0

 (15 6)  (1001 503)  (1001 503)  IO control bit: BIOUP_cf_bit_35

 (16 8)  (968 504)  (968 504)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (991 505)  (991 505)  IO control bit: BIOUP_IE_1

 (16 9)  (968 505)  (968 505)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (15 12)  (1001 508)  (1001 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (969 509)  (969 509)  IOB_1 IO Functioning bit
 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (16 0)  (1022 496)  (1022 496)  IOB_0 IO Functioning bit
 (3 1)  (1045 497)  (1045 497)  IO control bit: GIORIGHT0_REN_0

 (17 1)  (1023 497)  (1023 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1023 498)  (1023 498)  IOB_0 IO Functioning bit
 (5 4)  (1035 500)  (1035 500)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g0_5
 (7 4)  (1037 500)  (1037 500)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1050 500)  (1050 500)  routing T_19_31.lc_trk_g0_5 <X> T_19_31.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1053 500)  (1053 500)  routing T_19_31.lc_trk_g0_6 <X> T_19_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1023 500)  (1023 500)  IOB_0 IO Functioning bit
 (8 5)  (1038 501)  (1038 501)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g0_5
 (11 5)  (1051 501)  (1051 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1052 501)  (1052 501)  routing T_19_31.lc_trk_g0_6 <X> T_19_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1053 501)  (1053 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1044 503)  (1044 503)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (1045 503)  (1045 503)  IO control bit: GIORIGHT0_IE_0

 (4 6)  (1034 503)  (1034 503)  routing T_19_31.span4_horz_r_14 <X> T_19_31.lc_trk_g0_6
 (15 6)  (1055 503)  (1055 503)  IO control bit: GIORIGHT0_cf_bit_35

 (5 7)  (1035 502)  (1035 502)  routing T_19_31.span4_horz_r_14 <X> T_19_31.lc_trk_g0_6
 (7 7)  (1037 502)  (1037 502)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 8)  (1022 504)  (1022 504)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1045 505)  (1045 505)  IO control bit: GIORIGHT0_IE_1

 (10 10)  (1050 507)  (1050 507)  routing T_19_31.lc_trk_g1_5 <X> T_19_31.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1051 507)  (1051 507)  routing T_19_31.lc_trk_g1_5 <X> T_19_31.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1022 507)  (1022 507)  IOB_1 IO Functioning bit
 (11 11)  (1051 506)  (1051 506)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (5 12)  (1035 508)  (1035 508)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g1_5
 (7 12)  (1037 508)  (1037 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (15 12)  (1055 508)  (1055 508)  IO control bit: GIORIGHT0_cf_bit_39

 (8 13)  (1038 509)  (1038 509)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g1_5
 (17 13)  (1023 509)  (1023 509)  IOB_1 IO Functioning bit
 (17 14)  (1023 511)  (1023 511)  IOB_1 IO Functioning bit


IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (11 2)  (1201 499)  (1201 499)  routing T_22_31.span4_horz_r_1 <X> T_22_31.span4_horz_l_13
 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (32 0)  (86 480)  (86 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 480)  (87 480)  routing T_1_30.lc_trk_g2_1 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 480)  (90 480)  LC_0 Logic Functioning bit
 (37 0)  (91 480)  (91 480)  LC_0 Logic Functioning bit
 (38 0)  (92 480)  (92 480)  LC_0 Logic Functioning bit
 (39 0)  (93 480)  (93 480)  LC_0 Logic Functioning bit
 (47 0)  (101 480)  (101 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (105 480)  (105 480)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (106 480)  (106 480)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (90 481)  (90 481)  LC_0 Logic Functioning bit
 (37 1)  (91 481)  (91 481)  LC_0 Logic Functioning bit
 (38 1)  (92 481)  (92 481)  LC_0 Logic Functioning bit
 (39 1)  (93 481)  (93 481)  LC_0 Logic Functioning bit
 (15 8)  (69 488)  (69 488)  routing T_1_30.tnl_op_1 <X> T_1_30.lc_trk_g2_1
 (17 8)  (71 488)  (71 488)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (72 489)  (72 489)  routing T_1_30.tnl_op_1 <X> T_1_30.lc_trk_g2_1


LogicTile_9_30

 (3 1)  (477 481)  (477 481)  routing T_9_30.sp12_h_l_23 <X> T_9_30.sp12_v_b_0


LogicTile_12_30

 (26 0)  (662 480)  (662 480)  routing T_12_30.lc_trk_g0_4 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (36 0)  (672 480)  (672 480)  LC_0 Logic Functioning bit
 (38 0)  (674 480)  (674 480)  LC_0 Logic Functioning bit
 (41 0)  (677 480)  (677 480)  LC_0 Logic Functioning bit
 (43 0)  (679 480)  (679 480)  LC_0 Logic Functioning bit
 (29 1)  (665 481)  (665 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (673 481)  (673 481)  LC_0 Logic Functioning bit
 (39 1)  (675 481)  (675 481)  LC_0 Logic Functioning bit
 (40 1)  (676 481)  (676 481)  LC_0 Logic Functioning bit
 (42 1)  (678 481)  (678 481)  LC_0 Logic Functioning bit
 (17 3)  (653 483)  (653 483)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (636 486)  (636 486)  routing T_12_30.glb_netwk_6 <X> T_12_30.glb2local_0
 (1 6)  (637 486)  (637 486)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (637 487)  (637 487)  routing T_12_30.glb_netwk_6 <X> T_12_30.glb2local_0


LogicTile_14_30

 (4 2)  (752 482)  (752 482)  routing T_14_30.sp4_v_b_0 <X> T_14_30.sp4_v_t_37


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_14_29

 (19 0)  (767 464)  (767 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_18_29

 (3 0)  (967 464)  (967 464)  routing T_18_29.sp12_v_t_23 <X> T_18_29.sp12_v_b_0


RAM_Tile_19_29

 (3 0)  (1021 464)  (1021 464)  routing T_19_29.sp12_v_t_23 <X> T_19_29.sp12_v_b_0


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_16_28

 (4 2)  (860 450)  (860 450)  routing T_16_28.sp4_v_b_4 <X> T_16_28.sp4_v_t_37
 (6 2)  (862 450)  (862 450)  routing T_16_28.sp4_v_b_4 <X> T_16_28.sp4_v_t_37


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27



LogicTile_2_27



LogicTile_3_27



LogicTile_4_27



LogicTile_5_27



RAM_Tile_6_27



LogicTile_7_27



LogicTile_8_27



LogicTile_9_27



LogicTile_10_27



LogicTile_11_27



LogicTile_12_27

 (7 15)  (643 447)  (643 447)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (4 14)  (1334 446)  (1334 446)  routing T_25_27.sp4_v_b_1 <X> T_25_27.sp4_v_t_44
 (6 14)  (1336 446)  (1336 446)  routing T_25_27.sp4_v_b_1 <X> T_25_27.sp4_v_t_44
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26

 (3 0)  (57 416)  (57 416)  routing T_1_26.sp12_v_t_23 <X> T_1_26.sp12_v_b_0


LogicTile_2_26



LogicTile_3_26



LogicTile_4_26



LogicTile_5_26



RAM_Tile_6_26



LogicTile_7_26



LogicTile_8_26



LogicTile_9_26



LogicTile_10_26



LogicTile_11_26



LogicTile_12_26



LogicTile_13_26



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26

 (19 1)  (1349 417)  (1349 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_24

 (9 7)  (865 391)  (865 391)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_v_t_41
 (10 7)  (866 391)  (866 391)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_v_t_41


LogicTile_18_23

 (3 0)  (967 368)  (967 368)  routing T_18_23.sp12_v_t_23 <X> T_18_23.sp12_v_b_0


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_9_21

 (19 8)  (493 344)  (493 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_16_21

 (3 6)  (859 342)  (859 342)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_v_t_23


LogicTile_18_21

 (3 0)  (967 336)  (967 336)  routing T_18_21.sp12_v_t_23 <X> T_18_21.sp12_v_b_0


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (11 10)  (867 330)  (867 330)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_45
 (12 11)  (868 331)  (868 331)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_45


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (14 0)  (816 304)  (816 304)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g0_0
 (26 0)  (828 304)  (828 304)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 304)  (829 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 304)  (830 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 304)  (831 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 304)  (834 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 304)  (835 304)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 304)  (837 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_0
 (40 0)  (842 304)  (842 304)  LC_0 Logic Functioning bit
 (46 0)  (848 304)  (848 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (816 305)  (816 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g0_0
 (16 1)  (818 305)  (818 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g0_0
 (17 1)  (819 305)  (819 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (828 305)  (828 305)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 305)  (830 305)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 305)  (831 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 305)  (832 305)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 305)  (834 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (802 306)  (802 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (803 306)  (803 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (804 306)  (804 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 306)  (816 306)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g0_4
 (17 2)  (819 306)  (819 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (820 306)  (820 306)  routing T_15_19.bnr_op_5 <X> T_15_19.lc_trk_g0_5
 (25 2)  (827 306)  (827 306)  routing T_15_19.bnr_op_6 <X> T_15_19.lc_trk_g0_6
 (29 2)  (831 306)  (831 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 306)  (834 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 306)  (835 306)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 306)  (838 306)  LC_1 Logic Functioning bit
 (38 2)  (840 306)  (840 306)  LC_1 Logic Functioning bit
 (45 2)  (847 306)  (847 306)  LC_1 Logic Functioning bit
 (0 3)  (802 307)  (802 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (17 3)  (819 307)  (819 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (820 307)  (820 307)  routing T_15_19.bnr_op_5 <X> T_15_19.lc_trk_g0_5
 (22 3)  (824 307)  (824 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (827 307)  (827 307)  routing T_15_19.bnr_op_6 <X> T_15_19.lc_trk_g0_6
 (28 3)  (830 307)  (830 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 307)  (831 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 307)  (833 307)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (839 307)  (839 307)  LC_1 Logic Functioning bit
 (39 3)  (841 307)  (841 307)  LC_1 Logic Functioning bit
 (40 3)  (842 307)  (842 307)  LC_1 Logic Functioning bit
 (41 3)  (843 307)  (843 307)  LC_1 Logic Functioning bit
 (42 3)  (844 307)  (844 307)  LC_1 Logic Functioning bit
 (43 3)  (845 307)  (845 307)  LC_1 Logic Functioning bit
 (14 4)  (816 308)  (816 308)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (28 4)  (830 308)  (830 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 308)  (831 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (834 308)  (834 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 308)  (835 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 308)  (836 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 308)  (838 308)  LC_2 Logic Functioning bit
 (37 4)  (839 308)  (839 308)  LC_2 Logic Functioning bit
 (38 4)  (840 308)  (840 308)  LC_2 Logic Functioning bit
 (39 4)  (841 308)  (841 308)  LC_2 Logic Functioning bit
 (45 4)  (847 308)  (847 308)  LC_2 Logic Functioning bit
 (14 5)  (816 309)  (816 309)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (16 5)  (818 309)  (818 309)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (17 5)  (819 309)  (819 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 5)  (831 309)  (831 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 309)  (832 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (833 309)  (833 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 309)  (838 309)  LC_2 Logic Functioning bit
 (38 5)  (840 309)  (840 309)  LC_2 Logic Functioning bit
 (40 5)  (842 309)  (842 309)  LC_2 Logic Functioning bit
 (42 5)  (844 309)  (844 309)  LC_2 Logic Functioning bit
 (21 6)  (823 310)  (823 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (824 310)  (824 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 8)  (807 312)  (807 312)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (17 8)  (819 312)  (819 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 312)  (820 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (21 8)  (823 312)  (823 312)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g2_3
 (22 8)  (824 312)  (824 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (826 312)  (826 312)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g2_3
 (25 8)  (827 312)  (827 312)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g2_2
 (26 8)  (828 312)  (828 312)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (833 312)  (833 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 312)  (834 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 312)  (835 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 312)  (838 312)  LC_4 Logic Functioning bit
 (38 8)  (840 312)  (840 312)  LC_4 Logic Functioning bit
 (41 8)  (843 312)  (843 312)  LC_4 Logic Functioning bit
 (42 8)  (844 312)  (844 312)  LC_4 Logic Functioning bit
 (45 8)  (847 312)  (847 312)  LC_4 Logic Functioning bit
 (6 9)  (808 313)  (808 313)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (22 9)  (824 313)  (824 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (826 313)  (826 313)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g2_2
 (29 9)  (831 313)  (831 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 313)  (834 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (839 313)  (839 313)  LC_4 Logic Functioning bit
 (39 9)  (841 313)  (841 313)  LC_4 Logic Functioning bit
 (40 9)  (842 313)  (842 313)  LC_4 Logic Functioning bit
 (43 9)  (845 313)  (845 313)  LC_4 Logic Functioning bit
 (15 10)  (817 314)  (817 314)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (819 314)  (819 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (820 314)  (820 314)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g2_5
 (22 11)  (824 315)  (824 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 12)  (827 316)  (827 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (29 12)  (831 316)  (831 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 316)  (832 316)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 316)  (833 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 316)  (834 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 316)  (835 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 316)  (836 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 316)  (838 316)  LC_6 Logic Functioning bit
 (37 12)  (839 316)  (839 316)  LC_6 Logic Functioning bit
 (38 12)  (840 316)  (840 316)  LC_6 Logic Functioning bit
 (39 12)  (841 316)  (841 316)  LC_6 Logic Functioning bit
 (45 12)  (847 316)  (847 316)  LC_6 Logic Functioning bit
 (22 13)  (824 317)  (824 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (831 317)  (831 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 317)  (833 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 317)  (838 317)  LC_6 Logic Functioning bit
 (38 13)  (840 317)  (840 317)  LC_6 Logic Functioning bit
 (40 13)  (842 317)  (842 317)  LC_6 Logic Functioning bit
 (42 13)  (844 317)  (844 317)  LC_6 Logic Functioning bit
 (44 13)  (846 317)  (846 317)  LC_6 Logic Functioning bit
 (0 14)  (802 318)  (802 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 318)  (803 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (819 318)  (819 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (827 318)  (827 318)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g3_6
 (29 14)  (831 318)  (831 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 318)  (832 318)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 318)  (833 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 318)  (834 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 318)  (836 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 318)  (838 318)  LC_7 Logic Functioning bit
 (37 14)  (839 318)  (839 318)  LC_7 Logic Functioning bit
 (38 14)  (840 318)  (840 318)  LC_7 Logic Functioning bit
 (39 14)  (841 318)  (841 318)  LC_7 Logic Functioning bit
 (45 14)  (847 318)  (847 318)  LC_7 Logic Functioning bit
 (0 15)  (802 319)  (802 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (803 319)  (803 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (824 319)  (824 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (829 319)  (829 319)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 319)  (831 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 319)  (832 319)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 319)  (833 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 319)  (838 319)  LC_7 Logic Functioning bit
 (38 15)  (840 319)  (840 319)  LC_7 Logic Functioning bit
 (40 15)  (842 319)  (842 319)  LC_7 Logic Functioning bit
 (42 15)  (844 319)  (844 319)  LC_7 Logic Functioning bit
 (44 15)  (846 319)  (846 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (15 0)  (871 304)  (871 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (873 304)  (873 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (874 304)  (874 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (25 0)  (881 304)  (881 304)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (27 0)  (883 304)  (883 304)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 304)  (885 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 304)  (888 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (892 304)  (892 304)  LC_0 Logic Functioning bit
 (37 0)  (893 304)  (893 304)  LC_0 Logic Functioning bit
 (38 0)  (894 304)  (894 304)  LC_0 Logic Functioning bit
 (39 0)  (895 304)  (895 304)  LC_0 Logic Functioning bit
 (44 0)  (900 304)  (900 304)  LC_0 Logic Functioning bit
 (15 1)  (871 305)  (871 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (16 1)  (872 305)  (872 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (17 1)  (873 305)  (873 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (878 305)  (878 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (880 305)  (880 305)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (30 1)  (886 305)  (886 305)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 305)  (888 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (892 305)  (892 305)  LC_0 Logic Functioning bit
 (37 1)  (893 305)  (893 305)  LC_0 Logic Functioning bit
 (38 1)  (894 305)  (894 305)  LC_0 Logic Functioning bit
 (39 1)  (895 305)  (895 305)  LC_0 Logic Functioning bit
 (49 1)  (905 305)  (905 305)  Carry_In_Mux bit 

 (52 1)  (908 305)  (908 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (856 306)  (856 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (857 306)  (857 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (858 306)  (858 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 306)  (870 306)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (29 2)  (885 306)  (885 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 306)  (886 306)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 306)  (888 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (892 306)  (892 306)  LC_1 Logic Functioning bit
 (37 2)  (893 306)  (893 306)  LC_1 Logic Functioning bit
 (38 2)  (894 306)  (894 306)  LC_1 Logic Functioning bit
 (39 2)  (895 306)  (895 306)  LC_1 Logic Functioning bit
 (44 2)  (900 306)  (900 306)  LC_1 Logic Functioning bit
 (0 3)  (856 307)  (856 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (14 3)  (870 307)  (870 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (16 3)  (872 307)  (872 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (17 3)  (873 307)  (873 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (888 307)  (888 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (890 307)  (890 307)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.input_2_1
 (36 3)  (892 307)  (892 307)  LC_1 Logic Functioning bit
 (37 3)  (893 307)  (893 307)  LC_1 Logic Functioning bit
 (38 3)  (894 307)  (894 307)  LC_1 Logic Functioning bit
 (39 3)  (895 307)  (895 307)  LC_1 Logic Functioning bit
 (52 3)  (908 307)  (908 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (857 308)  (857 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (877 308)  (877 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 4)  (878 308)  (878 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (879 308)  (879 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (24 4)  (880 308)  (880 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (25 4)  (881 308)  (881 308)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (29 4)  (885 308)  (885 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 308)  (888 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (892 308)  (892 308)  LC_2 Logic Functioning bit
 (37 4)  (893 308)  (893 308)  LC_2 Logic Functioning bit
 (38 4)  (894 308)  (894 308)  LC_2 Logic Functioning bit
 (39 4)  (895 308)  (895 308)  LC_2 Logic Functioning bit
 (44 4)  (900 308)  (900 308)  LC_2 Logic Functioning bit
 (0 5)  (856 309)  (856 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (857 309)  (857 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (15 5)  (871 309)  (871 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (16 5)  (872 309)  (872 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (17 5)  (873 309)  (873 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (877 309)  (877 309)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 5)  (878 309)  (878 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (879 309)  (879 309)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (25 5)  (881 309)  (881 309)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (32 5)  (888 309)  (888 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (892 309)  (892 309)  LC_2 Logic Functioning bit
 (37 5)  (893 309)  (893 309)  LC_2 Logic Functioning bit
 (38 5)  (894 309)  (894 309)  LC_2 Logic Functioning bit
 (39 5)  (895 309)  (895 309)  LC_2 Logic Functioning bit
 (14 6)  (870 310)  (870 310)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (15 6)  (871 310)  (871 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (16 6)  (872 310)  (872 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (17 6)  (873 310)  (873 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (881 310)  (881 310)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g1_6
 (29 6)  (885 310)  (885 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 310)  (888 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (892 310)  (892 310)  LC_3 Logic Functioning bit
 (37 6)  (893 310)  (893 310)  LC_3 Logic Functioning bit
 (38 6)  (894 310)  (894 310)  LC_3 Logic Functioning bit
 (39 6)  (895 310)  (895 310)  LC_3 Logic Functioning bit
 (44 6)  (900 310)  (900 310)  LC_3 Logic Functioning bit
 (15 7)  (871 311)  (871 311)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (873 311)  (873 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (878 311)  (878 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (879 311)  (879 311)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g1_6
 (25 7)  (881 311)  (881 311)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g1_6
 (30 7)  (886 311)  (886 311)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 311)  (888 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (890 311)  (890 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.input_2_3
 (36 7)  (892 311)  (892 311)  LC_3 Logic Functioning bit
 (37 7)  (893 311)  (893 311)  LC_3 Logic Functioning bit
 (38 7)  (894 311)  (894 311)  LC_3 Logic Functioning bit
 (39 7)  (895 311)  (895 311)  LC_3 Logic Functioning bit
 (27 8)  (883 312)  (883 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 312)  (885 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 312)  (886 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 312)  (888 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (892 312)  (892 312)  LC_4 Logic Functioning bit
 (37 8)  (893 312)  (893 312)  LC_4 Logic Functioning bit
 (38 8)  (894 312)  (894 312)  LC_4 Logic Functioning bit
 (39 8)  (895 312)  (895 312)  LC_4 Logic Functioning bit
 (44 8)  (900 312)  (900 312)  LC_4 Logic Functioning bit
 (30 9)  (886 313)  (886 313)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 313)  (888 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (892 313)  (892 313)  LC_4 Logic Functioning bit
 (37 9)  (893 313)  (893 313)  LC_4 Logic Functioning bit
 (38 9)  (894 313)  (894 313)  LC_4 Logic Functioning bit
 (39 9)  (895 313)  (895 313)  LC_4 Logic Functioning bit
 (48 9)  (904 313)  (904 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (885 314)  (885 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 314)  (888 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (891 314)  (891 314)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (36 10)  (892 314)  (892 314)  LC_5 Logic Functioning bit
 (37 10)  (893 314)  (893 314)  LC_5 Logic Functioning bit
 (38 10)  (894 314)  (894 314)  LC_5 Logic Functioning bit
 (39 10)  (895 314)  (895 314)  LC_5 Logic Functioning bit
 (44 10)  (900 314)  (900 314)  LC_5 Logic Functioning bit
 (32 11)  (888 315)  (888 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (890 315)  (890 315)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (36 11)  (892 315)  (892 315)  LC_5 Logic Functioning bit
 (37 11)  (893 315)  (893 315)  LC_5 Logic Functioning bit
 (38 11)  (894 315)  (894 315)  LC_5 Logic Functioning bit
 (39 11)  (895 315)  (895 315)  LC_5 Logic Functioning bit
 (27 12)  (883 316)  (883 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 316)  (884 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 316)  (885 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 316)  (886 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 316)  (888 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (892 316)  (892 316)  LC_6 Logic Functioning bit
 (38 12)  (894 316)  (894 316)  LC_6 Logic Functioning bit
 (40 12)  (896 316)  (896 316)  LC_6 Logic Functioning bit
 (42 12)  (898 316)  (898 316)  LC_6 Logic Functioning bit
 (45 12)  (901 316)  (901 316)  LC_6 Logic Functioning bit
 (30 13)  (886 317)  (886 317)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (892 317)  (892 317)  LC_6 Logic Functioning bit
 (38 13)  (894 317)  (894 317)  LC_6 Logic Functioning bit
 (40 13)  (896 317)  (896 317)  LC_6 Logic Functioning bit
 (42 13)  (898 317)  (898 317)  LC_6 Logic Functioning bit
 (1 14)  (857 318)  (857 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (881 318)  (881 318)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g3_6
 (0 15)  (856 319)  (856 319)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (857 319)  (857 319)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (878 319)  (878 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_19

 (11 12)  (975 316)  (975 316)  routing T_18_19.sp4_h_l_40 <X> T_18_19.sp4_v_b_11
 (13 12)  (977 316)  (977 316)  routing T_18_19.sp4_h_l_40 <X> T_18_19.sp4_v_b_11
 (12 13)  (976 317)  (976 317)  routing T_18_19.sp4_h_l_40 <X> T_18_19.sp4_v_b_11


RAM_Tile_19_19

 (3 0)  (1021 304)  (1021 304)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_v_b_0


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (3 4)  (57 292)  (57 292)  routing T_1_18.sp12_v_t_23 <X> T_1_18.sp12_h_r_0


LogicTile_9_18

 (9 5)  (483 293)  (483 293)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_v_b_4
 (10 5)  (484 293)  (484 293)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_v_b_4


LogicTile_13_18

 (3 1)  (697 289)  (697 289)  routing T_13_18.sp12_h_l_23 <X> T_13_18.sp12_v_b_0


LogicTile_14_18

 (0 2)  (748 290)  (748 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (749 290)  (749 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (750 290)  (750 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (776 290)  (776 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 290)  (777 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 290)  (780 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 290)  (781 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 290)  (782 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 290)  (784 290)  LC_1 Logic Functioning bit
 (37 2)  (785 290)  (785 290)  LC_1 Logic Functioning bit
 (38 2)  (786 290)  (786 290)  LC_1 Logic Functioning bit
 (39 2)  (787 290)  (787 290)  LC_1 Logic Functioning bit
 (41 2)  (789 290)  (789 290)  LC_1 Logic Functioning bit
 (43 2)  (791 290)  (791 290)  LC_1 Logic Functioning bit
 (45 2)  (793 290)  (793 290)  LC_1 Logic Functioning bit
 (0 3)  (748 291)  (748 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (28 3)  (776 291)  (776 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 291)  (777 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (779 291)  (779 291)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (788 291)  (788 291)  LC_1 Logic Functioning bit
 (42 3)  (790 291)  (790 291)  LC_1 Logic Functioning bit
 (46 3)  (794 291)  (794 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (799 291)  (799 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (800 291)  (800 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (3 6)  (751 294)  (751 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23
 (25 6)  (773 294)  (773 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (22 7)  (770 295)  (770 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 8)  (765 296)  (765 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (766 296)  (766 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (17 9)  (765 297)  (765 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 12)  (769 300)  (769 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (770 300)  (770 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (772 300)  (772 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (27 12)  (775 300)  (775 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 300)  (777 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 300)  (778 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 300)  (780 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 300)  (781 300)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 300)  (784 300)  LC_6 Logic Functioning bit
 (38 12)  (786 300)  (786 300)  LC_6 Logic Functioning bit
 (43 12)  (791 300)  (791 300)  LC_6 Logic Functioning bit
 (45 12)  (793 300)  (793 300)  LC_6 Logic Functioning bit
 (47 12)  (795 300)  (795 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (774 301)  (774 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 301)  (775 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 301)  (776 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 301)  (777 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 301)  (778 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 301)  (780 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (781 301)  (781 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.input_2_6
 (36 13)  (784 301)  (784 301)  LC_6 Logic Functioning bit
 (38 13)  (786 301)  (786 301)  LC_6 Logic Functioning bit
 (40 13)  (788 301)  (788 301)  LC_6 Logic Functioning bit
 (41 13)  (789 301)  (789 301)  LC_6 Logic Functioning bit
 (43 13)  (791 301)  (791 301)  LC_6 Logic Functioning bit
 (51 13)  (799 301)  (799 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (800 301)  (800 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (748 302)  (748 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 302)  (749 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (17 0)  (819 288)  (819 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (820 288)  (820 288)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g0_1
 (21 0)  (823 288)  (823 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (824 288)  (824 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (827 288)  (827 288)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g0_2
 (27 0)  (829 288)  (829 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 288)  (830 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 288)  (831 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 288)  (834 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (838 288)  (838 288)  LC_0 Logic Functioning bit
 (37 0)  (839 288)  (839 288)  LC_0 Logic Functioning bit
 (42 0)  (844 288)  (844 288)  LC_0 Logic Functioning bit
 (43 0)  (845 288)  (845 288)  LC_0 Logic Functioning bit
 (14 1)  (816 289)  (816 289)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g0_0
 (15 1)  (817 289)  (817 289)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (819 289)  (819 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (820 289)  (820 289)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g0_1
 (22 1)  (824 289)  (824 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (827 289)  (827 289)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g0_2
 (27 1)  (829 289)  (829 289)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 289)  (831 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 289)  (832 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 289)  (833 289)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 289)  (834 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (835 289)  (835 289)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_0
 (34 1)  (836 289)  (836 289)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_0
 (37 1)  (839 289)  (839 289)  LC_0 Logic Functioning bit
 (42 1)  (844 289)  (844 289)  LC_0 Logic Functioning bit
 (43 1)  (845 289)  (845 289)  LC_0 Logic Functioning bit
 (0 2)  (802 290)  (802 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (803 290)  (803 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (804 290)  (804 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 290)  (816 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (28 2)  (830 290)  (830 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 290)  (831 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 290)  (832 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 290)  (834 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 290)  (835 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 290)  (838 290)  LC_1 Logic Functioning bit
 (37 2)  (839 290)  (839 290)  LC_1 Logic Functioning bit
 (38 2)  (840 290)  (840 290)  LC_1 Logic Functioning bit
 (42 2)  (844 290)  (844 290)  LC_1 Logic Functioning bit
 (45 2)  (847 290)  (847 290)  LC_1 Logic Functioning bit
 (50 2)  (852 290)  (852 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 291)  (802 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (17 3)  (819 291)  (819 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (824 291)  (824 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 291)  (826 291)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g0_6
 (25 3)  (827 291)  (827 291)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g0_6
 (28 3)  (830 291)  (830 291)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 291)  (831 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 291)  (832 291)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (838 291)  (838 291)  LC_1 Logic Functioning bit
 (42 3)  (844 291)  (844 291)  LC_1 Logic Functioning bit
 (43 3)  (845 291)  (845 291)  LC_1 Logic Functioning bit
 (48 3)  (850 291)  (850 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (853 291)  (853 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (816 292)  (816 292)  routing T_15_18.bnr_op_0 <X> T_15_18.lc_trk_g1_0
 (15 4)  (817 292)  (817 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (819 292)  (819 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (820 292)  (820 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (29 4)  (831 292)  (831 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 292)  (833 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 292)  (834 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 292)  (835 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 292)  (836 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (842 292)  (842 292)  LC_2 Logic Functioning bit
 (42 4)  (844 292)  (844 292)  LC_2 Logic Functioning bit
 (46 4)  (848 292)  (848 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (816 293)  (816 293)  routing T_15_18.bnr_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (819 293)  (819 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (824 293)  (824 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (825 293)  (825 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (24 5)  (826 293)  (826 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (25 5)  (827 293)  (827 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (26 5)  (828 293)  (828 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 293)  (831 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 293)  (833 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (14 6)  (816 294)  (816 294)  routing T_15_18.bnr_op_4 <X> T_15_18.lc_trk_g1_4
 (22 6)  (824 294)  (824 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (826 294)  (826 294)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g1_7
 (29 6)  (831 294)  (831 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 294)  (833 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 294)  (834 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 294)  (838 294)  LC_3 Logic Functioning bit
 (50 6)  (852 294)  (852 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (816 295)  (816 295)  routing T_15_18.bnr_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (819 295)  (819 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (823 295)  (823 295)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g1_7
 (26 7)  (828 295)  (828 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 295)  (829 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 295)  (831 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (17 8)  (819 296)  (819 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (828 296)  (828 296)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (829 296)  (829 296)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 296)  (831 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 296)  (833 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 296)  (834 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 296)  (836 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (837 296)  (837 296)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_4
 (40 8)  (842 296)  (842 296)  LC_4 Logic Functioning bit
 (17 9)  (819 297)  (819 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (828 297)  (828 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (829 297)  (829 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 297)  (831 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 297)  (834 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (837 297)  (837 297)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_4
 (46 9)  (848 297)  (848 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 11)  (824 299)  (824 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (825 299)  (825 299)  routing T_15_18.sp12_v_b_14 <X> T_15_18.lc_trk_g2_6
 (17 12)  (819 300)  (819 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (820 300)  (820 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (22 13)  (824 301)  (824 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (802 302)  (802 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 302)  (803 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (824 303)  (824 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (826 303)  (826 303)  routing T_15_18.tnr_op_6 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (27 0)  (883 288)  (883 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 288)  (884 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 288)  (885 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (892 288)  (892 288)  LC_0 Logic Functioning bit
 (37 0)  (893 288)  (893 288)  LC_0 Logic Functioning bit
 (38 0)  (894 288)  (894 288)  LC_0 Logic Functioning bit
 (39 0)  (895 288)  (895 288)  LC_0 Logic Functioning bit
 (40 0)  (896 288)  (896 288)  LC_0 Logic Functioning bit
 (41 0)  (897 288)  (897 288)  LC_0 Logic Functioning bit
 (42 0)  (898 288)  (898 288)  LC_0 Logic Functioning bit
 (43 0)  (899 288)  (899 288)  LC_0 Logic Functioning bit
 (44 0)  (900 288)  (900 288)  LC_0 Logic Functioning bit
 (45 0)  (901 288)  (901 288)  LC_0 Logic Functioning bit
 (15 1)  (871 289)  (871 289)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (873 289)  (873 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (883 289)  (883 289)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 289)  (885 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (50 1)  (906 289)  (906 289)  Carry_In_Mux bit 

 (0 2)  (856 290)  (856 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (857 290)  (857 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (858 290)  (858 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 290)  (870 290)  routing T_16_18.bnr_op_4 <X> T_16_18.lc_trk_g0_4
 (22 2)  (878 290)  (878 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (880 290)  (880 290)  routing T_16_18.bot_op_7 <X> T_16_18.lc_trk_g0_7
 (27 2)  (883 290)  (883 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 290)  (885 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 290)  (886 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 290)  (888 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (891 290)  (891 290)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_1
 (36 2)  (892 290)  (892 290)  LC_1 Logic Functioning bit
 (37 2)  (893 290)  (893 290)  LC_1 Logic Functioning bit
 (38 2)  (894 290)  (894 290)  LC_1 Logic Functioning bit
 (39 2)  (895 290)  (895 290)  LC_1 Logic Functioning bit
 (44 2)  (900 290)  (900 290)  LC_1 Logic Functioning bit
 (0 3)  (856 291)  (856 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (870 291)  (870 291)  routing T_16_18.bnr_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (873 291)  (873 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (888 291)  (888 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (889 291)  (889 291)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_1
 (36 3)  (892 291)  (892 291)  LC_1 Logic Functioning bit
 (37 3)  (893 291)  (893 291)  LC_1 Logic Functioning bit
 (38 3)  (894 291)  (894 291)  LC_1 Logic Functioning bit
 (39 3)  (895 291)  (895 291)  LC_1 Logic Functioning bit
 (16 4)  (872 292)  (872 292)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (17 4)  (873 292)  (873 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (874 292)  (874 292)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (29 4)  (885 292)  (885 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 292)  (886 292)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 292)  (888 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (891 292)  (891 292)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (36 4)  (892 292)  (892 292)  LC_2 Logic Functioning bit
 (37 4)  (893 292)  (893 292)  LC_2 Logic Functioning bit
 (38 4)  (894 292)  (894 292)  LC_2 Logic Functioning bit
 (39 4)  (895 292)  (895 292)  LC_2 Logic Functioning bit
 (44 4)  (900 292)  (900 292)  LC_2 Logic Functioning bit
 (18 5)  (874 293)  (874 293)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (30 5)  (886 293)  (886 293)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 293)  (888 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (889 293)  (889 293)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (34 5)  (890 293)  (890 293)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (36 5)  (892 293)  (892 293)  LC_2 Logic Functioning bit
 (37 5)  (893 293)  (893 293)  LC_2 Logic Functioning bit
 (38 5)  (894 293)  (894 293)  LC_2 Logic Functioning bit
 (39 5)  (895 293)  (895 293)  LC_2 Logic Functioning bit
 (15 6)  (871 294)  (871 294)  routing T_16_18.bot_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (873 294)  (873 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (885 294)  (885 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 294)  (886 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 294)  (888 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (891 294)  (891 294)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_3
 (36 6)  (892 294)  (892 294)  LC_3 Logic Functioning bit
 (37 6)  (893 294)  (893 294)  LC_3 Logic Functioning bit
 (38 6)  (894 294)  (894 294)  LC_3 Logic Functioning bit
 (39 6)  (895 294)  (895 294)  LC_3 Logic Functioning bit
 (44 6)  (900 294)  (900 294)  LC_3 Logic Functioning bit
 (15 7)  (871 295)  (871 295)  routing T_16_18.bot_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (873 295)  (873 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 7)  (888 295)  (888 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (889 295)  (889 295)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_3
 (36 7)  (892 295)  (892 295)  LC_3 Logic Functioning bit
 (37 7)  (893 295)  (893 295)  LC_3 Logic Functioning bit
 (38 7)  (894 295)  (894 295)  LC_3 Logic Functioning bit
 (39 7)  (895 295)  (895 295)  LC_3 Logic Functioning bit
 (27 8)  (883 296)  (883 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 296)  (885 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 296)  (886 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 296)  (888 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (891 296)  (891 296)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_4
 (36 8)  (892 296)  (892 296)  LC_4 Logic Functioning bit
 (37 8)  (893 296)  (893 296)  LC_4 Logic Functioning bit
 (38 8)  (894 296)  (894 296)  LC_4 Logic Functioning bit
 (39 8)  (895 296)  (895 296)  LC_4 Logic Functioning bit
 (44 8)  (900 296)  (900 296)  LC_4 Logic Functioning bit
 (32 9)  (888 297)  (888 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (889 297)  (889 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_4
 (34 9)  (890 297)  (890 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_4
 (36 9)  (892 297)  (892 297)  LC_4 Logic Functioning bit
 (37 9)  (893 297)  (893 297)  LC_4 Logic Functioning bit
 (38 9)  (894 297)  (894 297)  LC_4 Logic Functioning bit
 (39 9)  (895 297)  (895 297)  LC_4 Logic Functioning bit
 (16 10)  (872 298)  (872 298)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g2_5
 (17 10)  (873 298)  (873 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (874 298)  (874 298)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g2_5
 (22 10)  (878 298)  (878 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (880 298)  (880 298)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g2_7
 (28 10)  (884 298)  (884 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 298)  (885 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 298)  (886 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 298)  (888 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (891 298)  (891 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 10)  (892 298)  (892 298)  LC_5 Logic Functioning bit
 (37 10)  (893 298)  (893 298)  LC_5 Logic Functioning bit
 (38 10)  (894 298)  (894 298)  LC_5 Logic Functioning bit
 (39 10)  (895 298)  (895 298)  LC_5 Logic Functioning bit
 (44 10)  (900 298)  (900 298)  LC_5 Logic Functioning bit
 (15 11)  (871 299)  (871 299)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g2_4
 (16 11)  (872 299)  (872 299)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g2_4
 (17 11)  (873 299)  (873 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (877 299)  (877 299)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 11)  (878 299)  (878 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (880 299)  (880 299)  routing T_16_18.tnl_op_6 <X> T_16_18.lc_trk_g2_6
 (25 11)  (881 299)  (881 299)  routing T_16_18.tnl_op_6 <X> T_16_18.lc_trk_g2_6
 (30 11)  (886 299)  (886 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (888 299)  (888 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (889 299)  (889 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 11)  (892 299)  (892 299)  LC_5 Logic Functioning bit
 (37 11)  (893 299)  (893 299)  LC_5 Logic Functioning bit
 (38 11)  (894 299)  (894 299)  LC_5 Logic Functioning bit
 (39 11)  (895 299)  (895 299)  LC_5 Logic Functioning bit
 (14 12)  (870 300)  (870 300)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g3_0
 (28 12)  (884 300)  (884 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 300)  (885 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 300)  (886 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 300)  (888 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (891 300)  (891 300)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (36 12)  (892 300)  (892 300)  LC_6 Logic Functioning bit
 (37 12)  (893 300)  (893 300)  LC_6 Logic Functioning bit
 (38 12)  (894 300)  (894 300)  LC_6 Logic Functioning bit
 (39 12)  (895 300)  (895 300)  LC_6 Logic Functioning bit
 (44 12)  (900 300)  (900 300)  LC_6 Logic Functioning bit
 (17 13)  (873 301)  (873 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (886 301)  (886 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (888 301)  (888 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (889 301)  (889 301)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (34 13)  (890 301)  (890 301)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (36 13)  (892 301)  (892 301)  LC_6 Logic Functioning bit
 (37 13)  (893 301)  (893 301)  LC_6 Logic Functioning bit
 (38 13)  (894 301)  (894 301)  LC_6 Logic Functioning bit
 (39 13)  (895 301)  (895 301)  LC_6 Logic Functioning bit
 (0 14)  (856 302)  (856 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 302)  (857 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (872 302)  (872 302)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g3_5
 (17 14)  (873 302)  (873 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (874 302)  (874 302)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g3_5
 (29 14)  (885 302)  (885 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 302)  (888 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (891 302)  (891 302)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (36 14)  (892 302)  (892 302)  LC_7 Logic Functioning bit
 (37 14)  (893 302)  (893 302)  LC_7 Logic Functioning bit
 (38 14)  (894 302)  (894 302)  LC_7 Logic Functioning bit
 (39 14)  (895 302)  (895 302)  LC_7 Logic Functioning bit
 (44 14)  (900 302)  (900 302)  LC_7 Logic Functioning bit
 (1 15)  (857 303)  (857 303)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (32 15)  (888 303)  (888 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (889 303)  (889 303)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (36 15)  (892 303)  (892 303)  LC_7 Logic Functioning bit
 (37 15)  (893 303)  (893 303)  LC_7 Logic Functioning bit
 (38 15)  (894 303)  (894 303)  LC_7 Logic Functioning bit
 (39 15)  (895 303)  (895 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (14 0)  (924 288)  (924 288)  routing T_17_18.lft_op_0 <X> T_17_18.lc_trk_g0_0
 (22 0)  (932 288)  (932 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (933 288)  (933 288)  routing T_17_18.sp12_h_r_11 <X> T_17_18.lc_trk_g0_3
 (15 1)  (925 289)  (925 289)  routing T_17_18.lft_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (927 289)  (927 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 6)  (937 294)  (937 294)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 294)  (938 294)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 294)  (939 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 294)  (940 294)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 294)  (942 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 294)  (943 294)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (947 294)  (947 294)  LC_3 Logic Functioning bit
 (39 6)  (949 294)  (949 294)  LC_3 Logic Functioning bit
 (15 7)  (925 295)  (925 295)  routing T_17_18.bot_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (927 295)  (927 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (936 295)  (936 295)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 295)  (939 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 295)  (940 295)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (14 8)  (924 296)  (924 296)  routing T_17_18.sp4_h_l_21 <X> T_17_18.lc_trk_g2_0
 (26 8)  (936 296)  (936 296)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (938 296)  (938 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 296)  (939 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 296)  (940 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 296)  (941 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 296)  (942 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 296)  (943 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 296)  (944 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 296)  (946 296)  LC_4 Logic Functioning bit
 (50 8)  (960 296)  (960 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (925 297)  (925 297)  routing T_17_18.sp4_h_l_21 <X> T_17_18.lc_trk_g2_0
 (16 9)  (926 297)  (926 297)  routing T_17_18.sp4_h_l_21 <X> T_17_18.lc_trk_g2_0
 (17 9)  (927 297)  (927 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (938 297)  (938 297)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 297)  (939 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (941 297)  (941 297)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (48 9)  (958 297)  (958 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (924 298)  (924 298)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (17 10)  (927 298)  (927 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 298)  (928 298)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g2_5
 (21 10)  (931 298)  (931 298)  routing T_17_18.bnl_op_7 <X> T_17_18.lc_trk_g2_7
 (22 10)  (932 298)  (932 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (936 298)  (936 298)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 298)  (939 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 298)  (941 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 298)  (942 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 298)  (943 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 298)  (944 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 298)  (945 298)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_5
 (40 10)  (950 298)  (950 298)  LC_5 Logic Functioning bit
 (46 10)  (956 298)  (956 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (924 299)  (924 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (15 11)  (925 299)  (925 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (16 11)  (926 299)  (926 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (17 11)  (927 299)  (927 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (931 299)  (931 299)  routing T_17_18.bnl_op_7 <X> T_17_18.lc_trk_g2_7
 (26 11)  (936 299)  (936 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 299)  (938 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 299)  (939 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (942 299)  (942 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (944 299)  (944 299)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_5
 (17 14)  (927 302)  (927 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (928 302)  (928 302)  routing T_17_18.bnl_op_5 <X> T_17_18.lc_trk_g3_5
 (21 14)  (931 302)  (931 302)  routing T_17_18.sp4_h_r_39 <X> T_17_18.lc_trk_g3_7
 (22 14)  (932 302)  (932 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (933 302)  (933 302)  routing T_17_18.sp4_h_r_39 <X> T_17_18.lc_trk_g3_7
 (24 14)  (934 302)  (934 302)  routing T_17_18.sp4_h_r_39 <X> T_17_18.lc_trk_g3_7
 (18 15)  (928 303)  (928 303)  routing T_17_18.bnl_op_5 <X> T_17_18.lc_trk_g3_5
 (22 15)  (932 303)  (932 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_17

 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (719 274)  (719 274)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (29 2)  (723 274)  (723 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 274)  (724 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (726 274)  (726 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 274)  (727 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 274)  (728 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (729 274)  (729 274)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_1
 (36 2)  (730 274)  (730 274)  LC_1 Logic Functioning bit
 (37 2)  (731 274)  (731 274)  LC_1 Logic Functioning bit
 (38 2)  (732 274)  (732 274)  LC_1 Logic Functioning bit
 (39 2)  (733 274)  (733 274)  LC_1 Logic Functioning bit
 (41 2)  (735 274)  (735 274)  LC_1 Logic Functioning bit
 (43 2)  (737 274)  (737 274)  LC_1 Logic Functioning bit
 (45 2)  (739 274)  (739 274)  LC_1 Logic Functioning bit
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (22 3)  (716 275)  (716 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (719 275)  (719 275)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (27 3)  (721 275)  (721 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 275)  (722 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 275)  (723 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 275)  (724 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 275)  (726 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (728 275)  (728 275)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_1
 (37 3)  (731 275)  (731 275)  LC_1 Logic Functioning bit
 (38 3)  (732 275)  (732 275)  LC_1 Logic Functioning bit
 (39 3)  (733 275)  (733 275)  LC_1 Logic Functioning bit
 (40 3)  (734 275)  (734 275)  LC_1 Logic Functioning bit
 (42 3)  (736 275)  (736 275)  LC_1 Logic Functioning bit
 (43 3)  (737 275)  (737 275)  LC_1 Logic Functioning bit
 (51 3)  (745 275)  (745 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (702 276)  (702 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (9 4)  (703 276)  (703 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (10 4)  (704 276)  (704 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (14 6)  (708 278)  (708 278)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g1_4
 (14 7)  (708 279)  (708 279)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (711 279)  (711 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (17 12)  (711 284)  (711 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 284)  (712 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (17 13)  (711 285)  (711 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (694 286)  (694 286)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 286)  (695 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (694 287)  (694 287)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (26 0)  (774 272)  (774 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (775 272)  (775 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 272)  (777 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 272)  (778 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 272)  (780 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 272)  (782 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 272)  (784 272)  LC_0 Logic Functioning bit
 (37 0)  (785 272)  (785 272)  LC_0 Logic Functioning bit
 (38 0)  (786 272)  (786 272)  LC_0 Logic Functioning bit
 (39 0)  (787 272)  (787 272)  LC_0 Logic Functioning bit
 (45 0)  (793 272)  (793 272)  LC_0 Logic Functioning bit
 (53 0)  (801 272)  (801 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (775 273)  (775 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 273)  (777 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 273)  (778 273)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (788 273)  (788 273)  LC_0 Logic Functioning bit
 (41 1)  (789 273)  (789 273)  LC_0 Logic Functioning bit
 (42 1)  (790 273)  (790 273)  LC_0 Logic Functioning bit
 (43 1)  (791 273)  (791 273)  LC_0 Logic Functioning bit
 (0 2)  (748 274)  (748 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (749 274)  (749 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (750 274)  (750 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 275)  (748 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (14 4)  (762 276)  (762 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (17 5)  (765 277)  (765 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (763 278)  (763 278)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (765 278)  (765 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (770 279)  (770 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (772 279)  (772 279)  routing T_14_17.bot_op_6 <X> T_14_17.lc_trk_g1_6
 (14 10)  (762 282)  (762 282)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (25 10)  (773 282)  (773 282)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g2_6
 (14 11)  (762 283)  (762 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (15 11)  (763 283)  (763 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (16 11)  (764 283)  (764 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (17 11)  (765 283)  (765 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (770 283)  (770 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (774 284)  (774 284)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 284)  (775 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 284)  (777 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 284)  (779 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 284)  (780 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 284)  (782 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 284)  (783 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (36 12)  (784 284)  (784 284)  LC_6 Logic Functioning bit
 (39 12)  (787 284)  (787 284)  LC_6 Logic Functioning bit
 (41 12)  (789 284)  (789 284)  LC_6 Logic Functioning bit
 (42 12)  (790 284)  (790 284)  LC_6 Logic Functioning bit
 (45 12)  (793 284)  (793 284)  LC_6 Logic Functioning bit
 (27 13)  (775 285)  (775 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 285)  (776 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 285)  (777 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 285)  (779 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 285)  (780 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (781 285)  (781 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (35 13)  (783 285)  (783 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (36 13)  (784 285)  (784 285)  LC_6 Logic Functioning bit
 (37 13)  (785 285)  (785 285)  LC_6 Logic Functioning bit
 (40 13)  (788 285)  (788 285)  LC_6 Logic Functioning bit
 (43 13)  (791 285)  (791 285)  LC_6 Logic Functioning bit
 (52 13)  (800 285)  (800 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (748 286)  (748 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 286)  (749 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (763 286)  (763 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (765 286)  (765 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (766 286)  (766 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (1 15)  (749 287)  (749 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (15 0)  (817 272)  (817 272)  routing T_15_17.bot_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (819 272)  (819 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (824 272)  (824 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (826 272)  (826 272)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (25 0)  (827 272)  (827 272)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g0_2
 (27 0)  (829 272)  (829 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 272)  (830 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 272)  (831 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 272)  (832 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 272)  (834 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 272)  (835 272)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 272)  (838 272)  LC_0 Logic Functioning bit
 (37 0)  (839 272)  (839 272)  LC_0 Logic Functioning bit
 (38 0)  (840 272)  (840 272)  LC_0 Logic Functioning bit
 (39 0)  (841 272)  (841 272)  LC_0 Logic Functioning bit
 (41 0)  (843 272)  (843 272)  LC_0 Logic Functioning bit
 (42 0)  (844 272)  (844 272)  LC_0 Logic Functioning bit
 (43 0)  (845 272)  (845 272)  LC_0 Logic Functioning bit
 (46 0)  (848 272)  (848 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (817 273)  (817 273)  routing T_15_17.bot_op_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (819 273)  (819 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (823 273)  (823 273)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (22 1)  (824 273)  (824 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (828 273)  (828 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 273)  (829 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 273)  (830 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 273)  (831 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 273)  (832 273)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 273)  (834 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (836 273)  (836 273)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.input_2_0
 (36 1)  (838 273)  (838 273)  LC_0 Logic Functioning bit
 (37 1)  (839 273)  (839 273)  LC_0 Logic Functioning bit
 (38 1)  (840 273)  (840 273)  LC_0 Logic Functioning bit
 (39 1)  (841 273)  (841 273)  LC_0 Logic Functioning bit
 (40 1)  (842 273)  (842 273)  LC_0 Logic Functioning bit
 (41 1)  (843 273)  (843 273)  LC_0 Logic Functioning bit
 (42 1)  (844 273)  (844 273)  LC_0 Logic Functioning bit
 (43 1)  (845 273)  (845 273)  LC_0 Logic Functioning bit
 (51 1)  (853 273)  (853 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (802 274)  (802 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (803 274)  (803 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (804 274)  (804 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (831 274)  (831 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 274)  (833 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 274)  (834 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 274)  (835 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 274)  (838 274)  LC_1 Logic Functioning bit
 (37 2)  (839 274)  (839 274)  LC_1 Logic Functioning bit
 (38 2)  (840 274)  (840 274)  LC_1 Logic Functioning bit
 (39 2)  (841 274)  (841 274)  LC_1 Logic Functioning bit
 (41 2)  (843 274)  (843 274)  LC_1 Logic Functioning bit
 (42 2)  (844 274)  (844 274)  LC_1 Logic Functioning bit
 (43 2)  (845 274)  (845 274)  LC_1 Logic Functioning bit
 (0 3)  (802 275)  (802 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (26 3)  (828 275)  (828 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 275)  (829 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 275)  (830 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 275)  (831 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (834 275)  (834 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (838 275)  (838 275)  LC_1 Logic Functioning bit
 (38 3)  (840 275)  (840 275)  LC_1 Logic Functioning bit
 (39 3)  (841 275)  (841 275)  LC_1 Logic Functioning bit
 (40 3)  (842 275)  (842 275)  LC_1 Logic Functioning bit
 (43 3)  (845 275)  (845 275)  LC_1 Logic Functioning bit
 (14 4)  (816 276)  (816 276)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (15 4)  (817 276)  (817 276)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (819 276)  (819 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (830 276)  (830 276)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 276)  (831 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 276)  (832 276)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 276)  (833 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 276)  (834 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 276)  (836 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 276)  (838 276)  LC_2 Logic Functioning bit
 (38 4)  (840 276)  (840 276)  LC_2 Logic Functioning bit
 (41 4)  (843 276)  (843 276)  LC_2 Logic Functioning bit
 (45 4)  (847 276)  (847 276)  LC_2 Logic Functioning bit
 (50 4)  (852 276)  (852 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (855 276)  (855 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (817 277)  (817 277)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (819 277)  (819 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (820 277)  (820 277)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g1_1
 (29 5)  (831 277)  (831 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 277)  (833 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (38 5)  (840 277)  (840 277)  LC_2 Logic Functioning bit
 (41 5)  (843 277)  (843 277)  LC_2 Logic Functioning bit
 (48 5)  (850 277)  (850 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 6)  (834 278)  (834 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (837 278)  (837 278)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_3
 (37 6)  (839 278)  (839 278)  LC_3 Logic Functioning bit
 (38 6)  (840 278)  (840 278)  LC_3 Logic Functioning bit
 (39 6)  (841 278)  (841 278)  LC_3 Logic Functioning bit
 (40 6)  (842 278)  (842 278)  LC_3 Logic Functioning bit
 (41 6)  (843 278)  (843 278)  LC_3 Logic Functioning bit
 (22 7)  (824 279)  (824 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (825 279)  (825 279)  routing T_15_17.sp4_v_b_22 <X> T_15_17.lc_trk_g1_6
 (24 7)  (826 279)  (826 279)  routing T_15_17.sp4_v_b_22 <X> T_15_17.lc_trk_g1_6
 (29 7)  (831 279)  (831 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 279)  (833 279)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 279)  (834 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (835 279)  (835 279)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_3
 (36 7)  (838 279)  (838 279)  LC_3 Logic Functioning bit
 (38 7)  (840 279)  (840 279)  LC_3 Logic Functioning bit
 (39 7)  (841 279)  (841 279)  LC_3 Logic Functioning bit
 (40 7)  (842 279)  (842 279)  LC_3 Logic Functioning bit
 (41 7)  (843 279)  (843 279)  LC_3 Logic Functioning bit
 (46 7)  (848 279)  (848 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (816 280)  (816 280)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g2_0
 (15 8)  (817 280)  (817 280)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (819 280)  (819 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (829 280)  (829 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 280)  (831 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 280)  (833 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 280)  (834 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 280)  (835 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (839 280)  (839 280)  LC_4 Logic Functioning bit
 (39 8)  (841 280)  (841 280)  LC_4 Logic Functioning bit
 (17 9)  (819 281)  (819 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (820 281)  (820 281)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (31 9)  (833 281)  (833 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (839 281)  (839 281)  LC_4 Logic Functioning bit
 (39 9)  (841 281)  (841 281)  LC_4 Logic Functioning bit
 (17 10)  (819 282)  (819 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (823 282)  (823 282)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (824 282)  (824 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (29 10)  (831 282)  (831 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 282)  (834 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (43 10)  (845 282)  (845 282)  LC_5 Logic Functioning bit
 (50 10)  (852 282)  (852 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (816 283)  (816 283)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g2_4
 (15 11)  (817 283)  (817 283)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g2_4
 (16 11)  (818 283)  (818 283)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g2_4
 (17 11)  (819 283)  (819 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (823 283)  (823 283)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (29 11)  (831 283)  (831 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 283)  (833 283)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (22 12)  (824 284)  (824 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (825 284)  (825 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (24 12)  (826 284)  (826 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (25 12)  (827 284)  (827 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (28 12)  (830 284)  (830 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 284)  (831 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 284)  (832 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 284)  (834 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (839 284)  (839 284)  LC_6 Logic Functioning bit
 (39 12)  (841 284)  (841 284)  LC_6 Logic Functioning bit
 (40 12)  (842 284)  (842 284)  LC_6 Logic Functioning bit
 (42 12)  (844 284)  (844 284)  LC_6 Logic Functioning bit
 (22 13)  (824 285)  (824 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (831 285)  (831 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 285)  (833 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 285)  (838 285)  LC_6 Logic Functioning bit
 (37 13)  (839 285)  (839 285)  LC_6 Logic Functioning bit
 (38 13)  (840 285)  (840 285)  LC_6 Logic Functioning bit
 (39 13)  (841 285)  (841 285)  LC_6 Logic Functioning bit
 (40 13)  (842 285)  (842 285)  LC_6 Logic Functioning bit
 (42 13)  (844 285)  (844 285)  LC_6 Logic Functioning bit
 (46 13)  (848 285)  (848 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (849 285)  (849 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (855 285)  (855 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (807 286)  (807 286)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_h_l_44
 (32 14)  (834 286)  (834 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 286)  (835 286)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 286)  (838 286)  LC_7 Logic Functioning bit
 (37 14)  (839 286)  (839 286)  LC_7 Logic Functioning bit
 (38 14)  (840 286)  (840 286)  LC_7 Logic Functioning bit
 (39 14)  (841 286)  (841 286)  LC_7 Logic Functioning bit
 (42 14)  (844 286)  (844 286)  LC_7 Logic Functioning bit
 (43 14)  (845 286)  (845 286)  LC_7 Logic Functioning bit
 (50 14)  (852 286)  (852 286)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (806 287)  (806 287)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_h_l_44
 (22 15)  (824 287)  (824 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (826 287)  (826 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (25 15)  (827 287)  (827 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (36 15)  (838 287)  (838 287)  LC_7 Logic Functioning bit
 (37 15)  (839 287)  (839 287)  LC_7 Logic Functioning bit
 (38 15)  (840 287)  (840 287)  LC_7 Logic Functioning bit
 (39 15)  (841 287)  (841 287)  LC_7 Logic Functioning bit
 (42 15)  (844 287)  (844 287)  LC_7 Logic Functioning bit
 (43 15)  (845 287)  (845 287)  LC_7 Logic Functioning bit
 (51 15)  (853 287)  (853 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_17

 (14 0)  (870 272)  (870 272)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g0_0
 (15 0)  (871 272)  (871 272)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (873 272)  (873 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (878 272)  (878 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (885 272)  (885 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 272)  (886 272)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (887 272)  (887 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 272)  (888 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 272)  (889 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 272)  (892 272)  LC_0 Logic Functioning bit
 (37 0)  (893 272)  (893 272)  LC_0 Logic Functioning bit
 (38 0)  (894 272)  (894 272)  LC_0 Logic Functioning bit
 (39 0)  (895 272)  (895 272)  LC_0 Logic Functioning bit
 (41 0)  (897 272)  (897 272)  LC_0 Logic Functioning bit
 (43 0)  (899 272)  (899 272)  LC_0 Logic Functioning bit
 (45 0)  (901 272)  (901 272)  LC_0 Logic Functioning bit
 (17 1)  (873 273)  (873 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (874 273)  (874 273)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (22 1)  (878 273)  (878 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (880 273)  (880 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (881 273)  (881 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (29 1)  (885 273)  (885 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 273)  (886 273)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (896 273)  (896 273)  LC_0 Logic Functioning bit
 (42 1)  (898 273)  (898 273)  LC_0 Logic Functioning bit
 (0 2)  (856 274)  (856 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (857 274)  (857 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (858 274)  (858 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (878 274)  (878 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (880 274)  (880 274)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (26 2)  (882 274)  (882 274)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (883 274)  (883 274)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 274)  (885 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 274)  (888 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 274)  (889 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 274)  (890 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 274)  (892 274)  LC_1 Logic Functioning bit
 (37 2)  (893 274)  (893 274)  LC_1 Logic Functioning bit
 (38 2)  (894 274)  (894 274)  LC_1 Logic Functioning bit
 (39 2)  (895 274)  (895 274)  LC_1 Logic Functioning bit
 (45 2)  (901 274)  (901 274)  LC_1 Logic Functioning bit
 (0 3)  (856 275)  (856 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (14 3)  (870 275)  (870 275)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g0_4
 (15 3)  (871 275)  (871 275)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (873 275)  (873 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (877 275)  (877 275)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (28 3)  (884 275)  (884 275)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 275)  (885 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (892 275)  (892 275)  LC_1 Logic Functioning bit
 (38 3)  (894 275)  (894 275)  LC_1 Logic Functioning bit
 (40 3)  (896 275)  (896 275)  LC_1 Logic Functioning bit
 (42 3)  (898 275)  (898 275)  LC_1 Logic Functioning bit
 (51 3)  (907 275)  (907 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (873 276)  (873 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (877 276)  (877 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (878 276)  (878 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (885 276)  (885 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (887 276)  (887 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 276)  (888 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 276)  (889 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 276)  (892 276)  LC_2 Logic Functioning bit
 (37 4)  (893 276)  (893 276)  LC_2 Logic Functioning bit
 (38 4)  (894 276)  (894 276)  LC_2 Logic Functioning bit
 (39 4)  (895 276)  (895 276)  LC_2 Logic Functioning bit
 (41 4)  (897 276)  (897 276)  LC_2 Logic Functioning bit
 (43 4)  (899 276)  (899 276)  LC_2 Logic Functioning bit
 (45 4)  (901 276)  (901 276)  LC_2 Logic Functioning bit
 (18 5)  (874 277)  (874 277)  routing T_16_17.sp4_r_v_b_25 <X> T_16_17.lc_trk_g1_1
 (26 5)  (882 277)  (882 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 277)  (884 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 277)  (885 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 277)  (886 277)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (896 277)  (896 277)  LC_2 Logic Functioning bit
 (42 5)  (898 277)  (898 277)  LC_2 Logic Functioning bit
 (51 5)  (907 277)  (907 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (870 278)  (870 278)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g1_4
 (17 6)  (873 278)  (873 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (874 278)  (874 278)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g1_5
 (21 6)  (877 278)  (877 278)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g1_7
 (22 6)  (878 278)  (878 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (882 278)  (882 278)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (884 278)  (884 278)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 278)  (885 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 278)  (888 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 278)  (890 278)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 278)  (892 278)  LC_3 Logic Functioning bit
 (37 6)  (893 278)  (893 278)  LC_3 Logic Functioning bit
 (38 6)  (894 278)  (894 278)  LC_3 Logic Functioning bit
 (39 6)  (895 278)  (895 278)  LC_3 Logic Functioning bit
 (45 6)  (901 278)  (901 278)  LC_3 Logic Functioning bit
 (17 7)  (873 279)  (873 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (884 279)  (884 279)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 279)  (885 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (887 279)  (887 279)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 279)  (892 279)  LC_3 Logic Functioning bit
 (38 7)  (894 279)  (894 279)  LC_3 Logic Functioning bit
 (40 7)  (896 279)  (896 279)  LC_3 Logic Functioning bit
 (42 7)  (898 279)  (898 279)  LC_3 Logic Functioning bit
 (51 7)  (907 279)  (907 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (870 280)  (870 280)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (25 8)  (881 280)  (881 280)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g2_2
 (26 8)  (882 280)  (882 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (884 280)  (884 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 280)  (885 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 280)  (886 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 280)  (887 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 280)  (888 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 280)  (890 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 280)  (892 280)  LC_4 Logic Functioning bit
 (37 8)  (893 280)  (893 280)  LC_4 Logic Functioning bit
 (38 8)  (894 280)  (894 280)  LC_4 Logic Functioning bit
 (39 8)  (895 280)  (895 280)  LC_4 Logic Functioning bit
 (45 8)  (901 280)  (901 280)  LC_4 Logic Functioning bit
 (14 9)  (870 281)  (870 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (16 9)  (872 281)  (872 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (17 9)  (873 281)  (873 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (878 281)  (878 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (885 281)  (885 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (893 281)  (893 281)  LC_4 Logic Functioning bit
 (39 9)  (895 281)  (895 281)  LC_4 Logic Functioning bit
 (41 9)  (897 281)  (897 281)  LC_4 Logic Functioning bit
 (43 9)  (899 281)  (899 281)  LC_4 Logic Functioning bit
 (15 10)  (871 282)  (871 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (16 10)  (872 282)  (872 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (17 10)  (873 282)  (873 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (882 282)  (882 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (887 282)  (887 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 282)  (888 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 282)  (890 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 282)  (892 282)  LC_5 Logic Functioning bit
 (37 10)  (893 282)  (893 282)  LC_5 Logic Functioning bit
 (39 10)  (895 282)  (895 282)  LC_5 Logic Functioning bit
 (41 10)  (897 282)  (897 282)  LC_5 Logic Functioning bit
 (45 10)  (901 282)  (901 282)  LC_5 Logic Functioning bit
 (18 11)  (874 283)  (874 283)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (28 11)  (884 283)  (884 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 283)  (885 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 283)  (888 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (892 283)  (892 283)  LC_5 Logic Functioning bit
 (37 11)  (893 283)  (893 283)  LC_5 Logic Functioning bit
 (38 11)  (894 283)  (894 283)  LC_5 Logic Functioning bit
 (40 11)  (896 283)  (896 283)  LC_5 Logic Functioning bit
 (17 12)  (873 284)  (873 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (874 284)  (874 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (0 14)  (856 286)  (856 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 286)  (857 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (871 286)  (871 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (16 14)  (872 286)  (872 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (17 14)  (873 286)  (873 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (882 286)  (882 286)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (885 286)  (885 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 286)  (887 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 286)  (888 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 286)  (890 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 286)  (892 286)  LC_7 Logic Functioning bit
 (37 14)  (893 286)  (893 286)  LC_7 Logic Functioning bit
 (38 14)  (894 286)  (894 286)  LC_7 Logic Functioning bit
 (39 14)  (895 286)  (895 286)  LC_7 Logic Functioning bit
 (45 14)  (901 286)  (901 286)  LC_7 Logic Functioning bit
 (0 15)  (856 287)  (856 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (857 287)  (857 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (861 287)  (861 287)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_t_44
 (28 15)  (884 287)  (884 287)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 287)  (885 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 287)  (886 287)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 287)  (887 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (892 287)  (892 287)  LC_7 Logic Functioning bit
 (38 15)  (894 287)  (894 287)  LC_7 Logic Functioning bit
 (40 15)  (896 287)  (896 287)  LC_7 Logic Functioning bit
 (42 15)  (898 287)  (898 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (0 2)  (910 274)  (910 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (911 274)  (911 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (912 274)  (912 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 275)  (910 275)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (14 6)  (924 278)  (924 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (17 7)  (927 279)  (927 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (924 280)  (924 280)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (22 8)  (932 280)  (932 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (934 280)  (934 280)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g2_3
 (28 8)  (938 280)  (938 280)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 280)  (939 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (941 280)  (941 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 280)  (942 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 280)  (944 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 280)  (946 280)  LC_4 Logic Functioning bit
 (37 8)  (947 280)  (947 280)  LC_4 Logic Functioning bit
 (38 8)  (948 280)  (948 280)  LC_4 Logic Functioning bit
 (39 8)  (949 280)  (949 280)  LC_4 Logic Functioning bit
 (45 8)  (955 280)  (955 280)  LC_4 Logic Functioning bit
 (14 9)  (924 281)  (924 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (15 9)  (925 281)  (925 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (16 9)  (926 281)  (926 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (17 9)  (927 281)  (927 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (931 281)  (931 281)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g2_3
 (28 9)  (938 281)  (938 281)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 281)  (939 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 281)  (940 281)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (946 281)  (946 281)  LC_4 Logic Functioning bit
 (38 9)  (948 281)  (948 281)  LC_4 Logic Functioning bit
 (40 9)  (950 281)  (950 281)  LC_4 Logic Functioning bit
 (42 9)  (952 281)  (952 281)  LC_4 Logic Functioning bit
 (44 9)  (954 281)  (954 281)  LC_4 Logic Functioning bit
 (14 10)  (924 282)  (924 282)  routing T_17_17.sp4_h_r_36 <X> T_17_17.lc_trk_g2_4
 (15 11)  (925 283)  (925 283)  routing T_17_17.sp4_h_r_36 <X> T_17_17.lc_trk_g2_4
 (16 11)  (926 283)  (926 283)  routing T_17_17.sp4_h_r_36 <X> T_17_17.lc_trk_g2_4
 (17 11)  (927 283)  (927 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (910 286)  (910 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 286)  (911 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (911 287)  (911 287)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (3 0)  (967 272)  (967 272)  routing T_18_17.sp12_v_t_23 <X> T_18_17.sp12_v_b_0


RAM_Tile_19_17

 (3 0)  (1021 272)  (1021 272)  routing T_19_17.sp12_v_t_23 <X> T_19_17.sp12_v_b_0


LogicTile_7_16

 (3 8)  (369 264)  (369 264)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1
 (3 9)  (369 265)  (369 265)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1


LogicTile_8_16

 (14 3)  (434 259)  (434 259)  routing T_8_16.sp4_r_v_b_28 <X> T_8_16.lc_trk_g0_4
 (17 3)  (437 259)  (437 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 10)  (451 266)  (451 266)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (460 266)  (460 266)  LC_5 Logic Functioning bit
 (41 10)  (461 266)  (461 266)  LC_5 Logic Functioning bit
 (42 10)  (462 266)  (462 266)  LC_5 Logic Functioning bit
 (43 10)  (463 266)  (463 266)  LC_5 Logic Functioning bit
 (47 10)  (467 266)  (467 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (460 267)  (460 267)  LC_5 Logic Functioning bit
 (41 11)  (461 267)  (461 267)  LC_5 Logic Functioning bit
 (42 11)  (462 267)  (462 267)  LC_5 Logic Functioning bit
 (43 11)  (463 267)  (463 267)  LC_5 Logic Functioning bit


LogicTile_12_16

 (1 3)  (637 259)  (637 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_13_16

 (11 0)  (705 256)  (705 256)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_b_2
 (25 0)  (719 256)  (719 256)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g0_2
 (22 1)  (716 257)  (716 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (694 258)  (694 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (695 258)  (695 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (696 258)  (696 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 258)  (708 258)  routing T_13_16.bnr_op_4 <X> T_13_16.lc_trk_g0_4
 (0 3)  (694 259)  (694 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (708 259)  (708 259)  routing T_13_16.bnr_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (711 259)  (711 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 4)  (720 260)  (720 260)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (722 260)  (722 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 260)  (723 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 260)  (724 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 260)  (726 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 260)  (727 260)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 260)  (730 260)  LC_2 Logic Functioning bit
 (38 4)  (732 260)  (732 260)  LC_2 Logic Functioning bit
 (42 4)  (736 260)  (736 260)  LC_2 Logic Functioning bit
 (43 4)  (737 260)  (737 260)  LC_2 Logic Functioning bit
 (45 4)  (739 260)  (739 260)  LC_2 Logic Functioning bit
 (29 5)  (723 261)  (723 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 261)  (726 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (729 261)  (729 261)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.input_2_2
 (42 5)  (736 261)  (736 261)  LC_2 Logic Functioning bit
 (43 5)  (737 261)  (737 261)  LC_2 Logic Functioning bit
 (15 8)  (709 264)  (709 264)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (711 264)  (711 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (712 264)  (712 264)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g2_1
 (15 10)  (709 266)  (709 266)  routing T_13_16.sp12_v_t_2 <X> T_13_16.lc_trk_g2_5
 (17 10)  (711 266)  (711 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (712 266)  (712 266)  routing T_13_16.sp12_v_t_2 <X> T_13_16.lc_trk_g2_5
 (18 11)  (712 267)  (712 267)  routing T_13_16.sp12_v_t_2 <X> T_13_16.lc_trk_g2_5
 (0 14)  (694 270)  (694 270)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 270)  (695 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (694 271)  (694 271)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (0 2)  (748 258)  (748 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (749 258)  (749 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (750 258)  (750 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (773 258)  (773 258)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g0_6
 (29 2)  (777 258)  (777 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 258)  (778 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 258)  (780 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 258)  (781 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (785 258)  (785 258)  LC_1 Logic Functioning bit
 (38 2)  (786 258)  (786 258)  LC_1 Logic Functioning bit
 (41 2)  (789 258)  (789 258)  LC_1 Logic Functioning bit
 (0 3)  (748 259)  (748 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (22 3)  (770 259)  (770 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (773 259)  (773 259)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (774 259)  (774 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 259)  (775 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 259)  (776 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 259)  (777 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 259)  (778 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (780 259)  (780 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (781 259)  (781 259)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_1
 (39 3)  (787 259)  (787 259)  LC_1 Logic Functioning bit
 (40 3)  (788 259)  (788 259)  LC_1 Logic Functioning bit
 (36 4)  (784 260)  (784 260)  LC_2 Logic Functioning bit
 (37 4)  (785 260)  (785 260)  LC_2 Logic Functioning bit
 (38 4)  (786 260)  (786 260)  LC_2 Logic Functioning bit
 (41 4)  (789 260)  (789 260)  LC_2 Logic Functioning bit
 (42 4)  (790 260)  (790 260)  LC_2 Logic Functioning bit
 (43 4)  (791 260)  (791 260)  LC_2 Logic Functioning bit
 (46 4)  (794 260)  (794 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (798 260)  (798 260)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (752 261)  (752 261)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_r_3
 (14 5)  (762 261)  (762 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (15 5)  (763 261)  (763 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (765 261)  (765 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (775 261)  (775 261)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 261)  (776 261)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 261)  (777 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (784 261)  (784 261)  LC_2 Logic Functioning bit
 (37 5)  (785 261)  (785 261)  LC_2 Logic Functioning bit
 (39 5)  (787 261)  (787 261)  LC_2 Logic Functioning bit
 (40 5)  (788 261)  (788 261)  LC_2 Logic Functioning bit
 (42 5)  (790 261)  (790 261)  LC_2 Logic Functioning bit
 (43 5)  (791 261)  (791 261)  LC_2 Logic Functioning bit
 (2 6)  (750 262)  (750 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (21 6)  (769 262)  (769 262)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g1_7
 (22 6)  (770 262)  (770 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 7)  (770 263)  (770 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (772 263)  (772 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (773 263)  (773 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (14 8)  (762 264)  (762 264)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (15 8)  (763 264)  (763 264)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g2_1
 (17 8)  (765 264)  (765 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (766 264)  (766 264)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g2_1
 (26 8)  (774 264)  (774 264)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 264)  (775 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 264)  (777 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 264)  (778 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 264)  (780 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 264)  (782 264)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (788 264)  (788 264)  LC_4 Logic Functioning bit
 (42 8)  (790 264)  (790 264)  LC_4 Logic Functioning bit
 (15 9)  (763 265)  (763 265)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (17 9)  (765 265)  (765 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (774 265)  (774 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 265)  (775 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 265)  (777 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 265)  (778 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 10)  (776 266)  (776 266)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 266)  (777 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 266)  (779 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 266)  (780 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 266)  (782 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (26 11)  (774 267)  (774 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (775 267)  (775 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 267)  (776 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 267)  (777 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (779 267)  (779 267)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (780 267)  (780 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (781 267)  (781 267)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_5
 (36 11)  (784 267)  (784 267)  LC_5 Logic Functioning bit
 (15 12)  (763 268)  (763 268)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g3_1
 (16 12)  (764 268)  (764 268)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g3_1
 (17 12)  (765 268)  (765 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (766 268)  (766 268)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g3_1
 (22 12)  (770 268)  (770 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (772 268)  (772 268)  routing T_14_16.tnr_op_3 <X> T_14_16.lc_trk_g3_3
 (28 12)  (776 268)  (776 268)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 268)  (777 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 268)  (780 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 268)  (781 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 268)  (782 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 268)  (783 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (41 12)  (789 268)  (789 268)  LC_6 Logic Functioning bit
 (4 13)  (752 269)  (752 269)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_r_9
 (18 13)  (766 269)  (766 269)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g3_1
 (22 13)  (770 269)  (770 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (772 269)  (772 269)  routing T_14_16.tnr_op_2 <X> T_14_16.lc_trk_g3_2
 (28 13)  (776 269)  (776 269)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 269)  (777 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 269)  (779 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 269)  (780 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (783 269)  (783 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (27 14)  (775 270)  (775 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 270)  (776 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 270)  (777 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 270)  (779 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 270)  (780 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 270)  (782 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (787 270)  (787 270)  LC_7 Logic Functioning bit
 (42 14)  (790 270)  (790 270)  LC_7 Logic Functioning bit
 (45 14)  (793 270)  (793 270)  LC_7 Logic Functioning bit
 (50 14)  (798 270)  (798 270)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (778 271)  (778 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 271)  (779 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (39 15)  (787 271)  (787 271)  LC_7 Logic Functioning bit
 (42 15)  (790 271)  (790 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (15 0)  (817 256)  (817 256)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (819 256)  (819 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (823 256)  (823 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (824 256)  (824 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (830 256)  (830 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 256)  (831 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 256)  (832 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 256)  (834 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 256)  (835 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (842 256)  (842 256)  LC_0 Logic Functioning bit
 (14 1)  (816 257)  (816 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (15 1)  (817 257)  (817 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (16 1)  (818 257)  (818 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (819 257)  (819 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (824 257)  (824 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (826 257)  (826 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (827 257)  (827 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (29 1)  (831 257)  (831 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (833 257)  (833 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 257)  (834 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (835 257)  (835 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_0
 (35 1)  (837 257)  (837 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_0
 (51 1)  (853 257)  (853 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (855 257)  (855 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (802 258)  (802 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (803 258)  (803 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (804 258)  (804 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (829 258)  (829 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (830 258)  (830 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 258)  (831 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 258)  (834 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (840 258)  (840 258)  LC_1 Logic Functioning bit
 (41 2)  (843 258)  (843 258)  LC_1 Logic Functioning bit
 (43 2)  (845 258)  (845 258)  LC_1 Logic Functioning bit
 (45 2)  (847 258)  (847 258)  LC_1 Logic Functioning bit
 (50 2)  (852 258)  (852 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (854 258)  (854 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (802 259)  (802 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (15 3)  (817 259)  (817 259)  routing T_15_16.bot_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (819 259)  (819 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (824 259)  (824 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (827 259)  (827 259)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g0_6
 (27 3)  (829 259)  (829 259)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 259)  (831 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 259)  (833 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (839 259)  (839 259)  LC_1 Logic Functioning bit
 (39 3)  (841 259)  (841 259)  LC_1 Logic Functioning bit
 (51 3)  (853 259)  (853 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (828 260)  (828 260)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (831 260)  (831 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 260)  (833 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 260)  (834 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 260)  (835 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 260)  (836 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (842 260)  (842 260)  LC_2 Logic Functioning bit
 (42 4)  (844 260)  (844 260)  LC_2 Logic Functioning bit
 (14 5)  (816 261)  (816 261)  routing T_15_16.sp4_r_v_b_24 <X> T_15_16.lc_trk_g1_0
 (17 5)  (819 261)  (819 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (824 261)  (824 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (827 261)  (827 261)  routing T_15_16.sp4_r_v_b_26 <X> T_15_16.lc_trk_g1_2
 (26 5)  (828 261)  (828 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 261)  (830 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 261)  (831 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 261)  (832 261)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (833 261)  (833 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (839 261)  (839 261)  LC_2 Logic Functioning bit
 (39 5)  (841 261)  (841 261)  LC_2 Logic Functioning bit
 (40 5)  (842 261)  (842 261)  LC_2 Logic Functioning bit
 (42 5)  (844 261)  (844 261)  LC_2 Logic Functioning bit
 (14 6)  (816 262)  (816 262)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g1_4
 (26 6)  (828 262)  (828 262)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 262)  (831 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 262)  (832 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 262)  (833 262)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 262)  (834 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (840 262)  (840 262)  LC_3 Logic Functioning bit
 (41 6)  (843 262)  (843 262)  LC_3 Logic Functioning bit
 (45 6)  (847 262)  (847 262)  LC_3 Logic Functioning bit
 (50 6)  (852 262)  (852 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (855 262)  (855 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (819 263)  (819 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (828 263)  (828 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 263)  (829 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 263)  (830 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 263)  (831 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 263)  (832 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (843 263)  (843 263)  LC_3 Logic Functioning bit
 (21 8)  (823 264)  (823 264)  routing T_15_16.sp4_v_t_14 <X> T_15_16.lc_trk_g2_3
 (22 8)  (824 264)  (824 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (825 264)  (825 264)  routing T_15_16.sp4_v_t_14 <X> T_15_16.lc_trk_g2_3
 (26 8)  (828 264)  (828 264)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (829 264)  (829 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 264)  (831 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 264)  (833 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 264)  (834 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 264)  (836 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 264)  (838 264)  LC_4 Logic Functioning bit
 (43 8)  (845 264)  (845 264)  LC_4 Logic Functioning bit
 (45 8)  (847 264)  (847 264)  LC_4 Logic Functioning bit
 (17 9)  (819 265)  (819 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (824 265)  (824 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (825 265)  (825 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (826 265)  (826 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (29 9)  (831 265)  (831 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 265)  (834 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (835 265)  (835 265)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.input_2_4
 (36 9)  (838 265)  (838 265)  LC_4 Logic Functioning bit
 (38 9)  (840 265)  (840 265)  LC_4 Logic Functioning bit
 (43 9)  (845 265)  (845 265)  LC_4 Logic Functioning bit
 (4 10)  (806 266)  (806 266)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_v_t_43
 (6 10)  (808 266)  (808 266)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_v_t_43
 (14 10)  (816 266)  (816 266)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g2_4
 (16 10)  (818 266)  (818 266)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (17 10)  (819 266)  (819 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (820 266)  (820 266)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (21 10)  (823 266)  (823 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (824 266)  (824 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (828 266)  (828 266)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 266)  (830 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 266)  (831 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 266)  (832 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 266)  (833 266)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 266)  (834 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (840 266)  (840 266)  LC_5 Logic Functioning bit
 (5 11)  (807 267)  (807 267)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_v_t_43
 (17 11)  (819 267)  (819 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (820 267)  (820 267)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (22 11)  (824 267)  (824 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (829 267)  (829 267)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 267)  (830 267)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 267)  (831 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (834 267)  (834 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (836 267)  (836 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.input_2_5
 (35 11)  (837 267)  (837 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.input_2_5
 (9 12)  (811 268)  (811 268)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_r_10
 (17 12)  (819 268)  (819 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (820 268)  (820 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (26 12)  (828 268)  (828 268)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (831 268)  (831 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (833 268)  (833 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 268)  (834 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 268)  (835 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 268)  (838 268)  LC_6 Logic Functioning bit
 (37 12)  (839 268)  (839 268)  LC_6 Logic Functioning bit
 (39 12)  (841 268)  (841 268)  LC_6 Logic Functioning bit
 (40 12)  (842 268)  (842 268)  LC_6 Logic Functioning bit
 (41 12)  (843 268)  (843 268)  LC_6 Logic Functioning bit
 (42 12)  (844 268)  (844 268)  LC_6 Logic Functioning bit
 (43 12)  (845 268)  (845 268)  LC_6 Logic Functioning bit
 (45 12)  (847 268)  (847 268)  LC_6 Logic Functioning bit
 (50 12)  (852 268)  (852 268)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (855 268)  (855 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (819 269)  (819 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (828 269)  (828 269)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 269)  (831 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 269)  (833 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 269)  (838 269)  LC_6 Logic Functioning bit
 (37 13)  (839 269)  (839 269)  LC_6 Logic Functioning bit
 (38 13)  (840 269)  (840 269)  LC_6 Logic Functioning bit
 (41 13)  (843 269)  (843 269)  LC_6 Logic Functioning bit
 (42 13)  (844 269)  (844 269)  LC_6 Logic Functioning bit
 (43 13)  (845 269)  (845 269)  LC_6 Logic Functioning bit
 (25 14)  (827 270)  (827 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (28 14)  (830 270)  (830 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 270)  (831 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 270)  (832 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 270)  (833 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 270)  (834 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 270)  (835 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (839 270)  (839 270)  LC_7 Logic Functioning bit
 (39 14)  (841 270)  (841 270)  LC_7 Logic Functioning bit
 (40 14)  (842 270)  (842 270)  LC_7 Logic Functioning bit
 (42 14)  (844 270)  (844 270)  LC_7 Logic Functioning bit
 (17 15)  (819 271)  (819 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (824 271)  (824 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (829 271)  (829 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 271)  (830 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 271)  (831 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 271)  (832 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (838 271)  (838 271)  LC_7 Logic Functioning bit
 (38 15)  (840 271)  (840 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (21 0)  (877 256)  (877 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (878 256)  (878 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (880 256)  (880 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (0 2)  (856 258)  (856 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (857 258)  (857 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (858 258)  (858 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (884 258)  (884 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 258)  (885 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 258)  (886 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (887 258)  (887 258)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 258)  (888 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 258)  (889 258)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (894 258)  (894 258)  LC_1 Logic Functioning bit
 (0 3)  (856 259)  (856 259)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (26 3)  (882 259)  (882 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 259)  (883 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 259)  (885 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 259)  (886 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 259)  (888 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (891 259)  (891 259)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_1
 (15 4)  (871 260)  (871 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (873 260)  (873 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (874 260)  (874 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (27 4)  (883 260)  (883 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 260)  (885 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 260)  (886 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 260)  (887 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 260)  (888 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 260)  (889 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (45 4)  (901 260)  (901 260)  LC_2 Logic Functioning bit
 (46 4)  (902 260)  (902 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (904 260)  (904 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (906 260)  (906 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (878 261)  (878 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (879 261)  (879 261)  routing T_16_16.sp4_v_b_18 <X> T_16_16.lc_trk_g1_2
 (24 5)  (880 261)  (880 261)  routing T_16_16.sp4_v_b_18 <X> T_16_16.lc_trk_g1_2
 (28 5)  (884 261)  (884 261)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 261)  (885 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 261)  (887 261)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (896 261)  (896 261)  LC_2 Logic Functioning bit
 (51 5)  (907 261)  (907 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (908 261)  (908 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (11 6)  (867 262)  (867 262)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_40
 (25 6)  (881 262)  (881 262)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g1_6
 (12 7)  (868 263)  (868 263)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_40
 (15 7)  (871 263)  (871 263)  routing T_16_16.sp4_v_t_9 <X> T_16_16.lc_trk_g1_4
 (16 7)  (872 263)  (872 263)  routing T_16_16.sp4_v_t_9 <X> T_16_16.lc_trk_g1_4
 (17 7)  (873 263)  (873 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (878 263)  (878 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (879 263)  (879 263)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g1_6
 (25 7)  (881 263)  (881 263)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g1_6
 (14 8)  (870 264)  (870 264)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (22 8)  (878 264)  (878 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (879 264)  (879 264)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (24 8)  (880 264)  (880 264)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (25 8)  (881 264)  (881 264)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g2_2
 (27 8)  (883 264)  (883 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 264)  (884 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 264)  (885 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 264)  (888 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 264)  (889 264)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (898 264)  (898 264)  LC_4 Logic Functioning bit
 (16 9)  (872 265)  (872 265)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (17 9)  (873 265)  (873 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (877 265)  (877 265)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (22 9)  (878 265)  (878 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (883 265)  (883 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 265)  (884 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 265)  (885 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 265)  (886 265)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (887 265)  (887 265)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 265)  (888 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (890 265)  (890 265)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.input_2_4
 (41 9)  (897 265)  (897 265)  LC_4 Logic Functioning bit
 (14 10)  (870 266)  (870 266)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (21 10)  (877 266)  (877 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (878 266)  (878 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (882 266)  (882 266)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (888 266)  (888 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 266)  (889 266)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 266)  (890 266)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (896 266)  (896 266)  LC_5 Logic Functioning bit
 (42 10)  (898 266)  (898 266)  LC_5 Logic Functioning bit
 (51 10)  (907 266)  (907 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (870 267)  (870 267)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (873 267)  (873 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (878 267)  (878 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (883 267)  (883 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 267)  (884 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 267)  (885 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (897 267)  (897 267)  LC_5 Logic Functioning bit
 (43 11)  (899 267)  (899 267)  LC_5 Logic Functioning bit
 (15 12)  (871 268)  (871 268)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g3_1
 (16 12)  (872 268)  (872 268)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g3_1
 (17 12)  (873 268)  (873 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (874 268)  (874 268)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g3_1
 (22 13)  (878 269)  (878 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (880 269)  (880 269)  routing T_16_16.tnl_op_2 <X> T_16_16.lc_trk_g3_2
 (25 13)  (881 269)  (881 269)  routing T_16_16.tnl_op_2 <X> T_16_16.lc_trk_g3_2
 (14 14)  (870 270)  (870 270)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (26 14)  (882 270)  (882 270)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (884 270)  (884 270)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 270)  (885 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 270)  (887 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 270)  (888 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 270)  (889 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (896 270)  (896 270)  LC_7 Logic Functioning bit
 (42 14)  (898 270)  (898 270)  LC_7 Logic Functioning bit
 (15 15)  (871 271)  (871 271)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (17 15)  (873 271)  (873 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (882 271)  (882 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 271)  (883 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 271)  (885 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 271)  (886 271)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (893 271)  (893 271)  LC_7 Logic Functioning bit
 (39 15)  (895 271)  (895 271)  LC_7 Logic Functioning bit
 (40 15)  (896 271)  (896 271)  LC_7 Logic Functioning bit
 (42 15)  (898 271)  (898 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (0 2)  (910 258)  (910 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (911 258)  (911 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (912 258)  (912 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (924 258)  (924 258)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (0 3)  (910 259)  (910 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (15 3)  (925 259)  (925 259)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (927 259)  (927 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 6)  (924 262)  (924 262)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g1_4
 (17 7)  (927 263)  (927 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (4 8)  (914 264)  (914 264)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_6
 (25 8)  (935 264)  (935 264)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g2_2
 (27 8)  (937 264)  (937 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 264)  (939 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 264)  (940 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 264)  (942 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 264)  (943 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 264)  (944 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 264)  (945 264)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.input_2_4
 (37 8)  (947 264)  (947 264)  LC_4 Logic Functioning bit
 (41 8)  (951 264)  (951 264)  LC_4 Logic Functioning bit
 (42 8)  (952 264)  (952 264)  LC_4 Logic Functioning bit
 (43 8)  (953 264)  (953 264)  LC_4 Logic Functioning bit
 (45 8)  (955 264)  (955 264)  LC_4 Logic Functioning bit
 (46 8)  (956 264)  (956 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (915 265)  (915 265)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_6
 (22 9)  (932 265)  (932 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (933 265)  (933 265)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g2_2
 (24 9)  (934 265)  (934 265)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g2_2
 (26 9)  (936 265)  (936 265)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 265)  (938 265)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 265)  (939 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (942 265)  (942 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (947 265)  (947 265)  LC_4 Logic Functioning bit
 (39 9)  (949 265)  (949 265)  LC_4 Logic Functioning bit
 (41 9)  (951 265)  (951 265)  LC_4 Logic Functioning bit
 (43 9)  (953 265)  (953 265)  LC_4 Logic Functioning bit
 (14 12)  (924 268)  (924 268)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g3_0
 (14 13)  (924 269)  (924 269)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g3_0
 (16 13)  (926 269)  (926 269)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g3_0
 (17 13)  (927 269)  (927 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (910 270)  (910 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 270)  (911 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_19_16

 (4 4)  (1022 260)  (1022 260)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_3
 (6 4)  (1024 260)  (1024 260)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_3
 (5 5)  (1023 261)  (1023 261)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_3


DSP_Tile_0_15



LogicTile_1_15



LogicTile_2_15



LogicTile_3_15



LogicTile_4_15



LogicTile_5_15



RAM_Tile_6_15



LogicTile_7_15



LogicTile_8_15



LogicTile_9_15

 (21 0)  (495 240)  (495 240)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g0_3
 (22 0)  (496 240)  (496 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (501 240)  (501 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 240)  (502 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 240)  (503 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 240)  (506 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (509 240)  (509 240)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (36 0)  (510 240)  (510 240)  LC_0 Logic Functioning bit
 (39 0)  (513 240)  (513 240)  LC_0 Logic Functioning bit
 (41 0)  (515 240)  (515 240)  LC_0 Logic Functioning bit
 (42 0)  (516 240)  (516 240)  LC_0 Logic Functioning bit
 (44 0)  (518 240)  (518 240)  LC_0 Logic Functioning bit
 (45 0)  (519 240)  (519 240)  LC_0 Logic Functioning bit
 (32 1)  (506 241)  (506 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (507 241)  (507 241)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (35 1)  (509 241)  (509 241)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (36 1)  (510 241)  (510 241)  LC_0 Logic Functioning bit
 (39 1)  (513 241)  (513 241)  LC_0 Logic Functioning bit
 (41 1)  (515 241)  (515 241)  LC_0 Logic Functioning bit
 (42 1)  (516 241)  (516 241)  LC_0 Logic Functioning bit
 (49 1)  (523 241)  (523 241)  Carry_In_Mux bit 

 (0 2)  (474 242)  (474 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (475 242)  (475 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (476 242)  (476 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (491 242)  (491 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (492 242)  (492 242)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g0_5
 (28 2)  (502 242)  (502 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 242)  (503 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 242)  (504 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 242)  (506 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 242)  (510 242)  LC_1 Logic Functioning bit
 (39 2)  (513 242)  (513 242)  LC_1 Logic Functioning bit
 (41 2)  (515 242)  (515 242)  LC_1 Logic Functioning bit
 (42 2)  (516 242)  (516 242)  LC_1 Logic Functioning bit
 (44 2)  (518 242)  (518 242)  LC_1 Logic Functioning bit
 (45 2)  (519 242)  (519 242)  LC_1 Logic Functioning bit
 (0 3)  (474 243)  (474 243)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (30 3)  (504 243)  (504 243)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (506 243)  (506 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (507 243)  (507 243)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.input_2_1
 (36 3)  (510 243)  (510 243)  LC_1 Logic Functioning bit
 (39 3)  (513 243)  (513 243)  LC_1 Logic Functioning bit
 (41 3)  (515 243)  (515 243)  LC_1 Logic Functioning bit
 (42 3)  (516 243)  (516 243)  LC_1 Logic Functioning bit
 (25 4)  (499 244)  (499 244)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g1_2
 (27 4)  (501 244)  (501 244)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 244)  (503 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 244)  (506 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (509 244)  (509 244)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_2
 (36 4)  (510 244)  (510 244)  LC_2 Logic Functioning bit
 (39 4)  (513 244)  (513 244)  LC_2 Logic Functioning bit
 (41 4)  (515 244)  (515 244)  LC_2 Logic Functioning bit
 (42 4)  (516 244)  (516 244)  LC_2 Logic Functioning bit
 (44 4)  (518 244)  (518 244)  LC_2 Logic Functioning bit
 (45 4)  (519 244)  (519 244)  LC_2 Logic Functioning bit
 (22 5)  (496 245)  (496 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (504 245)  (504 245)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 245)  (506 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (507 245)  (507 245)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_2
 (35 5)  (509 245)  (509 245)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_2
 (36 5)  (510 245)  (510 245)  LC_2 Logic Functioning bit
 (39 5)  (513 245)  (513 245)  LC_2 Logic Functioning bit
 (41 5)  (515 245)  (515 245)  LC_2 Logic Functioning bit
 (42 5)  (516 245)  (516 245)  LC_2 Logic Functioning bit
 (17 6)  (491 246)  (491 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (492 246)  (492 246)  routing T_9_15.bnr_op_5 <X> T_9_15.lc_trk_g1_5
 (28 6)  (502 246)  (502 246)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 246)  (503 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 246)  (504 246)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 246)  (506 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 246)  (510 246)  LC_3 Logic Functioning bit
 (39 6)  (513 246)  (513 246)  LC_3 Logic Functioning bit
 (41 6)  (515 246)  (515 246)  LC_3 Logic Functioning bit
 (42 6)  (516 246)  (516 246)  LC_3 Logic Functioning bit
 (44 6)  (518 246)  (518 246)  LC_3 Logic Functioning bit
 (45 6)  (519 246)  (519 246)  LC_3 Logic Functioning bit
 (18 7)  (492 247)  (492 247)  routing T_9_15.bnr_op_5 <X> T_9_15.lc_trk_g1_5
 (30 7)  (504 247)  (504 247)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (506 247)  (506 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 247)  (509 247)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_3
 (36 7)  (510 247)  (510 247)  LC_3 Logic Functioning bit
 (39 7)  (513 247)  (513 247)  LC_3 Logic Functioning bit
 (41 7)  (515 247)  (515 247)  LC_3 Logic Functioning bit
 (42 7)  (516 247)  (516 247)  LC_3 Logic Functioning bit
 (17 8)  (491 248)  (491 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 248)  (492 248)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g2_1
 (27 8)  (501 248)  (501 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 248)  (502 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 248)  (503 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 248)  (504 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 248)  (506 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 248)  (509 248)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_4
 (36 8)  (510 248)  (510 248)  LC_4 Logic Functioning bit
 (39 8)  (513 248)  (513 248)  LC_4 Logic Functioning bit
 (41 8)  (515 248)  (515 248)  LC_4 Logic Functioning bit
 (42 8)  (516 248)  (516 248)  LC_4 Logic Functioning bit
 (44 8)  (518 248)  (518 248)  LC_4 Logic Functioning bit
 (45 8)  (519 248)  (519 248)  LC_4 Logic Functioning bit
 (32 9)  (506 249)  (506 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (507 249)  (507 249)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_4
 (35 9)  (509 249)  (509 249)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_4
 (36 9)  (510 249)  (510 249)  LC_4 Logic Functioning bit
 (39 9)  (513 249)  (513 249)  LC_4 Logic Functioning bit
 (41 9)  (515 249)  (515 249)  LC_4 Logic Functioning bit
 (42 9)  (516 249)  (516 249)  LC_4 Logic Functioning bit
 (25 10)  (499 250)  (499 250)  routing T_9_15.sp4_v_b_38 <X> T_9_15.lc_trk_g2_6
 (28 10)  (502 250)  (502 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 250)  (503 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 250)  (504 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 250)  (506 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 250)  (509 250)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.input_2_5
 (36 10)  (510 250)  (510 250)  LC_5 Logic Functioning bit
 (39 10)  (513 250)  (513 250)  LC_5 Logic Functioning bit
 (41 10)  (515 250)  (515 250)  LC_5 Logic Functioning bit
 (42 10)  (516 250)  (516 250)  LC_5 Logic Functioning bit
 (44 10)  (518 250)  (518 250)  LC_5 Logic Functioning bit
 (45 10)  (519 250)  (519 250)  LC_5 Logic Functioning bit
 (22 11)  (496 251)  (496 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (497 251)  (497 251)  routing T_9_15.sp4_v_b_38 <X> T_9_15.lc_trk_g2_6
 (25 11)  (499 251)  (499 251)  routing T_9_15.sp4_v_b_38 <X> T_9_15.lc_trk_g2_6
 (30 11)  (504 251)  (504 251)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 251)  (506 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (510 251)  (510 251)  LC_5 Logic Functioning bit
 (39 11)  (513 251)  (513 251)  LC_5 Logic Functioning bit
 (41 11)  (515 251)  (515 251)  LC_5 Logic Functioning bit
 (42 11)  (516 251)  (516 251)  LC_5 Logic Functioning bit
 (14 12)  (488 252)  (488 252)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g3_0
 (27 12)  (501 252)  (501 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 252)  (502 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 252)  (503 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 252)  (504 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 252)  (506 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 252)  (510 252)  LC_6 Logic Functioning bit
 (38 12)  (512 252)  (512 252)  LC_6 Logic Functioning bit
 (40 12)  (514 252)  (514 252)  LC_6 Logic Functioning bit
 (42 12)  (516 252)  (516 252)  LC_6 Logic Functioning bit
 (45 12)  (519 252)  (519 252)  LC_6 Logic Functioning bit
 (17 13)  (491 253)  (491 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (504 253)  (504 253)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (510 253)  (510 253)  LC_6 Logic Functioning bit
 (38 13)  (512 253)  (512 253)  LC_6 Logic Functioning bit
 (40 13)  (514 253)  (514 253)  LC_6 Logic Functioning bit
 (42 13)  (516 253)  (516 253)  LC_6 Logic Functioning bit
 (1 14)  (475 254)  (475 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (488 254)  (488 254)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g3_4
 (25 14)  (499 254)  (499 254)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g3_6
 (0 15)  (474 255)  (474 255)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (475 255)  (475 255)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (491 255)  (491 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (496 255)  (496 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_15

 (0 2)  (528 242)  (528 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (529 242)  (529 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (530 242)  (530 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 243)  (528 243)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (15 6)  (543 246)  (543 246)  routing T_10_15.bot_op_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (545 246)  (545 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 12)  (559 252)  (559 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 252)  (560 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 252)  (561 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 252)  (562 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (568 252)  (568 252)  LC_6 Logic Functioning bit
 (41 12)  (569 252)  (569 252)  LC_6 Logic Functioning bit
 (42 12)  (570 252)  (570 252)  LC_6 Logic Functioning bit
 (43 12)  (571 252)  (571 252)  LC_6 Logic Functioning bit
 (45 12)  (573 252)  (573 252)  LC_6 Logic Functioning bit
 (31 13)  (559 253)  (559 253)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (568 253)  (568 253)  LC_6 Logic Functioning bit
 (41 13)  (569 253)  (569 253)  LC_6 Logic Functioning bit
 (42 13)  (570 253)  (570 253)  LC_6 Logic Functioning bit
 (43 13)  (571 253)  (571 253)  LC_6 Logic Functioning bit
 (1 14)  (529 254)  (529 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (553 254)  (553 254)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g3_6
 (0 15)  (528 255)  (528 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (529 255)  (529 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (550 255)  (550 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_15



LogicTile_12_15



LogicTile_13_15

 (17 0)  (711 240)  (711 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (712 240)  (712 240)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g0_1
 (21 0)  (715 240)  (715 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (716 240)  (716 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (716 241)  (716 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (718 241)  (718 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (25 1)  (719 241)  (719 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (720 242)  (720 242)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (723 242)  (723 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 242)  (725 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 242)  (726 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 242)  (728 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 242)  (730 242)  LC_1 Logic Functioning bit
 (38 2)  (732 242)  (732 242)  LC_1 Logic Functioning bit
 (41 2)  (735 242)  (735 242)  LC_1 Logic Functioning bit
 (43 2)  (737 242)  (737 242)  LC_1 Logic Functioning bit
 (45 2)  (739 242)  (739 242)  LC_1 Logic Functioning bit
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (27 3)  (721 243)  (721 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 243)  (722 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 243)  (723 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 243)  (724 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (731 243)  (731 243)  LC_1 Logic Functioning bit
 (39 3)  (733 243)  (733 243)  LC_1 Logic Functioning bit
 (41 3)  (735 243)  (735 243)  LC_1 Logic Functioning bit
 (43 3)  (737 243)  (737 243)  LC_1 Logic Functioning bit
 (0 4)  (694 244)  (694 244)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 4)  (695 244)  (695 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (719 244)  (719 244)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g1_2
 (1 5)  (695 245)  (695 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (4 5)  (698 245)  (698 245)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_r_3
 (22 5)  (716 245)  (716 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (717 245)  (717 245)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g1_2
 (14 6)  (708 246)  (708 246)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g1_4
 (15 6)  (709 246)  (709 246)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g1_5
 (16 6)  (710 246)  (710 246)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g1_5
 (17 6)  (711 246)  (711 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (712 246)  (712 246)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g1_5
 (26 6)  (720 246)  (720 246)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 246)  (721 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 246)  (723 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 246)  (724 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (725 246)  (725 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 246)  (726 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 246)  (727 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 246)  (730 246)  LC_3 Logic Functioning bit
 (38 6)  (732 246)  (732 246)  LC_3 Logic Functioning bit
 (45 6)  (739 246)  (739 246)  LC_3 Logic Functioning bit
 (17 7)  (711 247)  (711 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (721 247)  (721 247)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 247)  (723 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 247)  (725 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 247)  (730 247)  LC_3 Logic Functioning bit
 (37 7)  (731 247)  (731 247)  LC_3 Logic Functioning bit
 (38 7)  (732 247)  (732 247)  LC_3 Logic Functioning bit
 (39 7)  (733 247)  (733 247)  LC_3 Logic Functioning bit
 (40 7)  (734 247)  (734 247)  LC_3 Logic Functioning bit
 (42 7)  (736 247)  (736 247)  LC_3 Logic Functioning bit
 (26 8)  (720 248)  (720 248)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 248)  (721 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 248)  (722 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 248)  (723 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 248)  (724 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 248)  (726 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 248)  (728 248)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 248)  (730 248)  LC_4 Logic Functioning bit
 (38 8)  (732 248)  (732 248)  LC_4 Logic Functioning bit
 (45 8)  (739 248)  (739 248)  LC_4 Logic Functioning bit
 (22 9)  (716 249)  (716 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (718 249)  (718 249)  routing T_13_15.tnr_op_2 <X> T_13_15.lc_trk_g2_2
 (27 9)  (721 249)  (721 249)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 249)  (723 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 249)  (724 249)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (725 249)  (725 249)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 249)  (730 249)  LC_4 Logic Functioning bit
 (37 9)  (731 249)  (731 249)  LC_4 Logic Functioning bit
 (38 9)  (732 249)  (732 249)  LC_4 Logic Functioning bit
 (39 9)  (733 249)  (733 249)  LC_4 Logic Functioning bit
 (41 9)  (735 249)  (735 249)  LC_4 Logic Functioning bit
 (43 9)  (737 249)  (737 249)  LC_4 Logic Functioning bit
 (27 10)  (721 250)  (721 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 250)  (723 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 250)  (724 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 250)  (725 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 250)  (726 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 250)  (727 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 250)  (730 250)  LC_5 Logic Functioning bit
 (38 10)  (732 250)  (732 250)  LC_5 Logic Functioning bit
 (45 10)  (739 250)  (739 250)  LC_5 Logic Functioning bit
 (16 11)  (710 251)  (710 251)  routing T_13_15.sp12_v_b_12 <X> T_13_15.lc_trk_g2_4
 (17 11)  (711 251)  (711 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (716 251)  (716 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (717 251)  (717 251)  routing T_13_15.sp12_v_b_14 <X> T_13_15.lc_trk_g2_6
 (26 11)  (720 251)  (720 251)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 251)  (723 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (730 251)  (730 251)  LC_5 Logic Functioning bit
 (37 11)  (731 251)  (731 251)  LC_5 Logic Functioning bit
 (38 11)  (732 251)  (732 251)  LC_5 Logic Functioning bit
 (39 11)  (733 251)  (733 251)  LC_5 Logic Functioning bit
 (40 11)  (734 251)  (734 251)  LC_5 Logic Functioning bit
 (42 11)  (736 251)  (736 251)  LC_5 Logic Functioning bit
 (25 12)  (719 252)  (719 252)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g3_2
 (26 12)  (720 252)  (720 252)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 252)  (723 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 252)  (726 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 252)  (727 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 252)  (728 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 252)  (730 252)  LC_6 Logic Functioning bit
 (38 12)  (732 252)  (732 252)  LC_6 Logic Functioning bit
 (45 12)  (739 252)  (739 252)  LC_6 Logic Functioning bit
 (22 13)  (716 253)  (716 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (718 253)  (718 253)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g3_2
 (25 13)  (719 253)  (719 253)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g3_2
 (27 13)  (721 253)  (721 253)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 253)  (723 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 253)  (725 253)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (730 253)  (730 253)  LC_6 Logic Functioning bit
 (37 13)  (731 253)  (731 253)  LC_6 Logic Functioning bit
 (38 13)  (732 253)  (732 253)  LC_6 Logic Functioning bit
 (39 13)  (733 253)  (733 253)  LC_6 Logic Functioning bit
 (41 13)  (735 253)  (735 253)  LC_6 Logic Functioning bit
 (43 13)  (737 253)  (737 253)  LC_6 Logic Functioning bit
 (0 14)  (694 254)  (694 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 254)  (695 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (708 254)  (708 254)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g3_4
 (25 14)  (719 254)  (719 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (0 15)  (694 255)  (694 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 255)  (701 255)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (708 255)  (708 255)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g3_4
 (15 15)  (709 255)  (709 255)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g3_4
 (17 15)  (711 255)  (711 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (716 255)  (716 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_15

 (15 8)  (763 248)  (763 248)  routing T_14_15.tnr_op_1 <X> T_14_15.lc_trk_g2_1
 (17 8)  (765 248)  (765 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (28 8)  (776 248)  (776 248)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 248)  (777 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (779 248)  (779 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 248)  (780 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 248)  (781 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 248)  (782 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (785 248)  (785 248)  LC_4 Logic Functioning bit
 (39 8)  (787 248)  (787 248)  LC_4 Logic Functioning bit
 (46 8)  (794 248)  (794 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (799 248)  (799 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (763 249)  (763 249)  routing T_14_15.tnr_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (765 249)  (765 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (37 9)  (785 249)  (785 249)  LC_4 Logic Functioning bit
 (39 9)  (787 249)  (787 249)  LC_4 Logic Functioning bit
 (21 10)  (769 250)  (769 250)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g2_7
 (22 10)  (770 250)  (770 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (772 250)  (772 250)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g2_7
 (14 12)  (762 252)  (762 252)  routing T_14_15.bnl_op_0 <X> T_14_15.lc_trk_g3_0
 (27 12)  (775 252)  (775 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (776 252)  (776 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 252)  (777 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 252)  (779 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 252)  (780 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 252)  (781 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (785 252)  (785 252)  LC_6 Logic Functioning bit
 (39 12)  (787 252)  (787 252)  LC_6 Logic Functioning bit
 (40 12)  (788 252)  (788 252)  LC_6 Logic Functioning bit
 (42 12)  (790 252)  (790 252)  LC_6 Logic Functioning bit
 (7 13)  (755 253)  (755 253)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (762 253)  (762 253)  routing T_14_15.bnl_op_0 <X> T_14_15.lc_trk_g3_0
 (17 13)  (765 253)  (765 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (28 13)  (776 253)  (776 253)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 253)  (777 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 253)  (779 253)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (788 253)  (788 253)  LC_6 Logic Functioning bit
 (42 13)  (790 253)  (790 253)  LC_6 Logic Functioning bit
 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (774 254)  (774 254)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (32 14)  (780 254)  (780 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 254)  (781 254)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (785 254)  (785 254)  LC_7 Logic Functioning bit
 (38 14)  (786 254)  (786 254)  LC_7 Logic Functioning bit
 (41 14)  (789 254)  (789 254)  LC_7 Logic Functioning bit
 (14 15)  (762 255)  (762 255)  routing T_14_15.sp4_r_v_b_44 <X> T_14_15.lc_trk_g3_4
 (17 15)  (765 255)  (765 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (775 255)  (775 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 255)  (776 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 255)  (777 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (780 255)  (780 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (781 255)  (781 255)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.input_2_7
 (36 15)  (784 255)  (784 255)  LC_7 Logic Functioning bit
 (39 15)  (787 255)  (787 255)  LC_7 Logic Functioning bit
 (40 15)  (788 255)  (788 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (15 0)  (817 240)  (817 240)  routing T_15_15.bot_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (819 240)  (819 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (824 240)  (824 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (826 240)  (826 240)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g0_3
 (21 1)  (823 241)  (823 241)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g0_3
 (22 1)  (824 241)  (824 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (826 241)  (826 241)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g0_2
 (14 2)  (816 242)  (816 242)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (15 2)  (817 242)  (817 242)  routing T_15_15.bot_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (819 242)  (819 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (831 242)  (831 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 242)  (832 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 242)  (834 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 242)  (835 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 242)  (836 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (842 242)  (842 242)  LC_1 Logic Functioning bit
 (15 3)  (817 243)  (817 243)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (16 3)  (818 243)  (818 243)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (17 3)  (819 243)  (819 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (824 243)  (824 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (826 243)  (826 243)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g0_6
 (27 3)  (829 243)  (829 243)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 243)  (831 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (834 243)  (834 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (837 243)  (837 243)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.input_2_1
 (14 4)  (816 244)  (816 244)  routing T_15_15.bnr_op_0 <X> T_15_15.lc_trk_g1_0
 (15 4)  (817 244)  (817 244)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (819 244)  (819 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (824 244)  (824 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (826 244)  (826 244)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g1_3
 (26 4)  (828 244)  (828 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 244)  (829 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 244)  (831 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 244)  (833 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 244)  (834 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 244)  (836 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (14 5)  (816 245)  (816 245)  routing T_15_15.bnr_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (819 245)  (819 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (820 245)  (820 245)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g1_1
 (26 5)  (828 245)  (828 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 245)  (829 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 245)  (830 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 245)  (831 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 245)  (833 245)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (842 245)  (842 245)  LC_2 Logic Functioning bit
 (42 5)  (844 245)  (844 245)  LC_2 Logic Functioning bit
 (27 6)  (829 246)  (829 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 246)  (831 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 246)  (834 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (837 246)  (837 246)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.input_2_3
 (40 6)  (842 246)  (842 246)  LC_3 Logic Functioning bit
 (22 7)  (824 247)  (824 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (826 247)  (826 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (827 247)  (827 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (29 7)  (831 247)  (831 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 247)  (832 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 247)  (833 247)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 247)  (834 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (835 247)  (835 247)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.input_2_3
 (15 8)  (817 248)  (817 248)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g2_1
 (16 8)  (818 248)  (818 248)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g2_1
 (17 8)  (819 248)  (819 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (827 248)  (827 248)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g2_2
 (26 8)  (828 248)  (828 248)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (833 248)  (833 248)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 248)  (834 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (844 248)  (844 248)  LC_4 Logic Functioning bit
 (50 8)  (852 248)  (852 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (853 248)  (853 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (824 249)  (824 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (828 249)  (828 249)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 249)  (831 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (43 9)  (845 249)  (845 249)  LC_4 Logic Functioning bit
 (15 10)  (817 250)  (817 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (819 250)  (819 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (820 250)  (820 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (22 10)  (824 250)  (824 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (826 250)  (826 250)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g2_7
 (27 10)  (829 250)  (829 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 250)  (830 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 250)  (831 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 250)  (834 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 250)  (835 250)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 250)  (838 250)  LC_5 Logic Functioning bit
 (40 10)  (842 250)  (842 250)  LC_5 Logic Functioning bit
 (41 10)  (843 250)  (843 250)  LC_5 Logic Functioning bit
 (42 10)  (844 250)  (844 250)  LC_5 Logic Functioning bit
 (43 10)  (845 250)  (845 250)  LC_5 Logic Functioning bit
 (50 10)  (852 250)  (852 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (817 251)  (817 251)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g2_4
 (16 11)  (818 251)  (818 251)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g2_4
 (17 11)  (819 251)  (819 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (823 251)  (823 251)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g2_7
 (26 11)  (828 251)  (828 251)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 251)  (831 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 251)  (833 251)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (838 251)  (838 251)  LC_5 Logic Functioning bit
 (37 11)  (839 251)  (839 251)  LC_5 Logic Functioning bit
 (40 11)  (842 251)  (842 251)  LC_5 Logic Functioning bit
 (41 11)  (843 251)  (843 251)  LC_5 Logic Functioning bit
 (42 11)  (844 251)  (844 251)  LC_5 Logic Functioning bit
 (43 11)  (845 251)  (845 251)  LC_5 Logic Functioning bit
 (17 12)  (819 252)  (819 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (824 252)  (824 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (825 252)  (825 252)  routing T_15_15.sp4_h_r_27 <X> T_15_15.lc_trk_g3_3
 (24 12)  (826 252)  (826 252)  routing T_15_15.sp4_h_r_27 <X> T_15_15.lc_trk_g3_3
 (26 12)  (828 252)  (828 252)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (830 252)  (830 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 252)  (831 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (833 252)  (833 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 252)  (834 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 252)  (835 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (842 252)  (842 252)  LC_6 Logic Functioning bit
 (7 13)  (809 253)  (809 253)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (823 253)  (823 253)  routing T_15_15.sp4_h_r_27 <X> T_15_15.lc_trk_g3_3
 (27 13)  (829 253)  (829 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 253)  (830 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 253)  (831 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 253)  (833 253)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 253)  (834 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (835 253)  (835 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.input_2_6
 (34 13)  (836 253)  (836 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.input_2_6
 (35 13)  (837 253)  (837 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.input_2_6
 (7 14)  (809 254)  (809 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (818 254)  (818 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (17 14)  (819 254)  (819 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (820 254)  (820 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (22 14)  (824 254)  (824 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (829 254)  (829 254)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 254)  (831 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (833 254)  (833 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 254)  (834 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 254)  (835 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (43 14)  (845 254)  (845 254)  LC_7 Logic Functioning bit
 (50 14)  (852 254)  (852 254)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (853 254)  (853 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (820 255)  (820 255)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (21 15)  (823 255)  (823 255)  routing T_15_15.sp4_r_v_b_47 <X> T_15_15.lc_trk_g3_7
 (43 15)  (845 255)  (845 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (27 0)  (883 240)  (883 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 240)  (884 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 240)  (885 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 240)  (886 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (900 240)  (900 240)  LC_0 Logic Functioning bit
 (30 1)  (886 241)  (886 241)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (50 1)  (906 241)  (906 241)  Carry_In_Mux bit 

 (0 2)  (856 242)  (856 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (857 242)  (857 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (858 242)  (858 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (871 242)  (871 242)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (873 242)  (873 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (874 242)  (874 242)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g0_5
 (21 2)  (877 242)  (877 242)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g0_7
 (22 2)  (878 242)  (878 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (879 242)  (879 242)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g0_7
 (27 2)  (883 242)  (883 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 242)  (884 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 242)  (885 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 242)  (886 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 242)  (888 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (891 242)  (891 242)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (36 2)  (892 242)  (892 242)  LC_1 Logic Functioning bit
 (39 2)  (895 242)  (895 242)  LC_1 Logic Functioning bit
 (41 2)  (897 242)  (897 242)  LC_1 Logic Functioning bit
 (42 2)  (898 242)  (898 242)  LC_1 Logic Functioning bit
 (44 2)  (900 242)  (900 242)  LC_1 Logic Functioning bit
 (0 3)  (856 243)  (856 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (21 3)  (877 243)  (877 243)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g0_7
 (32 3)  (888 243)  (888 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (891 243)  (891 243)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (36 3)  (892 243)  (892 243)  LC_1 Logic Functioning bit
 (39 3)  (895 243)  (895 243)  LC_1 Logic Functioning bit
 (41 3)  (897 243)  (897 243)  LC_1 Logic Functioning bit
 (42 3)  (898 243)  (898 243)  LC_1 Logic Functioning bit
 (0 4)  (856 244)  (856 244)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 4)  (857 244)  (857 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (883 244)  (883 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (884 244)  (884 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 244)  (885 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 244)  (888 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (891 244)  (891 244)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_2
 (36 4)  (892 244)  (892 244)  LC_2 Logic Functioning bit
 (39 4)  (895 244)  (895 244)  LC_2 Logic Functioning bit
 (41 4)  (897 244)  (897 244)  LC_2 Logic Functioning bit
 (42 4)  (898 244)  (898 244)  LC_2 Logic Functioning bit
 (44 4)  (900 244)  (900 244)  LC_2 Logic Functioning bit
 (1 5)  (857 245)  (857 245)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (30 5)  (886 245)  (886 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 245)  (888 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (890 245)  (890 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_2
 (35 5)  (891 245)  (891 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_2
 (36 5)  (892 245)  (892 245)  LC_2 Logic Functioning bit
 (39 5)  (895 245)  (895 245)  LC_2 Logic Functioning bit
 (41 5)  (897 245)  (897 245)  LC_2 Logic Functioning bit
 (42 5)  (898 245)  (898 245)  LC_2 Logic Functioning bit
 (17 6)  (873 246)  (873 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (874 246)  (874 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (21 6)  (877 246)  (877 246)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (22 6)  (878 246)  (878 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (879 246)  (879 246)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (27 6)  (883 246)  (883 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (884 246)  (884 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 246)  (885 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 246)  (888 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (891 246)  (891 246)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (36 6)  (892 246)  (892 246)  LC_3 Logic Functioning bit
 (39 6)  (895 246)  (895 246)  LC_3 Logic Functioning bit
 (41 6)  (897 246)  (897 246)  LC_3 Logic Functioning bit
 (42 6)  (898 246)  (898 246)  LC_3 Logic Functioning bit
 (44 6)  (900 246)  (900 246)  LC_3 Logic Functioning bit
 (21 7)  (877 247)  (877 247)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (30 7)  (886 247)  (886 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 247)  (888 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (891 247)  (891 247)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (36 7)  (892 247)  (892 247)  LC_3 Logic Functioning bit
 (39 7)  (895 247)  (895 247)  LC_3 Logic Functioning bit
 (41 7)  (897 247)  (897 247)  LC_3 Logic Functioning bit
 (42 7)  (898 247)  (898 247)  LC_3 Logic Functioning bit
 (17 8)  (873 248)  (873 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (874 248)  (874 248)  routing T_16_15.bnl_op_1 <X> T_16_15.lc_trk_g2_1
 (28 8)  (884 248)  (884 248)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 248)  (885 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 248)  (888 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (891 248)  (891 248)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (36 8)  (892 248)  (892 248)  LC_4 Logic Functioning bit
 (37 8)  (893 248)  (893 248)  LC_4 Logic Functioning bit
 (38 8)  (894 248)  (894 248)  LC_4 Logic Functioning bit
 (39 8)  (895 248)  (895 248)  LC_4 Logic Functioning bit
 (44 8)  (900 248)  (900 248)  LC_4 Logic Functioning bit
 (18 9)  (874 249)  (874 249)  routing T_16_15.bnl_op_1 <X> T_16_15.lc_trk_g2_1
 (22 9)  (878 249)  (878 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (881 249)  (881 249)  routing T_16_15.sp4_r_v_b_34 <X> T_16_15.lc_trk_g2_2
 (32 9)  (888 249)  (888 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (890 249)  (890 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (35 9)  (891 249)  (891 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (36 9)  (892 249)  (892 249)  LC_4 Logic Functioning bit
 (37 9)  (893 249)  (893 249)  LC_4 Logic Functioning bit
 (38 9)  (894 249)  (894 249)  LC_4 Logic Functioning bit
 (39 9)  (895 249)  (895 249)  LC_4 Logic Functioning bit
 (26 10)  (882 250)  (882 250)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 250)  (883 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 250)  (885 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 250)  (886 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 250)  (888 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (40 10)  (896 250)  (896 250)  LC_5 Logic Functioning bit
 (42 10)  (898 250)  (898 250)  LC_5 Logic Functioning bit
 (45 10)  (901 250)  (901 250)  LC_5 Logic Functioning bit
 (29 11)  (885 251)  (885 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (892 251)  (892 251)  LC_5 Logic Functioning bit
 (38 11)  (894 251)  (894 251)  LC_5 Logic Functioning bit
 (4 12)  (860 252)  (860 252)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_v_b_9
 (6 12)  (862 252)  (862 252)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_v_b_9
 (21 12)  (877 252)  (877 252)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 12)  (878 252)  (878 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (881 252)  (881 252)  routing T_16_15.bnl_op_2 <X> T_16_15.lc_trk_g3_2
 (21 13)  (877 253)  (877 253)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 13)  (878 253)  (878 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (881 253)  (881 253)  routing T_16_15.bnl_op_2 <X> T_16_15.lc_trk_g3_2
 (7 14)  (863 254)  (863 254)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (873 254)  (873 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (874 254)  (874 254)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (25 14)  (881 254)  (881 254)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g3_6
 (18 15)  (874 255)  (874 255)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (22 15)  (878 255)  (878 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (881 255)  (881 255)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (7 13)  (917 253)  (917 253)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (917 254)  (917 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_15

 (10 2)  (974 242)  (974 242)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_h_l_36


RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (3 4)  (57 228)  (57 228)  routing T_1_14.sp12_v_t_23 <X> T_1_14.sp12_h_r_0


LogicTile_2_14



LogicTile_3_14



LogicTile_4_14



LogicTile_5_14



RAM_Tile_6_14



LogicTile_7_14



LogicTile_8_14



LogicTile_9_14

 (15 0)  (489 224)  (489 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (16 0)  (490 224)  (490 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (17 0)  (491 224)  (491 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (492 224)  (492 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (27 0)  (501 224)  (501 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 224)  (502 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 224)  (503 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 224)  (504 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (44 0)  (518 224)  (518 224)  LC_0 Logic Functioning bit
 (30 1)  (504 225)  (504 225)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (50 1)  (524 225)  (524 225)  Carry_In_Mux bit 

 (0 2)  (474 226)  (474 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (475 226)  (475 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (476 226)  (476 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 226)  (501 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 226)  (502 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 226)  (503 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 226)  (510 226)  LC_1 Logic Functioning bit
 (39 2)  (513 226)  (513 226)  LC_1 Logic Functioning bit
 (41 2)  (515 226)  (515 226)  LC_1 Logic Functioning bit
 (42 2)  (516 226)  (516 226)  LC_1 Logic Functioning bit
 (44 2)  (518 226)  (518 226)  LC_1 Logic Functioning bit
 (45 2)  (519 226)  (519 226)  LC_1 Logic Functioning bit
 (0 3)  (474 227)  (474 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (32 3)  (506 227)  (506 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (510 227)  (510 227)  LC_1 Logic Functioning bit
 (39 3)  (513 227)  (513 227)  LC_1 Logic Functioning bit
 (41 3)  (515 227)  (515 227)  LC_1 Logic Functioning bit
 (42 3)  (516 227)  (516 227)  LC_1 Logic Functioning bit
 (15 4)  (489 228)  (489 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (16 4)  (490 228)  (490 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (17 4)  (491 228)  (491 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (492 228)  (492 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (21 4)  (495 228)  (495 228)  routing T_9_14.wire_logic_cluster/lc_3/out <X> T_9_14.lc_trk_g1_3
 (22 4)  (496 228)  (496 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 228)  (499 228)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g1_2
 (27 4)  (501 228)  (501 228)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 228)  (503 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 228)  (506 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 228)  (510 228)  LC_2 Logic Functioning bit
 (39 4)  (513 228)  (513 228)  LC_2 Logic Functioning bit
 (41 4)  (515 228)  (515 228)  LC_2 Logic Functioning bit
 (42 4)  (516 228)  (516 228)  LC_2 Logic Functioning bit
 (44 4)  (518 228)  (518 228)  LC_2 Logic Functioning bit
 (45 4)  (519 228)  (519 228)  LC_2 Logic Functioning bit
 (22 5)  (496 229)  (496 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (504 229)  (504 229)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 229)  (506 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (508 229)  (508 229)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.input_2_2
 (36 5)  (510 229)  (510 229)  LC_2 Logic Functioning bit
 (39 5)  (513 229)  (513 229)  LC_2 Logic Functioning bit
 (41 5)  (515 229)  (515 229)  LC_2 Logic Functioning bit
 (42 5)  (516 229)  (516 229)  LC_2 Logic Functioning bit
 (4 6)  (478 230)  (478 230)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_v_t_38
 (6 6)  (480 230)  (480 230)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_v_t_38
 (17 6)  (491 230)  (491 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 230)  (492 230)  routing T_9_14.wire_logic_cluster/lc_5/out <X> T_9_14.lc_trk_g1_5
 (25 6)  (499 230)  (499 230)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g1_6
 (27 6)  (501 230)  (501 230)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 230)  (503 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 230)  (506 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 230)  (510 230)  LC_3 Logic Functioning bit
 (39 6)  (513 230)  (513 230)  LC_3 Logic Functioning bit
 (41 6)  (515 230)  (515 230)  LC_3 Logic Functioning bit
 (42 6)  (516 230)  (516 230)  LC_3 Logic Functioning bit
 (44 6)  (518 230)  (518 230)  LC_3 Logic Functioning bit
 (45 6)  (519 230)  (519 230)  LC_3 Logic Functioning bit
 (5 7)  (479 231)  (479 231)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_v_t_38
 (22 7)  (496 231)  (496 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (504 231)  (504 231)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (506 231)  (506 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (510 231)  (510 231)  LC_3 Logic Functioning bit
 (39 7)  (513 231)  (513 231)  LC_3 Logic Functioning bit
 (41 7)  (515 231)  (515 231)  LC_3 Logic Functioning bit
 (42 7)  (516 231)  (516 231)  LC_3 Logic Functioning bit
 (44 7)  (518 231)  (518 231)  LC_3 Logic Functioning bit
 (2 8)  (476 232)  (476 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (501 232)  (501 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 232)  (502 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 232)  (503 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 232)  (504 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 232)  (506 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 232)  (510 232)  LC_4 Logic Functioning bit
 (39 8)  (513 232)  (513 232)  LC_4 Logic Functioning bit
 (41 8)  (515 232)  (515 232)  LC_4 Logic Functioning bit
 (42 8)  (516 232)  (516 232)  LC_4 Logic Functioning bit
 (44 8)  (518 232)  (518 232)  LC_4 Logic Functioning bit
 (45 8)  (519 232)  (519 232)  LC_4 Logic Functioning bit
 (32 9)  (506 233)  (506 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (508 233)  (508 233)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.input_2_4
 (36 9)  (510 233)  (510 233)  LC_4 Logic Functioning bit
 (39 9)  (513 233)  (513 233)  LC_4 Logic Functioning bit
 (41 9)  (515 233)  (515 233)  LC_4 Logic Functioning bit
 (42 9)  (516 233)  (516 233)  LC_4 Logic Functioning bit
 (27 10)  (501 234)  (501 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 234)  (503 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 234)  (504 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 234)  (506 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 234)  (510 234)  LC_5 Logic Functioning bit
 (39 10)  (513 234)  (513 234)  LC_5 Logic Functioning bit
 (41 10)  (515 234)  (515 234)  LC_5 Logic Functioning bit
 (42 10)  (516 234)  (516 234)  LC_5 Logic Functioning bit
 (44 10)  (518 234)  (518 234)  LC_5 Logic Functioning bit
 (45 10)  (519 234)  (519 234)  LC_5 Logic Functioning bit
 (32 11)  (506 235)  (506 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (510 235)  (510 235)  LC_5 Logic Functioning bit
 (39 11)  (513 235)  (513 235)  LC_5 Logic Functioning bit
 (41 11)  (515 235)  (515 235)  LC_5 Logic Functioning bit
 (42 11)  (516 235)  (516 235)  LC_5 Logic Functioning bit
 (44 11)  (518 235)  (518 235)  LC_5 Logic Functioning bit
 (17 12)  (491 236)  (491 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 236)  (492 236)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g3_1
 (27 12)  (501 236)  (501 236)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 236)  (503 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 236)  (504 236)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 236)  (506 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 236)  (510 236)  LC_6 Logic Functioning bit
 (39 12)  (513 236)  (513 236)  LC_6 Logic Functioning bit
 (41 12)  (515 236)  (515 236)  LC_6 Logic Functioning bit
 (42 12)  (516 236)  (516 236)  LC_6 Logic Functioning bit
 (44 12)  (518 236)  (518 236)  LC_6 Logic Functioning bit
 (45 12)  (519 236)  (519 236)  LC_6 Logic Functioning bit
 (30 13)  (504 237)  (504 237)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 237)  (506 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (508 237)  (508 237)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.input_2_6
 (36 13)  (510 237)  (510 237)  LC_6 Logic Functioning bit
 (39 13)  (513 237)  (513 237)  LC_6 Logic Functioning bit
 (41 13)  (515 237)  (515 237)  LC_6 Logic Functioning bit
 (42 13)  (516 237)  (516 237)  LC_6 Logic Functioning bit
 (44 13)  (518 237)  (518 237)  LC_6 Logic Functioning bit
 (0 14)  (474 238)  (474 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 238)  (475 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 238)  (481 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (488 238)  (488 238)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g3_4
 (15 14)  (489 238)  (489 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (17 14)  (491 238)  (491 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (492 238)  (492 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (21 14)  (495 238)  (495 238)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g3_7
 (22 14)  (496 238)  (496 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 238)  (501 238)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 238)  (502 238)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 238)  (503 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 238)  (504 238)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 238)  (506 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 238)  (510 238)  LC_7 Logic Functioning bit
 (39 14)  (513 238)  (513 238)  LC_7 Logic Functioning bit
 (41 14)  (515 238)  (515 238)  LC_7 Logic Functioning bit
 (42 14)  (516 238)  (516 238)  LC_7 Logic Functioning bit
 (44 14)  (518 238)  (518 238)  LC_7 Logic Functioning bit
 (45 14)  (519 238)  (519 238)  LC_7 Logic Functioning bit
 (0 15)  (474 239)  (474 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (475 239)  (475 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (491 239)  (491 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (496 239)  (496 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (498 239)  (498 239)  routing T_9_14.tnr_op_6 <X> T_9_14.lc_trk_g3_6
 (30 15)  (504 239)  (504 239)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 239)  (506 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (510 239)  (510 239)  LC_7 Logic Functioning bit
 (39 15)  (513 239)  (513 239)  LC_7 Logic Functioning bit
 (41 15)  (515 239)  (515 239)  LC_7 Logic Functioning bit
 (42 15)  (516 239)  (516 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (14 0)  (542 224)  (542 224)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g0_0
 (15 0)  (543 224)  (543 224)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (545 224)  (545 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (546 224)  (546 224)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g0_1
 (22 0)  (550 224)  (550 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (551 224)  (551 224)  routing T_10_14.sp12_h_l_16 <X> T_10_14.lc_trk_g0_3
 (29 0)  (557 224)  (557 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 224)  (558 224)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 224)  (559 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 224)  (560 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 224)  (562 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 224)  (563 224)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (40 0)  (568 224)  (568 224)  LC_0 Logic Functioning bit
 (17 1)  (545 225)  (545 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (549 225)  (549 225)  routing T_10_14.sp12_h_l_16 <X> T_10_14.lc_trk_g0_3
 (28 1)  (556 225)  (556 225)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 225)  (557 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 225)  (558 225)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 225)  (559 225)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 225)  (560 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (561 225)  (561 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (35 1)  (563 225)  (563 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (14 2)  (542 226)  (542 226)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g0_4
 (21 2)  (549 226)  (549 226)  routing T_10_14.lft_op_7 <X> T_10_14.lc_trk_g0_7
 (22 2)  (550 226)  (550 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (552 226)  (552 226)  routing T_10_14.lft_op_7 <X> T_10_14.lc_trk_g0_7
 (25 2)  (553 226)  (553 226)  routing T_10_14.lft_op_6 <X> T_10_14.lc_trk_g0_6
 (15 3)  (543 227)  (543 227)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (545 227)  (545 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (550 227)  (550 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (552 227)  (552 227)  routing T_10_14.lft_op_6 <X> T_10_14.lc_trk_g0_6
 (21 4)  (549 228)  (549 228)  routing T_10_14.lft_op_3 <X> T_10_14.lc_trk_g1_3
 (22 4)  (550 228)  (550 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (552 228)  (552 228)  routing T_10_14.lft_op_3 <X> T_10_14.lc_trk_g1_3
 (25 4)  (553 228)  (553 228)  routing T_10_14.lft_op_2 <X> T_10_14.lc_trk_g1_2
 (28 4)  (556 228)  (556 228)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 228)  (557 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 228)  (560 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 228)  (561 228)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 228)  (563 228)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_2
 (40 4)  (568 228)  (568 228)  LC_2 Logic Functioning bit
 (22 5)  (550 229)  (550 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (552 229)  (552 229)  routing T_10_14.lft_op_2 <X> T_10_14.lc_trk_g1_2
 (26 5)  (554 229)  (554 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 229)  (556 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 229)  (557 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 229)  (558 229)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 229)  (560 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (561 229)  (561 229)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_2
 (15 6)  (543 230)  (543 230)  routing T_10_14.lft_op_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (545 230)  (545 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 230)  (546 230)  routing T_10_14.lft_op_5 <X> T_10_14.lc_trk_g1_5
 (26 6)  (554 230)  (554 230)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (557 230)  (557 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 230)  (558 230)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 230)  (559 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 230)  (560 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (562 230)  (562 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (568 230)  (568 230)  LC_3 Logic Functioning bit
 (42 6)  (570 230)  (570 230)  LC_3 Logic Functioning bit
 (22 7)  (550 231)  (550 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (552 231)  (552 231)  routing T_10_14.top_op_6 <X> T_10_14.lc_trk_g1_6
 (25 7)  (553 231)  (553 231)  routing T_10_14.top_op_6 <X> T_10_14.lc_trk_g1_6
 (28 7)  (556 231)  (556 231)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 231)  (557 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 231)  (558 231)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (15 8)  (543 232)  (543 232)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (17 8)  (545 232)  (545 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (550 232)  (550 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (552 232)  (552 232)  routing T_10_14.tnl_op_3 <X> T_10_14.lc_trk_g2_3
 (27 8)  (555 232)  (555 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (556 232)  (556 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 232)  (557 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 232)  (559 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 232)  (560 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 232)  (561 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 232)  (562 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 232)  (564 232)  LC_4 Logic Functioning bit
 (47 8)  (575 232)  (575 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (578 232)  (578 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (542 233)  (542 233)  routing T_10_14.tnl_op_0 <X> T_10_14.lc_trk_g2_0
 (15 9)  (543 233)  (543 233)  routing T_10_14.tnl_op_0 <X> T_10_14.lc_trk_g2_0
 (17 9)  (545 233)  (545 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (546 233)  (546 233)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (21 9)  (549 233)  (549 233)  routing T_10_14.tnl_op_3 <X> T_10_14.lc_trk_g2_3
 (22 9)  (550 233)  (550 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (552 233)  (552 233)  routing T_10_14.tnl_op_2 <X> T_10_14.lc_trk_g2_2
 (25 9)  (553 233)  (553 233)  routing T_10_14.tnl_op_2 <X> T_10_14.lc_trk_g2_2
 (29 9)  (557 233)  (557 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 233)  (558 233)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (559 233)  (559 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (15 10)  (543 234)  (543 234)  routing T_10_14.tnl_op_5 <X> T_10_14.lc_trk_g2_5
 (17 10)  (545 234)  (545 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (31 10)  (559 234)  (559 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 234)  (560 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 234)  (561 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (562 234)  (562 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 234)  (564 234)  LC_5 Logic Functioning bit
 (37 10)  (565 234)  (565 234)  LC_5 Logic Functioning bit
 (38 10)  (566 234)  (566 234)  LC_5 Logic Functioning bit
 (39 10)  (567 234)  (567 234)  LC_5 Logic Functioning bit
 (40 10)  (568 234)  (568 234)  LC_5 Logic Functioning bit
 (42 10)  (570 234)  (570 234)  LC_5 Logic Functioning bit
 (43 10)  (571 234)  (571 234)  LC_5 Logic Functioning bit
 (50 10)  (578 234)  (578 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (542 235)  (542 235)  routing T_10_14.tnl_op_4 <X> T_10_14.lc_trk_g2_4
 (15 11)  (543 235)  (543 235)  routing T_10_14.tnl_op_4 <X> T_10_14.lc_trk_g2_4
 (17 11)  (545 235)  (545 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (546 235)  (546 235)  routing T_10_14.tnl_op_5 <X> T_10_14.lc_trk_g2_5
 (22 11)  (550 235)  (550 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (552 235)  (552 235)  routing T_10_14.tnl_op_6 <X> T_10_14.lc_trk_g2_6
 (25 11)  (553 235)  (553 235)  routing T_10_14.tnl_op_6 <X> T_10_14.lc_trk_g2_6
 (26 11)  (554 235)  (554 235)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 235)  (557 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 235)  (559 235)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (564 235)  (564 235)  LC_5 Logic Functioning bit
 (37 11)  (565 235)  (565 235)  LC_5 Logic Functioning bit
 (38 11)  (566 235)  (566 235)  LC_5 Logic Functioning bit
 (39 11)  (567 235)  (567 235)  LC_5 Logic Functioning bit
 (41 11)  (569 235)  (569 235)  LC_5 Logic Functioning bit
 (42 11)  (570 235)  (570 235)  LC_5 Logic Functioning bit
 (43 11)  (571 235)  (571 235)  LC_5 Logic Functioning bit
 (25 12)  (553 236)  (553 236)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g3_2
 (29 12)  (557 236)  (557 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 236)  (560 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 236)  (562 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 236)  (563 236)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.input_2_6
 (40 12)  (568 236)  (568 236)  LC_6 Logic Functioning bit
 (22 13)  (550 237)  (550 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (554 237)  (554 237)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (555 237)  (555 237)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 237)  (557 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 237)  (559 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 237)  (560 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (22 14)  (550 238)  (550 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (551 238)  (551 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (24 14)  (552 238)  (552 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (25 14)  (553 238)  (553 238)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g3_6
 (21 15)  (549 239)  (549 239)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (22 15)  (550 239)  (550 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_14

 (2 12)  (584 236)  (584 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_14

 (5 0)  (641 224)  (641 224)  routing T_12_14.sp4_h_l_44 <X> T_12_14.sp4_h_r_0
 (4 1)  (640 225)  (640 225)  routing T_12_14.sp4_h_l_44 <X> T_12_14.sp4_h_r_0
 (11 5)  (647 229)  (647 229)  routing T_12_14.sp4_h_l_44 <X> T_12_14.sp4_h_r_5
 (13 5)  (649 229)  (649 229)  routing T_12_14.sp4_h_l_44 <X> T_12_14.sp4_h_r_5
 (8 10)  (644 234)  (644 234)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_h_l_42
 (10 10)  (646 234)  (646 234)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_h_l_42
 (7 13)  (643 237)  (643 237)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_14

 (26 0)  (720 224)  (720 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 224)  (721 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 224)  (722 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 224)  (723 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 224)  (724 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 224)  (726 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 224)  (727 224)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 224)  (730 224)  LC_0 Logic Functioning bit
 (38 0)  (732 224)  (732 224)  LC_0 Logic Functioning bit
 (45 0)  (739 224)  (739 224)  LC_0 Logic Functioning bit
 (26 1)  (720 225)  (720 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 225)  (722 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 225)  (723 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (725 225)  (725 225)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (730 225)  (730 225)  LC_0 Logic Functioning bit
 (37 1)  (731 225)  (731 225)  LC_0 Logic Functioning bit
 (38 1)  (732 225)  (732 225)  LC_0 Logic Functioning bit
 (39 1)  (733 225)  (733 225)  LC_0 Logic Functioning bit
 (40 1)  (734 225)  (734 225)  LC_0 Logic Functioning bit
 (42 1)  (736 225)  (736 225)  LC_0 Logic Functioning bit
 (0 2)  (694 226)  (694 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (695 226)  (695 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (696 226)  (696 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 227)  (694 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (0 4)  (694 228)  (694 228)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (695 228)  (695 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (695 229)  (695 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (3 5)  (697 229)  (697 229)  routing T_13_14.sp12_h_l_23 <X> T_13_14.sp12_h_r_0
 (15 6)  (709 230)  (709 230)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (711 230)  (711 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (712 231)  (712 231)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (3 8)  (697 232)  (697 232)  routing T_13_14.sp12_h_r_1 <X> T_13_14.sp12_v_b_1
 (22 8)  (716 232)  (716 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (717 232)  (717 232)  routing T_13_14.sp12_v_b_11 <X> T_13_14.lc_trk_g2_3
 (25 8)  (719 232)  (719 232)  routing T_13_14.sp4_v_b_26 <X> T_13_14.lc_trk_g2_2
 (3 9)  (697 233)  (697 233)  routing T_13_14.sp12_h_r_1 <X> T_13_14.sp12_v_b_1
 (22 9)  (716 233)  (716 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (717 233)  (717 233)  routing T_13_14.sp4_v_b_26 <X> T_13_14.lc_trk_g2_2
 (16 10)  (710 234)  (710 234)  routing T_13_14.sp12_v_t_10 <X> T_13_14.lc_trk_g2_5
 (17 10)  (711 234)  (711 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (719 234)  (719 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (22 11)  (716 235)  (716 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (720 236)  (720 236)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 236)  (721 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 236)  (722 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 236)  (723 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 236)  (724 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 236)  (725 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 236)  (726 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 236)  (727 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 236)  (730 236)  LC_6 Logic Functioning bit
 (38 12)  (732 236)  (732 236)  LC_6 Logic Functioning bit
 (45 12)  (739 236)  (739 236)  LC_6 Logic Functioning bit
 (7 13)  (701 237)  (701 237)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (721 237)  (721 237)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 237)  (723 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (730 237)  (730 237)  LC_6 Logic Functioning bit
 (37 13)  (731 237)  (731 237)  LC_6 Logic Functioning bit
 (38 13)  (732 237)  (732 237)  LC_6 Logic Functioning bit
 (39 13)  (733 237)  (733 237)  LC_6 Logic Functioning bit
 (40 13)  (734 237)  (734 237)  LC_6 Logic Functioning bit
 (42 13)  (736 237)  (736 237)  LC_6 Logic Functioning bit
 (0 14)  (694 238)  (694 238)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 238)  (695 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (694 239)  (694 239)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (698 239)  (698 239)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_h_l_44
 (7 15)  (701 239)  (701 239)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (709 239)  (709 239)  routing T_13_14.tnr_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (711 239)  (711 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_14_14

 (0 2)  (748 226)  (748 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (749 226)  (749 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (750 226)  (750 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 227)  (748 227)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (22 3)  (770 227)  (770 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (772 227)  (772 227)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g0_6
 (25 3)  (773 227)  (773 227)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g0_6
 (22 6)  (770 230)  (770 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (772 230)  (772 230)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g1_7
 (14 7)  (762 231)  (762 231)  routing T_14_14.top_op_4 <X> T_14_14.lc_trk_g1_4
 (15 7)  (763 231)  (763 231)  routing T_14_14.top_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (765 231)  (765 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (769 231)  (769 231)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g1_7
 (17 10)  (765 234)  (765 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 234)  (766 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (26 10)  (774 234)  (774 234)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (775 234)  (775 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 234)  (777 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 234)  (778 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (779 234)  (779 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 234)  (780 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (783 234)  (783 234)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_5
 (37 10)  (785 234)  (785 234)  LC_5 Logic Functioning bit
 (42 10)  (790 234)  (790 234)  LC_5 Logic Functioning bit
 (45 10)  (793 234)  (793 234)  LC_5 Logic Functioning bit
 (47 10)  (795 234)  (795 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (775 235)  (775 235)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 235)  (777 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 235)  (778 235)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (779 235)  (779 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (780 235)  (780 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (781 235)  (781 235)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_5
 (37 11)  (785 235)  (785 235)  LC_5 Logic Functioning bit
 (41 11)  (789 235)  (789 235)  LC_5 Logic Functioning bit
 (42 11)  (790 235)  (790 235)  LC_5 Logic Functioning bit
 (43 11)  (791 235)  (791 235)  LC_5 Logic Functioning bit
 (44 11)  (792 235)  (792 235)  LC_5 Logic Functioning bit
 (13 12)  (761 236)  (761 236)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_11
 (12 13)  (760 237)  (760 237)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_11
 (0 14)  (748 238)  (748 238)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 238)  (749 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 238)  (755 238)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (748 239)  (748 239)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (755 239)  (755 239)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_14

 (6 0)  (808 224)  (808 224)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_0
 (17 0)  (819 224)  (819 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (820 224)  (820 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (5 1)  (807 225)  (807 225)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_0
 (0 2)  (802 226)  (802 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (803 226)  (803 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (804 226)  (804 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (829 226)  (829 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 226)  (831 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 226)  (832 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 226)  (833 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 226)  (834 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 226)  (835 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (842 226)  (842 226)  LC_1 Logic Functioning bit
 (42 2)  (844 226)  (844 226)  LC_1 Logic Functioning bit
 (45 2)  (847 226)  (847 226)  LC_1 Logic Functioning bit
 (0 3)  (802 227)  (802 227)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (29 3)  (831 227)  (831 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (839 227)  (839 227)  LC_1 Logic Functioning bit
 (39 3)  (841 227)  (841 227)  LC_1 Logic Functioning bit
 (1 4)  (803 228)  (803 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (824 228)  (824 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (825 228)  (825 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (24 4)  (826 228)  (826 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (26 4)  (828 228)  (828 228)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 228)  (829 228)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (830 228)  (830 228)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 228)  (831 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 228)  (833 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 228)  (834 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 228)  (835 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 228)  (836 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 228)  (837 228)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_2
 (43 4)  (845 228)  (845 228)  LC_2 Logic Functioning bit
 (45 4)  (847 228)  (847 228)  LC_2 Logic Functioning bit
 (0 5)  (802 229)  (802 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (803 229)  (803 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (21 5)  (823 229)  (823 229)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (27 5)  (829 229)  (829 229)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 229)  (831 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 229)  (832 229)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (834 229)  (834 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (835 229)  (835 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_2
 (34 5)  (836 229)  (836 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_2
 (36 5)  (838 229)  (838 229)  LC_2 Logic Functioning bit
 (38 5)  (840 229)  (840 229)  LC_2 Logic Functioning bit
 (41 5)  (843 229)  (843 229)  LC_2 Logic Functioning bit
 (42 5)  (844 229)  (844 229)  LC_2 Logic Functioning bit
 (43 5)  (845 229)  (845 229)  LC_2 Logic Functioning bit
 (15 6)  (817 230)  (817 230)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (819 230)  (819 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (830 230)  (830 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 230)  (831 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 230)  (833 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 230)  (834 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 230)  (836 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (837 230)  (837 230)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_3
 (36 6)  (838 230)  (838 230)  LC_3 Logic Functioning bit
 (41 6)  (843 230)  (843 230)  LC_3 Logic Functioning bit
 (43 6)  (845 230)  (845 230)  LC_3 Logic Functioning bit
 (45 6)  (847 230)  (847 230)  LC_3 Logic Functioning bit
 (18 7)  (820 231)  (820 231)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (26 7)  (828 231)  (828 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 231)  (830 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 231)  (831 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (834 231)  (834 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (835 231)  (835 231)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_3
 (36 7)  (838 231)  (838 231)  LC_3 Logic Functioning bit
 (40 7)  (842 231)  (842 231)  LC_3 Logic Functioning bit
 (42 7)  (844 231)  (844 231)  LC_3 Logic Functioning bit
 (4 8)  (806 232)  (806 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (6 8)  (808 232)  (808 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (14 8)  (816 232)  (816 232)  routing T_15_14.rgt_op_0 <X> T_15_14.lc_trk_g2_0
 (15 8)  (817 232)  (817 232)  routing T_15_14.tnr_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (819 232)  (819 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (824 232)  (824 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (826 232)  (826 232)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g2_3
 (15 9)  (817 233)  (817 233)  routing T_15_14.rgt_op_0 <X> T_15_14.lc_trk_g2_0
 (17 9)  (819 233)  (819 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (817 234)  (817 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (16 10)  (818 234)  (818 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (17 10)  (819 234)  (819 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (820 234)  (820 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (25 10)  (827 234)  (827 234)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (28 10)  (830 234)  (830 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 234)  (831 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 234)  (832 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 234)  (833 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 234)  (834 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 234)  (836 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 234)  (837 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 10)  (838 234)  (838 234)  LC_5 Logic Functioning bit
 (41 10)  (843 234)  (843 234)  LC_5 Logic Functioning bit
 (43 10)  (845 234)  (845 234)  LC_5 Logic Functioning bit
 (45 10)  (847 234)  (847 234)  LC_5 Logic Functioning bit
 (15 11)  (817 235)  (817 235)  routing T_15_14.tnr_op_4 <X> T_15_14.lc_trk_g2_4
 (17 11)  (819 235)  (819 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (824 235)  (824 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (825 235)  (825 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (24 11)  (826 235)  (826 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (25 11)  (827 235)  (827 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (28 11)  (830 235)  (830 235)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 235)  (831 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 235)  (832 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (834 235)  (834 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (835 235)  (835 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 11)  (838 235)  (838 235)  LC_5 Logic Functioning bit
 (40 11)  (842 235)  (842 235)  LC_5 Logic Functioning bit
 (42 11)  (844 235)  (844 235)  LC_5 Logic Functioning bit
 (10 12)  (812 236)  (812 236)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_r_10
 (26 12)  (828 236)  (828 236)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (31 12)  (833 236)  (833 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 236)  (834 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 236)  (835 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 236)  (836 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (842 236)  (842 236)  LC_6 Logic Functioning bit
 (42 12)  (844 236)  (844 236)  LC_6 Logic Functioning bit
 (45 12)  (847 236)  (847 236)  LC_6 Logic Functioning bit
 (7 13)  (809 237)  (809 237)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (824 237)  (824 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (826 237)  (826 237)  routing T_15_14.tnr_op_2 <X> T_15_14.lc_trk_g3_2
 (27 13)  (829 237)  (829 237)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 237)  (831 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 237)  (833 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 237)  (838 237)  LC_6 Logic Functioning bit
 (38 13)  (840 237)  (840 237)  LC_6 Logic Functioning bit
 (7 14)  (809 238)  (809 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (817 238)  (817 238)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g3_5
 (16 14)  (818 238)  (818 238)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g3_5
 (17 14)  (819 238)  (819 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (820 238)  (820 238)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g3_5
 (25 14)  (827 238)  (827 238)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g3_6
 (7 15)  (809 239)  (809 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (816 239)  (816 239)  routing T_15_14.sp4_r_v_b_44 <X> T_15_14.lc_trk_g3_4
 (17 15)  (819 239)  (819 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (824 239)  (824 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_14

 (15 0)  (871 224)  (871 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (16 0)  (872 224)  (872 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (17 0)  (873 224)  (873 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (874 224)  (874 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (28 0)  (884 224)  (884 224)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 224)  (885 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 224)  (886 224)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (887 224)  (887 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 224)  (888 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 224)  (890 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 224)  (891 224)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (36 0)  (892 224)  (892 224)  LC_0 Logic Functioning bit
 (38 0)  (894 224)  (894 224)  LC_0 Logic Functioning bit
 (45 0)  (901 224)  (901 224)  LC_0 Logic Functioning bit
 (6 1)  (862 225)  (862 225)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_h_r_0
 (27 1)  (883 225)  (883 225)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 225)  (885 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 225)  (886 225)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (887 225)  (887 225)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 225)  (888 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (889 225)  (889 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (35 1)  (891 225)  (891 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (36 1)  (892 225)  (892 225)  LC_0 Logic Functioning bit
 (39 1)  (895 225)  (895 225)  LC_0 Logic Functioning bit
 (51 1)  (907 225)  (907 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (856 226)  (856 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (857 226)  (857 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (858 226)  (858 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (867 226)  (867 226)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_t_39
 (15 2)  (871 226)  (871 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (873 226)  (873 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (874 226)  (874 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (21 2)  (877 226)  (877 226)  routing T_16_14.sp12_h_l_4 <X> T_16_14.lc_trk_g0_7
 (22 2)  (878 226)  (878 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (880 226)  (880 226)  routing T_16_14.sp12_h_l_4 <X> T_16_14.lc_trk_g0_7
 (25 2)  (881 226)  (881 226)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (0 3)  (856 227)  (856 227)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (5 3)  (861 227)  (861 227)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_t_37
 (16 3)  (872 227)  (872 227)  routing T_16_14.sp12_h_r_12 <X> T_16_14.lc_trk_g0_4
 (17 3)  (873 227)  (873 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (877 227)  (877 227)  routing T_16_14.sp12_h_l_4 <X> T_16_14.lc_trk_g0_7
 (22 3)  (878 227)  (878 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (880 227)  (880 227)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (13 4)  (869 228)  (869 228)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_v_b_5
 (15 4)  (871 228)  (871 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (16 4)  (872 228)  (872 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (873 228)  (873 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (874 228)  (874 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (25 6)  (881 230)  (881 230)  routing T_16_14.sp4_h_l_11 <X> T_16_14.lc_trk_g1_6
 (26 6)  (882 230)  (882 230)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (885 230)  (885 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 230)  (886 230)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 230)  (888 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 230)  (889 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 230)  (890 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 230)  (891 230)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.input_2_3
 (37 6)  (893 230)  (893 230)  LC_3 Logic Functioning bit
 (46 6)  (902 230)  (902 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (878 231)  (878 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (879 231)  (879 231)  routing T_16_14.sp4_h_l_11 <X> T_16_14.lc_trk_g1_6
 (24 7)  (880 231)  (880 231)  routing T_16_14.sp4_h_l_11 <X> T_16_14.lc_trk_g1_6
 (25 7)  (881 231)  (881 231)  routing T_16_14.sp4_h_l_11 <X> T_16_14.lc_trk_g1_6
 (29 7)  (885 231)  (885 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 231)  (886 231)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (887 231)  (887 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (888 231)  (888 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (891 231)  (891 231)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.input_2_3
 (26 8)  (882 232)  (882 232)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 232)  (885 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (892 232)  (892 232)  LC_4 Logic Functioning bit
 (43 8)  (899 232)  (899 232)  LC_4 Logic Functioning bit
 (45 8)  (901 232)  (901 232)  LC_4 Logic Functioning bit
 (50 8)  (906 232)  (906 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (907 232)  (907 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (908 232)  (908 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (882 233)  (882 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 233)  (884 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 233)  (885 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (4 10)  (860 234)  (860 234)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_t_43
 (6 10)  (862 234)  (862 234)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_t_43
 (22 10)  (878 234)  (878 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (879 234)  (879 234)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g2_7
 (24 10)  (880 234)  (880 234)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g2_7
 (25 10)  (881 234)  (881 234)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g2_6
 (26 10)  (882 234)  (882 234)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (885 234)  (885 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 234)  (886 234)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 234)  (888 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 234)  (889 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 234)  (890 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 234)  (891 234)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (37 10)  (893 234)  (893 234)  LC_5 Logic Functioning bit
 (5 11)  (861 235)  (861 235)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_t_43
 (14 11)  (870 235)  (870 235)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g2_4
 (15 11)  (871 235)  (871 235)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (873 235)  (873 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (878 235)  (878 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (879 235)  (879 235)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g2_6
 (25 11)  (881 235)  (881 235)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g2_6
 (29 11)  (885 235)  (885 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 235)  (886 235)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 235)  (887 235)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 235)  (888 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (889 235)  (889 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (34 11)  (890 235)  (890 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (22 12)  (878 236)  (878 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (880 236)  (880 236)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (27 12)  (883 236)  (883 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 236)  (884 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 236)  (885 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 236)  (886 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (887 236)  (887 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 236)  (888 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 236)  (889 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (896 236)  (896 236)  LC_6 Logic Functioning bit
 (42 12)  (898 236)  (898 236)  LC_6 Logic Functioning bit
 (51 12)  (907 236)  (907 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (863 237)  (863 237)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (877 237)  (877 237)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (22 13)  (878 237)  (878 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (880 237)  (880 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (25 13)  (881 237)  (881 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (31 13)  (887 237)  (887 237)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (896 237)  (896 237)  LC_6 Logic Functioning bit
 (42 13)  (898 237)  (898 237)  LC_6 Logic Functioning bit
 (7 14)  (863 238)  (863 238)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (868 238)  (868 238)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_l_46
 (14 14)  (870 238)  (870 238)  routing T_16_14.sp4_v_t_17 <X> T_16_14.lc_trk_g3_4
 (29 14)  (885 238)  (885 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 238)  (886 238)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 238)  (887 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 238)  (888 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 238)  (889 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 238)  (892 238)  LC_7 Logic Functioning bit
 (37 14)  (893 238)  (893 238)  LC_7 Logic Functioning bit
 (38 14)  (894 238)  (894 238)  LC_7 Logic Functioning bit
 (39 14)  (895 238)  (895 238)  LC_7 Logic Functioning bit
 (40 14)  (896 238)  (896 238)  LC_7 Logic Functioning bit
 (41 14)  (897 238)  (897 238)  LC_7 Logic Functioning bit
 (42 14)  (898 238)  (898 238)  LC_7 Logic Functioning bit
 (43 14)  (899 238)  (899 238)  LC_7 Logic Functioning bit
 (50 14)  (906 238)  (906 238)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (862 239)  (862 239)  routing T_16_14.sp4_h_r_9 <X> T_16_14.sp4_h_l_44
 (7 15)  (863 239)  (863 239)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (866 239)  (866 239)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_v_t_47
 (11 15)  (867 239)  (867 239)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_l_46
 (13 15)  (869 239)  (869 239)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_l_46
 (16 15)  (872 239)  (872 239)  routing T_16_14.sp4_v_t_17 <X> T_16_14.lc_trk_g3_4
 (17 15)  (873 239)  (873 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (882 239)  (882 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 239)  (883 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 239)  (884 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 239)  (885 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (892 239)  (892 239)  LC_7 Logic Functioning bit
 (38 15)  (894 239)  (894 239)  LC_7 Logic Functioning bit
 (39 15)  (895 239)  (895 239)  LC_7 Logic Functioning bit
 (41 15)  (897 239)  (897 239)  LC_7 Logic Functioning bit
 (43 15)  (899 239)  (899 239)  LC_7 Logic Functioning bit
 (46 15)  (902 239)  (902 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (909 239)  (909 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_14

 (8 0)  (918 224)  (918 224)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_r_1
 (9 0)  (919 224)  (919 224)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_r_1
 (15 0)  (925 224)  (925 224)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g0_1
 (17 0)  (927 224)  (927 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (931 224)  (931 224)  routing T_17_14.lft_op_3 <X> T_17_14.lc_trk_g0_3
 (22 0)  (932 224)  (932 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (934 224)  (934 224)  routing T_17_14.lft_op_3 <X> T_17_14.lc_trk_g0_3
 (25 0)  (935 224)  (935 224)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g0_2
 (22 1)  (932 225)  (932 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (910 226)  (910 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (911 226)  (911 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (912 226)  (912 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (939 226)  (939 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 226)  (942 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 226)  (943 226)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (951 226)  (951 226)  LC_1 Logic Functioning bit
 (43 2)  (953 226)  (953 226)  LC_1 Logic Functioning bit
 (0 3)  (910 227)  (910 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (22 3)  (932 227)  (932 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (934 227)  (934 227)  routing T_17_14.bot_op_6 <X> T_17_14.lc_trk_g0_6
 (27 3)  (937 227)  (937 227)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 227)  (939 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 227)  (940 227)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 227)  (941 227)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (15 4)  (925 228)  (925 228)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (927 228)  (927 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (932 228)  (932 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (936 228)  (936 228)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (939 228)  (939 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 228)  (942 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 228)  (943 228)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 228)  (946 228)  LC_2 Logic Functioning bit
 (37 4)  (947 228)  (947 228)  LC_2 Logic Functioning bit
 (38 4)  (948 228)  (948 228)  LC_2 Logic Functioning bit
 (42 4)  (952 228)  (952 228)  LC_2 Logic Functioning bit
 (43 4)  (953 228)  (953 228)  LC_2 Logic Functioning bit
 (45 4)  (955 228)  (955 228)  LC_2 Logic Functioning bit
 (46 4)  (956 228)  (956 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (960 228)  (960 228)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (963 228)  (963 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (16 5)  (926 229)  (926 229)  routing T_17_14.sp12_h_r_8 <X> T_17_14.lc_trk_g1_0
 (17 5)  (927 229)  (927 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 5)  (937 229)  (937 229)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 229)  (939 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 229)  (941 229)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (946 229)  (946 229)  LC_2 Logic Functioning bit
 (37 5)  (947 229)  (947 229)  LC_2 Logic Functioning bit
 (42 5)  (952 229)  (952 229)  LC_2 Logic Functioning bit
 (43 5)  (953 229)  (953 229)  LC_2 Logic Functioning bit
 (15 6)  (925 230)  (925 230)  routing T_17_14.bot_op_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (927 230)  (927 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (931 230)  (931 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (932 230)  (932 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (937 230)  (937 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 230)  (939 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 230)  (940 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 230)  (942 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 230)  (944 230)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (950 230)  (950 230)  LC_3 Logic Functioning bit
 (42 6)  (952 230)  (952 230)  LC_3 Logic Functioning bit
 (30 7)  (940 231)  (940 231)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 231)  (941 231)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (950 231)  (950 231)  LC_3 Logic Functioning bit
 (42 7)  (952 231)  (952 231)  LC_3 Logic Functioning bit
 (51 7)  (961 231)  (961 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (931 232)  (931 232)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g2_3
 (22 8)  (932 232)  (932 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (935 232)  (935 232)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g2_2
 (22 9)  (932 233)  (932 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (933 233)  (933 233)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g2_2
 (24 9)  (934 233)  (934 233)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g2_2
 (16 10)  (926 234)  (926 234)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g2_5
 (17 10)  (927 234)  (927 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (928 234)  (928 234)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g2_5
 (21 10)  (931 234)  (931 234)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g2_7
 (22 10)  (932 234)  (932 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 12)  (938 236)  (938 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 236)  (939 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 236)  (940 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 236)  (942 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (946 236)  (946 236)  LC_6 Logic Functioning bit
 (7 13)  (917 237)  (917 237)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (937 237)  (937 237)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 237)  (939 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (941 237)  (941 237)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 237)  (942 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (944 237)  (944 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.input_2_6
 (35 13)  (945 237)  (945 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.input_2_6
 (36 13)  (946 237)  (946 237)  LC_6 Logic Functioning bit
 (38 13)  (948 237)  (948 237)  LC_6 Logic Functioning bit
 (7 14)  (917 238)  (917 238)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (936 238)  (936 238)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (939 238)  (939 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 238)  (940 238)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (941 238)  (941 238)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 238)  (942 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 238)  (944 238)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (39 14)  (949 238)  (949 238)  LC_7 Logic Functioning bit
 (42 14)  (952 238)  (952 238)  LC_7 Logic Functioning bit
 (45 14)  (955 238)  (955 238)  LC_7 Logic Functioning bit
 (50 14)  (960 238)  (960 238)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (917 239)  (917 239)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (936 239)  (936 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 239)  (938 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 239)  (939 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 239)  (940 239)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (947 239)  (947 239)  LC_7 Logic Functioning bit
 (40 15)  (950 239)  (950 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (21 0)  (985 224)  (985 224)  routing T_18_14.sp4_v_b_3 <X> T_18_14.lc_trk_g0_3
 (22 0)  (986 224)  (986 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (987 224)  (987 224)  routing T_18_14.sp4_v_b_3 <X> T_18_14.lc_trk_g0_3
 (0 2)  (964 226)  (964 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (965 226)  (965 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (966 226)  (966 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (978 226)  (978 226)  routing T_18_14.sp4_h_l_1 <X> T_18_14.lc_trk_g0_4
 (0 3)  (964 227)  (964 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (15 3)  (979 227)  (979 227)  routing T_18_14.sp4_h_l_1 <X> T_18_14.lc_trk_g0_4
 (16 3)  (980 227)  (980 227)  routing T_18_14.sp4_h_l_1 <X> T_18_14.lc_trk_g0_4
 (17 3)  (981 227)  (981 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 4)  (986 228)  (986 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (985 229)  (985 229)  routing T_18_14.sp4_r_v_b_27 <X> T_18_14.lc_trk_g1_3
 (17 10)  (981 234)  (981 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (982 234)  (982 234)  routing T_18_14.wire_logic_cluster/lc_5/out <X> T_18_14.lc_trk_g2_5
 (25 10)  (989 234)  (989 234)  routing T_18_14.sp4_h_r_46 <X> T_18_14.lc_trk_g2_6
 (26 10)  (990 234)  (990 234)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (991 234)  (991 234)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 234)  (993 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 234)  (995 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 234)  (996 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 234)  (997 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 234)  (1000 234)  LC_5 Logic Functioning bit
 (41 10)  (1005 234)  (1005 234)  LC_5 Logic Functioning bit
 (43 10)  (1007 234)  (1007 234)  LC_5 Logic Functioning bit
 (45 10)  (1009 234)  (1009 234)  LC_5 Logic Functioning bit
 (52 10)  (1016 234)  (1016 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (986 235)  (986 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (987 235)  (987 235)  routing T_18_14.sp4_h_r_46 <X> T_18_14.lc_trk_g2_6
 (24 11)  (988 235)  (988 235)  routing T_18_14.sp4_h_r_46 <X> T_18_14.lc_trk_g2_6
 (25 11)  (989 235)  (989 235)  routing T_18_14.sp4_h_r_46 <X> T_18_14.lc_trk_g2_6
 (28 11)  (992 235)  (992 235)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 235)  (993 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (994 235)  (994 235)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (995 235)  (995 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (996 235)  (996 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (999 235)  (999 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.input_2_5
 (37 11)  (1001 235)  (1001 235)  LC_5 Logic Functioning bit
 (38 11)  (1002 235)  (1002 235)  LC_5 Logic Functioning bit
 (39 11)  (1003 235)  (1003 235)  LC_5 Logic Functioning bit
 (40 11)  (1004 235)  (1004 235)  LC_5 Logic Functioning bit
 (42 11)  (1006 235)  (1006 235)  LC_5 Logic Functioning bit
 (44 11)  (1008 235)  (1008 235)  LC_5 Logic Functioning bit
 (1 14)  (965 238)  (965 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (971 238)  (971 238)  Column buffer control bit: LH_colbuf_cntl_7

 (1 15)  (965 239)  (965 239)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (971 239)  (971 239)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_19_14

 (11 4)  (1029 228)  (1029 228)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_b_5
 (13 4)  (1031 228)  (1031 228)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_b_5
 (12 5)  (1030 229)  (1030 229)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_b_5
 (7 14)  (1025 238)  (1025 238)  Column buffer control bit: MEMT_colbuf_cntl_7



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14

 (3 14)  (1333 238)  (1333 238)  routing T_25_14.sp12_v_b_1 <X> T_25_14.sp12_v_t_22


LogicTile_9_13

 (3 4)  (477 212)  (477 212)  routing T_9_13.sp12_v_b_0 <X> T_9_13.sp12_h_r_0
 (3 5)  (477 213)  (477 213)  routing T_9_13.sp12_v_b_0 <X> T_9_13.sp12_h_r_0


LogicTile_12_13

 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (14 4)  (650 212)  (650 212)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g1_0
 (15 4)  (651 212)  (651 212)  routing T_12_13.bot_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (653 212)  (653 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (663 212)  (663 212)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 212)  (665 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 212)  (667 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 212)  (668 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 212)  (669 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 212)  (670 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (674 212)  (674 212)  LC_2 Logic Functioning bit
 (41 4)  (677 212)  (677 212)  LC_2 Logic Functioning bit
 (43 4)  (679 212)  (679 212)  LC_2 Logic Functioning bit
 (45 4)  (681 212)  (681 212)  LC_2 Logic Functioning bit
 (14 5)  (650 213)  (650 213)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (653 213)  (653 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (663 213)  (663 213)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 213)  (665 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (667 213)  (667 213)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (668 213)  (668 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (669 213)  (669 213)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.input_2_2
 (34 5)  (670 213)  (670 213)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.input_2_2
 (36 5)  (672 213)  (672 213)  LC_2 Logic Functioning bit
 (38 5)  (674 213)  (674 213)  LC_2 Logic Functioning bit
 (41 5)  (677 213)  (677 213)  LC_2 Logic Functioning bit
 (43 5)  (679 213)  (679 213)  LC_2 Logic Functioning bit
 (51 5)  (687 213)  (687 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 12)  (651 220)  (651 220)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (16 12)  (652 220)  (652 220)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (17 12)  (653 220)  (653 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (654 221)  (654 221)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (0 14)  (636 222)  (636 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 222)  (637 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (661 222)  (661 222)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (22 15)  (658 223)  (658 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (659 223)  (659 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (25 15)  (661 223)  (661 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6


LogicTile_13_13

 (27 0)  (721 208)  (721 208)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 208)  (723 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 208)  (726 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (731 208)  (731 208)  LC_0 Logic Functioning bit
 (39 0)  (733 208)  (733 208)  LC_0 Logic Functioning bit
 (41 0)  (735 208)  (735 208)  LC_0 Logic Functioning bit
 (43 0)  (737 208)  (737 208)  LC_0 Logic Functioning bit
 (45 0)  (739 208)  (739 208)  LC_0 Logic Functioning bit
 (46 0)  (740 208)  (740 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (37 1)  (731 209)  (731 209)  LC_0 Logic Functioning bit
 (39 1)  (733 209)  (733 209)  LC_0 Logic Functioning bit
 (41 1)  (735 209)  (735 209)  LC_0 Logic Functioning bit
 (43 1)  (737 209)  (737 209)  LC_0 Logic Functioning bit
 (49 1)  (743 209)  (743 209)  Carry_In_Mux bit 

 (0 2)  (694 210)  (694 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (695 210)  (695 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (696 210)  (696 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 211)  (694 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (14 4)  (708 212)  (708 212)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g1_0
 (17 5)  (711 213)  (711 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (694 222)  (694 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 222)  (695 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (702 223)  (702 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47
 (10 15)  (704 223)  (704 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47


LogicTile_14_13

 (9 2)  (757 210)  (757 210)  routing T_14_13.sp4_v_b_1 <X> T_14_13.sp4_h_l_36


LogicTile_16_13

 (0 2)  (856 210)  (856 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (857 210)  (857 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (858 210)  (858 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (878 210)  (878 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (879 210)  (879 210)  routing T_16_13.sp12_h_l_12 <X> T_16_13.lc_trk_g0_7
 (26 2)  (882 210)  (882 210)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (883 210)  (883 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 210)  (884 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 210)  (885 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 210)  (887 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 210)  (888 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 210)  (890 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 210)  (892 210)  LC_1 Logic Functioning bit
 (38 2)  (894 210)  (894 210)  LC_1 Logic Functioning bit
 (41 2)  (897 210)  (897 210)  LC_1 Logic Functioning bit
 (43 2)  (899 210)  (899 210)  LC_1 Logic Functioning bit
 (45 2)  (901 210)  (901 210)  LC_1 Logic Functioning bit
 (46 2)  (902 210)  (902 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (904 210)  (904 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (856 211)  (856 211)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (26 3)  (882 211)  (882 211)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 211)  (885 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (893 211)  (893 211)  LC_1 Logic Functioning bit
 (39 3)  (895 211)  (895 211)  LC_1 Logic Functioning bit
 (41 3)  (897 211)  (897 211)  LC_1 Logic Functioning bit
 (43 3)  (899 211)  (899 211)  LC_1 Logic Functioning bit
 (4 6)  (860 214)  (860 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (6 6)  (862 214)  (862 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (15 6)  (871 214)  (871 214)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (873 214)  (873 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (5 7)  (861 215)  (861 215)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (18 7)  (874 215)  (874 215)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (12 8)  (868 216)  (868 216)  routing T_16_13.sp4_h_l_40 <X> T_16_13.sp4_h_r_8
 (13 9)  (869 217)  (869 217)  routing T_16_13.sp4_h_l_40 <X> T_16_13.sp4_h_r_8
 (8 11)  (864 219)  (864 219)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_v_t_42
 (9 11)  (865 219)  (865 219)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_v_t_42
 (9 12)  (865 220)  (865 220)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_r_10
 (17 12)  (873 220)  (873 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (874 220)  (874 220)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g3_1
 (0 14)  (856 222)  (856 222)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 222)  (857 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (856 223)  (856 223)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (21 2)  (931 210)  (931 210)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g0_7
 (22 2)  (932 210)  (932 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (933 210)  (933 210)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g0_7
 (24 2)  (934 210)  (934 210)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g0_7
 (26 2)  (936 210)  (936 210)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (941 210)  (941 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 210)  (942 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 210)  (943 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (950 210)  (950 210)  LC_1 Logic Functioning bit
 (42 2)  (952 210)  (952 210)  LC_1 Logic Functioning bit
 (46 2)  (956 210)  (956 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (931 211)  (931 211)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g0_7
 (28 3)  (938 211)  (938 211)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 211)  (939 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (951 211)  (951 211)  LC_1 Logic Functioning bit
 (43 3)  (953 211)  (953 211)  LC_1 Logic Functioning bit
 (14 5)  (924 213)  (924 213)  routing T_17_13.sp12_h_r_16 <X> T_17_13.lc_trk_g1_0
 (16 5)  (926 213)  (926 213)  routing T_17_13.sp12_h_r_16 <X> T_17_13.lc_trk_g1_0
 (17 5)  (927 213)  (927 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 6)  (938 214)  (938 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 214)  (939 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 214)  (940 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 214)  (942 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 214)  (943 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 214)  (944 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 214)  (946 214)  LC_3 Logic Functioning bit
 (38 6)  (948 214)  (948 214)  LC_3 Logic Functioning bit
 (53 6)  (963 214)  (963 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (937 215)  (937 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 215)  (938 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 215)  (939 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 215)  (940 215)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 215)  (941 215)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (2 8)  (912 216)  (912 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (932 216)  (932 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (933 216)  (933 216)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g2_3
 (24 8)  (934 216)  (934 216)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g2_3
 (15 10)  (925 218)  (925 218)  routing T_17_13.tnr_op_5 <X> T_17_13.lc_trk_g2_5
 (17 10)  (927 218)  (927 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (32 10)  (942 218)  (942 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 218)  (943 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 218)  (944 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 218)  (946 218)  LC_5 Logic Functioning bit
 (38 10)  (948 218)  (948 218)  LC_5 Logic Functioning bit
 (17 11)  (927 219)  (927 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (932 219)  (932 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (937 219)  (937 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 219)  (938 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 219)  (939 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 219)  (941 219)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (947 219)  (947 219)  LC_5 Logic Functioning bit
 (39 11)  (949 219)  (949 219)  LC_5 Logic Functioning bit
 (52 11)  (962 219)  (962 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (932 220)  (932 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (934 220)  (934 220)  routing T_17_13.tnl_op_3 <X> T_17_13.lc_trk_g3_3
 (27 12)  (937 220)  (937 220)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 220)  (939 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 220)  (941 220)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 220)  (942 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (15 13)  (925 221)  (925 221)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g3_0
 (16 13)  (926 221)  (926 221)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g3_0
 (17 13)  (927 221)  (927 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (931 221)  (931 221)  routing T_17_13.tnl_op_3 <X> T_17_13.lc_trk_g3_3
 (26 13)  (936 221)  (936 221)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (937 221)  (937 221)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 221)  (938 221)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 221)  (939 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (941 221)  (941 221)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (947 221)  (947 221)  LC_6 Logic Functioning bit
 (39 13)  (949 221)  (949 221)  LC_6 Logic Functioning bit
 (48 13)  (958 221)  (958 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (962 221)  (962 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (925 222)  (925 222)  routing T_17_13.tnl_op_5 <X> T_17_13.lc_trk_g3_5
 (17 14)  (927 222)  (927 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (941 222)  (941 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 222)  (942 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 222)  (943 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (944 222)  (944 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 222)  (946 222)  LC_7 Logic Functioning bit
 (37 14)  (947 222)  (947 222)  LC_7 Logic Functioning bit
 (38 14)  (948 222)  (948 222)  LC_7 Logic Functioning bit
 (39 14)  (949 222)  (949 222)  LC_7 Logic Functioning bit
 (41 14)  (951 222)  (951 222)  LC_7 Logic Functioning bit
 (43 14)  (953 222)  (953 222)  LC_7 Logic Functioning bit
 (53 14)  (963 222)  (963 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (928 223)  (928 223)  routing T_17_13.tnl_op_5 <X> T_17_13.lc_trk_g3_5
 (26 15)  (936 223)  (936 223)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 223)  (938 223)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 223)  (939 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (946 223)  (946 223)  LC_7 Logic Functioning bit
 (37 15)  (947 223)  (947 223)  LC_7 Logic Functioning bit
 (38 15)  (948 223)  (948 223)  LC_7 Logic Functioning bit
 (39 15)  (949 223)  (949 223)  LC_7 Logic Functioning bit
 (40 15)  (950 223)  (950 223)  LC_7 Logic Functioning bit
 (42 15)  (952 223)  (952 223)  LC_7 Logic Functioning bit
 (46 15)  (956 223)  (956 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_13

 (0 2)  (964 210)  (964 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (965 210)  (965 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (966 210)  (966 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (964 211)  (964 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (0 4)  (964 212)  (964 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (965 212)  (965 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (986 212)  (986 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (988 212)  (988 212)  routing T_18_13.bot_op_3 <X> T_18_13.lc_trk_g1_3
 (0 5)  (964 213)  (964 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (965 213)  (965 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (32 10)  (996 218)  (996 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (998 218)  (998 218)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 218)  (1000 218)  LC_5 Logic Functioning bit
 (37 10)  (1001 218)  (1001 218)  LC_5 Logic Functioning bit
 (38 10)  (1002 218)  (1002 218)  LC_5 Logic Functioning bit
 (39 10)  (1003 218)  (1003 218)  LC_5 Logic Functioning bit
 (45 10)  (1009 218)  (1009 218)  LC_5 Logic Functioning bit
 (31 11)  (995 219)  (995 219)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1000 219)  (1000 219)  LC_5 Logic Functioning bit
 (37 11)  (1001 219)  (1001 219)  LC_5 Logic Functioning bit
 (38 11)  (1002 219)  (1002 219)  LC_5 Logic Functioning bit
 (39 11)  (1003 219)  (1003 219)  LC_5 Logic Functioning bit
 (52 11)  (1016 219)  (1016 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (986 220)  (986 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (987 220)  (987 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (24 12)  (988 220)  (988 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (21 13)  (985 221)  (985 221)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (0 14)  (964 222)  (964 222)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 222)  (965 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (964 223)  (964 223)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r


RAM_Tile_19_13

 (8 9)  (1026 217)  (1026 217)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_b_7
 (9 9)  (1027 217)  (1027 217)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_b_7


LogicTile_20_13

 (11 0)  (1071 208)  (1071 208)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_b_2
 (13 0)  (1073 208)  (1073 208)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_b_2
 (12 1)  (1072 209)  (1072 209)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_b_2


LogicTile_12_12

 (9 0)  (645 192)  (645 192)  routing T_12_12.sp4_v_t_36 <X> T_12_12.sp4_h_r_1
 (27 0)  (663 192)  (663 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 192)  (664 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 192)  (665 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 192)  (667 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 192)  (668 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (670 192)  (670 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (673 192)  (673 192)  LC_0 Logic Functioning bit
 (39 0)  (675 192)  (675 192)  LC_0 Logic Functioning bit
 (22 1)  (658 193)  (658 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (660 193)  (660 193)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g0_2
 (25 1)  (661 193)  (661 193)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g0_2
 (31 1)  (667 193)  (667 193)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (673 193)  (673 193)  LC_0 Logic Functioning bit
 (39 1)  (675 193)  (675 193)  LC_0 Logic Functioning bit
 (27 2)  (663 194)  (663 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 194)  (664 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 194)  (665 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 194)  (668 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (42 2)  (678 194)  (678 194)  LC_1 Logic Functioning bit
 (50 2)  (686 194)  (686 194)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (662 195)  (662 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (663 195)  (663 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 195)  (664 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 195)  (665 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 195)  (667 195)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (4 6)  (640 198)  (640 198)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_v_t_38
 (6 6)  (642 198)  (642 198)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_v_t_38
 (22 7)  (658 199)  (658 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (660 199)  (660 199)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g1_6
 (8 8)  (644 200)  (644 200)  routing T_12_12.sp4_v_b_1 <X> T_12_12.sp4_h_r_7
 (9 8)  (645 200)  (645 200)  routing T_12_12.sp4_v_b_1 <X> T_12_12.sp4_h_r_7
 (10 8)  (646 200)  (646 200)  routing T_12_12.sp4_v_b_1 <X> T_12_12.sp4_h_r_7
 (15 12)  (651 204)  (651 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (17 12)  (653 204)  (653 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (654 204)  (654 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (25 12)  (661 204)  (661 204)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g3_2
 (15 13)  (651 205)  (651 205)  routing T_12_12.tnr_op_0 <X> T_12_12.lc_trk_g3_0
 (17 13)  (653 205)  (653 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (658 205)  (658 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (660 205)  (660 205)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g3_2


LogicTile_13_12

 (14 0)  (708 192)  (708 192)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (27 0)  (721 192)  (721 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 192)  (722 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 192)  (723 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 192)  (726 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 192)  (728 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 192)  (730 192)  LC_0 Logic Functioning bit
 (37 0)  (731 192)  (731 192)  LC_0 Logic Functioning bit
 (38 0)  (732 192)  (732 192)  LC_0 Logic Functioning bit
 (39 0)  (733 192)  (733 192)  LC_0 Logic Functioning bit
 (44 0)  (738 192)  (738 192)  LC_0 Logic Functioning bit
 (14 1)  (708 193)  (708 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (15 1)  (709 193)  (709 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (16 1)  (710 193)  (710 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (17 1)  (711 193)  (711 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (30 1)  (724 193)  (724 193)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 193)  (726 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (734 193)  (734 193)  LC_0 Logic Functioning bit
 (41 1)  (735 193)  (735 193)  LC_0 Logic Functioning bit
 (42 1)  (736 193)  (736 193)  LC_0 Logic Functioning bit
 (43 1)  (737 193)  (737 193)  LC_0 Logic Functioning bit
 (0 2)  (694 194)  (694 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (695 194)  (695 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (696 194)  (696 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (721 194)  (721 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 194)  (722 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 194)  (723 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 194)  (726 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (730 194)  (730 194)  LC_1 Logic Functioning bit
 (37 2)  (731 194)  (731 194)  LC_1 Logic Functioning bit
 (38 2)  (732 194)  (732 194)  LC_1 Logic Functioning bit
 (39 2)  (733 194)  (733 194)  LC_1 Logic Functioning bit
 (44 2)  (738 194)  (738 194)  LC_1 Logic Functioning bit
 (45 2)  (739 194)  (739 194)  LC_1 Logic Functioning bit
 (47 2)  (741 194)  (741 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (694 195)  (694 195)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (40 3)  (734 195)  (734 195)  LC_1 Logic Functioning bit
 (41 3)  (735 195)  (735 195)  LC_1 Logic Functioning bit
 (42 3)  (736 195)  (736 195)  LC_1 Logic Functioning bit
 (43 3)  (737 195)  (737 195)  LC_1 Logic Functioning bit
 (14 4)  (708 196)  (708 196)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g1_0
 (25 4)  (719 196)  (719 196)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g1_2
 (27 4)  (721 196)  (721 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 196)  (723 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 196)  (726 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 196)  (730 196)  LC_2 Logic Functioning bit
 (37 4)  (731 196)  (731 196)  LC_2 Logic Functioning bit
 (38 4)  (732 196)  (732 196)  LC_2 Logic Functioning bit
 (39 4)  (733 196)  (733 196)  LC_2 Logic Functioning bit
 (44 4)  (738 196)  (738 196)  LC_2 Logic Functioning bit
 (45 4)  (739 196)  (739 196)  LC_2 Logic Functioning bit
 (46 4)  (740 196)  (740 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (708 197)  (708 197)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g1_0
 (15 5)  (709 197)  (709 197)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g1_0
 (16 5)  (710 197)  (710 197)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g1_0
 (17 5)  (711 197)  (711 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (716 197)  (716 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (724 197)  (724 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (734 197)  (734 197)  LC_2 Logic Functioning bit
 (41 5)  (735 197)  (735 197)  LC_2 Logic Functioning bit
 (42 5)  (736 197)  (736 197)  LC_2 Logic Functioning bit
 (43 5)  (737 197)  (737 197)  LC_2 Logic Functioning bit
 (17 6)  (711 198)  (711 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 198)  (712 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (25 6)  (719 198)  (719 198)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g1_6
 (28 6)  (722 198)  (722 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 198)  (723 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 198)  (724 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 198)  (726 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (730 198)  (730 198)  LC_3 Logic Functioning bit
 (37 6)  (731 198)  (731 198)  LC_3 Logic Functioning bit
 (38 6)  (732 198)  (732 198)  LC_3 Logic Functioning bit
 (39 6)  (733 198)  (733 198)  LC_3 Logic Functioning bit
 (44 6)  (738 198)  (738 198)  LC_3 Logic Functioning bit
 (22 7)  (716 199)  (716 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (724 199)  (724 199)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (734 199)  (734 199)  LC_3 Logic Functioning bit
 (41 7)  (735 199)  (735 199)  LC_3 Logic Functioning bit
 (42 7)  (736 199)  (736 199)  LC_3 Logic Functioning bit
 (43 7)  (737 199)  (737 199)  LC_3 Logic Functioning bit
 (27 8)  (721 200)  (721 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 200)  (722 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 200)  (723 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 200)  (724 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 200)  (726 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (730 200)  (730 200)  LC_4 Logic Functioning bit
 (37 8)  (731 200)  (731 200)  LC_4 Logic Functioning bit
 (38 8)  (732 200)  (732 200)  LC_4 Logic Functioning bit
 (39 8)  (733 200)  (733 200)  LC_4 Logic Functioning bit
 (44 8)  (738 200)  (738 200)  LC_4 Logic Functioning bit
 (45 8)  (739 200)  (739 200)  LC_4 Logic Functioning bit
 (47 8)  (741 200)  (741 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (734 201)  (734 201)  LC_4 Logic Functioning bit
 (41 9)  (735 201)  (735 201)  LC_4 Logic Functioning bit
 (42 9)  (736 201)  (736 201)  LC_4 Logic Functioning bit
 (43 9)  (737 201)  (737 201)  LC_4 Logic Functioning bit
 (25 10)  (719 202)  (719 202)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (27 10)  (721 202)  (721 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 202)  (723 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 202)  (724 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 202)  (726 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (730 202)  (730 202)  LC_5 Logic Functioning bit
 (37 10)  (731 202)  (731 202)  LC_5 Logic Functioning bit
 (38 10)  (732 202)  (732 202)  LC_5 Logic Functioning bit
 (39 10)  (733 202)  (733 202)  LC_5 Logic Functioning bit
 (44 10)  (738 202)  (738 202)  LC_5 Logic Functioning bit
 (45 10)  (739 202)  (739 202)  LC_5 Logic Functioning bit
 (22 11)  (716 203)  (716 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (719 203)  (719 203)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (40 11)  (734 203)  (734 203)  LC_5 Logic Functioning bit
 (41 11)  (735 203)  (735 203)  LC_5 Logic Functioning bit
 (42 11)  (736 203)  (736 203)  LC_5 Logic Functioning bit
 (43 11)  (737 203)  (737 203)  LC_5 Logic Functioning bit
 (46 11)  (740 203)  (740 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (711 204)  (711 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 204)  (712 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (27 12)  (721 204)  (721 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 204)  (723 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 204)  (724 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 204)  (726 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (730 204)  (730 204)  LC_6 Logic Functioning bit
 (37 12)  (731 204)  (731 204)  LC_6 Logic Functioning bit
 (38 12)  (732 204)  (732 204)  LC_6 Logic Functioning bit
 (39 12)  (733 204)  (733 204)  LC_6 Logic Functioning bit
 (44 12)  (738 204)  (738 204)  LC_6 Logic Functioning bit
 (45 12)  (739 204)  (739 204)  LC_6 Logic Functioning bit
 (47 12)  (741 204)  (741 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (716 205)  (716 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (718 205)  (718 205)  routing T_13_12.tnl_op_2 <X> T_13_12.lc_trk_g3_2
 (25 13)  (719 205)  (719 205)  routing T_13_12.tnl_op_2 <X> T_13_12.lc_trk_g3_2
 (30 13)  (724 205)  (724 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (734 205)  (734 205)  LC_6 Logic Functioning bit
 (41 13)  (735 205)  (735 205)  LC_6 Logic Functioning bit
 (42 13)  (736 205)  (736 205)  LC_6 Logic Functioning bit
 (43 13)  (737 205)  (737 205)  LC_6 Logic Functioning bit
 (0 14)  (694 206)  (694 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 206)  (695 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (708 206)  (708 206)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g3_4
 (21 14)  (715 206)  (715 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (716 206)  (716 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (721 206)  (721 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 206)  (722 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 206)  (723 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 206)  (724 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 206)  (726 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (730 206)  (730 206)  LC_7 Logic Functioning bit
 (37 14)  (731 206)  (731 206)  LC_7 Logic Functioning bit
 (38 14)  (732 206)  (732 206)  LC_7 Logic Functioning bit
 (39 14)  (733 206)  (733 206)  LC_7 Logic Functioning bit
 (44 14)  (738 206)  (738 206)  LC_7 Logic Functioning bit
 (45 14)  (739 206)  (739 206)  LC_7 Logic Functioning bit
 (47 14)  (741 206)  (741 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (711 207)  (711 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (724 207)  (724 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (734 207)  (734 207)  LC_7 Logic Functioning bit
 (41 15)  (735 207)  (735 207)  LC_7 Logic Functioning bit
 (42 15)  (736 207)  (736 207)  LC_7 Logic Functioning bit
 (43 15)  (737 207)  (737 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (28 0)  (776 192)  (776 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 192)  (777 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 192)  (778 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 192)  (780 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (785 192)  (785 192)  LC_0 Logic Functioning bit
 (39 0)  (787 192)  (787 192)  LC_0 Logic Functioning bit
 (41 0)  (789 192)  (789 192)  LC_0 Logic Functioning bit
 (43 0)  (791 192)  (791 192)  LC_0 Logic Functioning bit
 (37 1)  (785 193)  (785 193)  LC_0 Logic Functioning bit
 (39 1)  (787 193)  (787 193)  LC_0 Logic Functioning bit
 (41 1)  (789 193)  (789 193)  LC_0 Logic Functioning bit
 (43 1)  (791 193)  (791 193)  LC_0 Logic Functioning bit
 (49 1)  (797 193)  (797 193)  Carry_In_Mux bit 

 (15 2)  (763 194)  (763 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (17 2)  (765 194)  (765 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (766 194)  (766 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (25 2)  (773 194)  (773 194)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (22 3)  (770 195)  (770 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (772 195)  (772 195)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (14 6)  (762 198)  (762 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (21 6)  (769 198)  (769 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 6)  (770 198)  (770 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (772 198)  (772 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (15 7)  (763 199)  (763 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (765 199)  (765 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (11 8)  (759 200)  (759 200)  routing T_14_12.sp4_h_r_3 <X> T_14_12.sp4_v_b_8
 (15 10)  (763 202)  (763 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (17 10)  (765 202)  (765 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (766 202)  (766 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (26 12)  (774 204)  (774 204)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 204)  (777 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 204)  (778 204)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 204)  (779 204)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 204)  (780 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 204)  (782 204)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 204)  (783 204)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_6
 (40 12)  (788 204)  (788 204)  LC_6 Logic Functioning bit
 (51 12)  (799 204)  (799 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (774 205)  (774 205)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 205)  (775 205)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 205)  (777 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (780 205)  (780 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (783 205)  (783 205)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_6
 (48 13)  (796 205)  (796 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_15_12

 (14 0)  (816 192)  (816 192)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (31 0)  (833 192)  (833 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 192)  (834 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 192)  (835 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 192)  (836 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 192)  (838 192)  LC_0 Logic Functioning bit
 (37 0)  (839 192)  (839 192)  LC_0 Logic Functioning bit
 (38 0)  (840 192)  (840 192)  LC_0 Logic Functioning bit
 (39 0)  (841 192)  (841 192)  LC_0 Logic Functioning bit
 (45 0)  (847 192)  (847 192)  LC_0 Logic Functioning bit
 (53 0)  (855 192)  (855 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (817 193)  (817 193)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (819 193)  (819 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (36 1)  (838 193)  (838 193)  LC_0 Logic Functioning bit
 (37 1)  (839 193)  (839 193)  LC_0 Logic Functioning bit
 (38 1)  (840 193)  (840 193)  LC_0 Logic Functioning bit
 (39 1)  (841 193)  (841 193)  LC_0 Logic Functioning bit
 (0 2)  (802 194)  (802 194)  routing T_15_12.glb_netwk_7 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (803 194)  (803 194)  routing T_15_12.glb_netwk_7 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (804 194)  (804 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (833 194)  (833 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 194)  (834 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 194)  (835 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 194)  (836 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 194)  (838 194)  LC_1 Logic Functioning bit
 (37 2)  (839 194)  (839 194)  LC_1 Logic Functioning bit
 (38 2)  (840 194)  (840 194)  LC_1 Logic Functioning bit
 (39 2)  (841 194)  (841 194)  LC_1 Logic Functioning bit
 (45 2)  (847 194)  (847 194)  LC_1 Logic Functioning bit
 (0 3)  (802 195)  (802 195)  routing T_15_12.glb_netwk_7 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (36 3)  (838 195)  (838 195)  LC_1 Logic Functioning bit
 (37 3)  (839 195)  (839 195)  LC_1 Logic Functioning bit
 (38 3)  (840 195)  (840 195)  LC_1 Logic Functioning bit
 (39 3)  (841 195)  (841 195)  LC_1 Logic Functioning bit
 (48 3)  (850 195)  (850 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (31 4)  (833 196)  (833 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 196)  (834 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 196)  (835 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 196)  (836 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 196)  (838 196)  LC_2 Logic Functioning bit
 (37 4)  (839 196)  (839 196)  LC_2 Logic Functioning bit
 (38 4)  (840 196)  (840 196)  LC_2 Logic Functioning bit
 (39 4)  (841 196)  (841 196)  LC_2 Logic Functioning bit
 (45 4)  (847 196)  (847 196)  LC_2 Logic Functioning bit
 (31 5)  (833 197)  (833 197)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 197)  (838 197)  LC_2 Logic Functioning bit
 (37 5)  (839 197)  (839 197)  LC_2 Logic Functioning bit
 (38 5)  (840 197)  (840 197)  LC_2 Logic Functioning bit
 (39 5)  (841 197)  (841 197)  LC_2 Logic Functioning bit
 (52 5)  (854 197)  (854 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (833 198)  (833 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 198)  (834 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 198)  (835 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 198)  (836 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 198)  (838 198)  LC_3 Logic Functioning bit
 (37 6)  (839 198)  (839 198)  LC_3 Logic Functioning bit
 (38 6)  (840 198)  (840 198)  LC_3 Logic Functioning bit
 (39 6)  (841 198)  (841 198)  LC_3 Logic Functioning bit
 (45 6)  (847 198)  (847 198)  LC_3 Logic Functioning bit
 (31 7)  (833 199)  (833 199)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 199)  (838 199)  LC_3 Logic Functioning bit
 (37 7)  (839 199)  (839 199)  LC_3 Logic Functioning bit
 (38 7)  (840 199)  (840 199)  LC_3 Logic Functioning bit
 (39 7)  (841 199)  (841 199)  LC_3 Logic Functioning bit
 (51 7)  (853 199)  (853 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 10)  (831 202)  (831 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (838 202)  (838 202)  LC_5 Logic Functioning bit
 (38 10)  (840 202)  (840 202)  LC_5 Logic Functioning bit
 (41 10)  (843 202)  (843 202)  LC_5 Logic Functioning bit
 (43 10)  (845 202)  (845 202)  LC_5 Logic Functioning bit
 (45 10)  (847 202)  (847 202)  LC_5 Logic Functioning bit
 (36 11)  (838 203)  (838 203)  LC_5 Logic Functioning bit
 (38 11)  (840 203)  (840 203)  LC_5 Logic Functioning bit
 (41 11)  (843 203)  (843 203)  LC_5 Logic Functioning bit
 (43 11)  (845 203)  (845 203)  LC_5 Logic Functioning bit
 (0 14)  (802 206)  (802 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 206)  (803 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (816 206)  (816 206)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (17 14)  (819 206)  (819 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (820 206)  (820 206)  routing T_15_12.bnl_op_5 <X> T_15_12.lc_trk_g3_5
 (21 14)  (823 206)  (823 206)  routing T_15_12.bnl_op_7 <X> T_15_12.lc_trk_g3_7
 (22 14)  (824 206)  (824 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (827 206)  (827 206)  routing T_15_12.bnl_op_6 <X> T_15_12.lc_trk_g3_6
 (14 15)  (816 207)  (816 207)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (819 207)  (819 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (820 207)  (820 207)  routing T_15_12.bnl_op_5 <X> T_15_12.lc_trk_g3_5
 (21 15)  (823 207)  (823 207)  routing T_15_12.bnl_op_7 <X> T_15_12.lc_trk_g3_7
 (22 15)  (824 207)  (824 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (827 207)  (827 207)  routing T_15_12.bnl_op_6 <X> T_15_12.lc_trk_g3_6


LogicTile_16_12

 (14 0)  (870 192)  (870 192)  routing T_16_12.bnr_op_0 <X> T_16_12.lc_trk_g0_0
 (14 1)  (870 193)  (870 193)  routing T_16_12.bnr_op_0 <X> T_16_12.lc_trk_g0_0
 (17 1)  (873 193)  (873 193)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (856 194)  (856 194)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (857 194)  (857 194)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (858 194)  (858 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (867 194)  (867 194)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_t_39
 (13 2)  (869 194)  (869 194)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_t_39
 (29 2)  (885 194)  (885 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (892 194)  (892 194)  LC_1 Logic Functioning bit
 (38 2)  (894 194)  (894 194)  LC_1 Logic Functioning bit
 (41 2)  (897 194)  (897 194)  LC_1 Logic Functioning bit
 (43 2)  (899 194)  (899 194)  LC_1 Logic Functioning bit
 (45 2)  (901 194)  (901 194)  LC_1 Logic Functioning bit
 (0 3)  (856 195)  (856 195)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (12 3)  (868 195)  (868 195)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_t_39
 (36 3)  (892 195)  (892 195)  LC_1 Logic Functioning bit
 (38 3)  (894 195)  (894 195)  LC_1 Logic Functioning bit
 (41 3)  (897 195)  (897 195)  LC_1 Logic Functioning bit
 (43 3)  (899 195)  (899 195)  LC_1 Logic Functioning bit
 (9 4)  (865 196)  (865 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4
 (10 4)  (866 196)  (866 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4
 (13 7)  (869 199)  (869 199)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_l_40
 (5 8)  (861 200)  (861 200)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (8 8)  (864 200)  (864 200)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_h_r_7
 (4 9)  (860 201)  (860 201)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (6 9)  (862 201)  (862 201)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (6 13)  (862 205)  (862 205)  routing T_16_12.sp4_h_l_44 <X> T_16_12.sp4_h_r_9
 (0 14)  (856 206)  (856 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 206)  (857 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_12

 (9 0)  (919 192)  (919 192)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_1
 (10 0)  (920 192)  (920 192)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_1
 (15 0)  (925 192)  (925 192)  routing T_17_12.bot_op_1 <X> T_17_12.lc_trk_g0_1
 (17 0)  (927 192)  (927 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (910 194)  (910 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (911 194)  (911 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (912 194)  (912 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (931 194)  (931 194)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g0_7
 (22 2)  (932 194)  (932 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (933 194)  (933 194)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g0_7
 (25 2)  (935 194)  (935 194)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (0 3)  (910 195)  (910 195)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (22 3)  (932 195)  (932 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (933 195)  (933 195)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (25 3)  (935 195)  (935 195)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (14 4)  (924 196)  (924 196)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (15 4)  (925 196)  (925 196)  routing T_17_12.bot_op_1 <X> T_17_12.lc_trk_g1_1
 (17 4)  (927 196)  (927 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (931 196)  (931 196)  routing T_17_12.sp4_v_b_3 <X> T_17_12.lc_trk_g1_3
 (22 4)  (932 196)  (932 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (933 196)  (933 196)  routing T_17_12.sp4_v_b_3 <X> T_17_12.lc_trk_g1_3
 (27 4)  (937 196)  (937 196)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 196)  (939 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 196)  (941 196)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 196)  (942 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (945 196)  (945 196)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.input_2_2
 (36 4)  (946 196)  (946 196)  LC_2 Logic Functioning bit
 (41 4)  (951 196)  (951 196)  LC_2 Logic Functioning bit
 (43 4)  (953 196)  (953 196)  LC_2 Logic Functioning bit
 (45 4)  (955 196)  (955 196)  LC_2 Logic Functioning bit
 (14 5)  (924 197)  (924 197)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (16 5)  (926 197)  (926 197)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (17 5)  (927 197)  (927 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (937 197)  (937 197)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 197)  (939 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 197)  (941 197)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 197)  (942 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (943 197)  (943 197)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.input_2_2
 (36 5)  (946 197)  (946 197)  LC_2 Logic Functioning bit
 (38 5)  (948 197)  (948 197)  LC_2 Logic Functioning bit
 (41 5)  (951 197)  (951 197)  LC_2 Logic Functioning bit
 (43 5)  (953 197)  (953 197)  LC_2 Logic Functioning bit
 (48 5)  (958 197)  (958 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 8)  (914 200)  (914 200)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_6
 (16 11)  (926 203)  (926 203)  routing T_17_12.sp12_v_b_12 <X> T_17_12.lc_trk_g2_4
 (17 11)  (927 203)  (927 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (0 14)  (910 206)  (910 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 206)  (911 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (939 206)  (939 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 206)  (940 206)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 206)  (942 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 206)  (944 206)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (41 14)  (951 206)  (951 206)  LC_7 Logic Functioning bit
 (43 14)  (953 206)  (953 206)  LC_7 Logic Functioning bit
 (45 14)  (955 206)  (955 206)  LC_7 Logic Functioning bit
 (29 15)  (939 207)  (939 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 207)  (940 207)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 207)  (941 207)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (946 207)  (946 207)  LC_7 Logic Functioning bit
 (38 15)  (948 207)  (948 207)  LC_7 Logic Functioning bit
 (41 15)  (951 207)  (951 207)  LC_7 Logic Functioning bit
 (43 15)  (953 207)  (953 207)  LC_7 Logic Functioning bit
 (52 15)  (962 207)  (962 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_12

 (31 0)  (995 192)  (995 192)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 192)  (996 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 192)  (1000 192)  LC_0 Logic Functioning bit
 (37 0)  (1001 192)  (1001 192)  LC_0 Logic Functioning bit
 (38 0)  (1002 192)  (1002 192)  LC_0 Logic Functioning bit
 (39 0)  (1003 192)  (1003 192)  LC_0 Logic Functioning bit
 (45 0)  (1009 192)  (1009 192)  LC_0 Logic Functioning bit
 (36 1)  (1000 193)  (1000 193)  LC_0 Logic Functioning bit
 (37 1)  (1001 193)  (1001 193)  LC_0 Logic Functioning bit
 (38 1)  (1002 193)  (1002 193)  LC_0 Logic Functioning bit
 (39 1)  (1003 193)  (1003 193)  LC_0 Logic Functioning bit
 (51 1)  (1015 193)  (1015 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (964 194)  (964 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (965 194)  (965 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (966 194)  (966 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (979 194)  (979 194)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (17 2)  (981 194)  (981 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (995 194)  (995 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 194)  (996 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (998 194)  (998 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 194)  (1000 194)  LC_1 Logic Functioning bit
 (37 2)  (1001 194)  (1001 194)  LC_1 Logic Functioning bit
 (38 2)  (1002 194)  (1002 194)  LC_1 Logic Functioning bit
 (39 2)  (1003 194)  (1003 194)  LC_1 Logic Functioning bit
 (45 2)  (1009 194)  (1009 194)  LC_1 Logic Functioning bit
 (0 3)  (964 195)  (964 195)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (18 3)  (982 195)  (982 195)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (36 3)  (1000 195)  (1000 195)  LC_1 Logic Functioning bit
 (37 3)  (1001 195)  (1001 195)  LC_1 Logic Functioning bit
 (38 3)  (1002 195)  (1002 195)  LC_1 Logic Functioning bit
 (39 3)  (1003 195)  (1003 195)  LC_1 Logic Functioning bit
 (52 3)  (1016 195)  (1016 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (964 196)  (964 196)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (965 196)  (965 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (978 196)  (978 196)  routing T_18_12.wire_logic_cluster/lc_0/out <X> T_18_12.lc_trk_g1_0
 (1 5)  (965 197)  (965 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (17 5)  (981 197)  (981 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (981 198)  (981 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (982 198)  (982 198)  routing T_18_12.wire_logic_cluster/lc_5/out <X> T_18_12.lc_trk_g1_5
 (32 6)  (996 198)  (996 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 198)  (997 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 198)  (998 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 198)  (1000 198)  LC_3 Logic Functioning bit
 (37 6)  (1001 198)  (1001 198)  LC_3 Logic Functioning bit
 (38 6)  (1002 198)  (1002 198)  LC_3 Logic Functioning bit
 (39 6)  (1003 198)  (1003 198)  LC_3 Logic Functioning bit
 (45 6)  (1009 198)  (1009 198)  LC_3 Logic Functioning bit
 (4 7)  (968 199)  (968 199)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_h_l_38
 (6 7)  (970 199)  (970 199)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_h_l_38
 (36 7)  (1000 199)  (1000 199)  LC_3 Logic Functioning bit
 (37 7)  (1001 199)  (1001 199)  LC_3 Logic Functioning bit
 (38 7)  (1002 199)  (1002 199)  LC_3 Logic Functioning bit
 (39 7)  (1003 199)  (1003 199)  LC_3 Logic Functioning bit
 (47 7)  (1011 199)  (1011 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (19 8)  (983 200)  (983 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (32 8)  (996 200)  (996 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (998 200)  (998 200)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 200)  (1000 200)  LC_4 Logic Functioning bit
 (37 8)  (1001 200)  (1001 200)  LC_4 Logic Functioning bit
 (38 8)  (1002 200)  (1002 200)  LC_4 Logic Functioning bit
 (39 8)  (1003 200)  (1003 200)  LC_4 Logic Functioning bit
 (45 8)  (1009 200)  (1009 200)  LC_4 Logic Functioning bit
 (53 8)  (1017 200)  (1017 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (986 201)  (986 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (987 201)  (987 201)  routing T_18_12.sp4_v_b_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (988 201)  (988 201)  routing T_18_12.sp4_v_b_42 <X> T_18_12.lc_trk_g2_2
 (36 9)  (1000 201)  (1000 201)  LC_4 Logic Functioning bit
 (37 9)  (1001 201)  (1001 201)  LC_4 Logic Functioning bit
 (38 9)  (1002 201)  (1002 201)  LC_4 Logic Functioning bit
 (39 9)  (1003 201)  (1003 201)  LC_4 Logic Functioning bit
 (19 10)  (983 202)  (983 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (989 202)  (989 202)  routing T_18_12.wire_logic_cluster/lc_6/out <X> T_18_12.lc_trk_g2_6
 (31 10)  (995 202)  (995 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 202)  (996 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 202)  (997 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 202)  (1000 202)  LC_5 Logic Functioning bit
 (37 10)  (1001 202)  (1001 202)  LC_5 Logic Functioning bit
 (38 10)  (1002 202)  (1002 202)  LC_5 Logic Functioning bit
 (39 10)  (1003 202)  (1003 202)  LC_5 Logic Functioning bit
 (45 10)  (1009 202)  (1009 202)  LC_5 Logic Functioning bit
 (22 11)  (986 203)  (986 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (995 203)  (995 203)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1000 203)  (1000 203)  LC_5 Logic Functioning bit
 (37 11)  (1001 203)  (1001 203)  LC_5 Logic Functioning bit
 (38 11)  (1002 203)  (1002 203)  LC_5 Logic Functioning bit
 (39 11)  (1003 203)  (1003 203)  LC_5 Logic Functioning bit
 (47 11)  (1011 203)  (1011 203)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (981 204)  (981 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 204)  (982 204)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g3_1
 (32 12)  (996 204)  (996 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 204)  (997 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (998 204)  (998 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 204)  (1000 204)  LC_6 Logic Functioning bit
 (37 12)  (1001 204)  (1001 204)  LC_6 Logic Functioning bit
 (38 12)  (1002 204)  (1002 204)  LC_6 Logic Functioning bit
 (39 12)  (1003 204)  (1003 204)  LC_6 Logic Functioning bit
 (45 12)  (1009 204)  (1009 204)  LC_6 Logic Functioning bit
 (22 13)  (986 205)  (986 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (995 205)  (995 205)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1000 205)  (1000 205)  LC_6 Logic Functioning bit
 (37 13)  (1001 205)  (1001 205)  LC_6 Logic Functioning bit
 (38 13)  (1002 205)  (1002 205)  LC_6 Logic Functioning bit
 (39 13)  (1003 205)  (1003 205)  LC_6 Logic Functioning bit
 (48 13)  (1012 205)  (1012 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (964 206)  (964 206)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 206)  (965 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (964 207)  (964 207)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r


RAM_Tile_19_12

 (0 0)  (1018 192)  (1018 192)  Negative Clock bit

 (7 1)  (1025 193)  (1025 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1040 193)  (1040 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1041 193)  (1041 193)  routing T_19_12.sp12_h_r_18 <X> T_19_12.lc_trk_g0_2
 (25 1)  (1043 193)  (1043 193)  routing T_19_12.sp12_h_r_18 <X> T_19_12.lc_trk_g0_2
 (26 1)  (1044 193)  (1044 193)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.input0_0
 (29 1)  (1047 193)  (1047 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1018 194)  (1018 194)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_bram/ram/WCLK
 (1 2)  (1019 194)  (1019 194)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_bram/ram/WCLK
 (2 2)  (1020 194)  (1020 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (27 2)  (1045 194)  (1045 194)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_bram/ram/WDATA_6
 (29 2)  (1047 194)  (1047 194)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_6
 (0 3)  (1018 195)  (1018 195)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_bram/ram/WCLK
 (7 3)  (1025 195)  (1025 195)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1040 195)  (1040 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1041 195)  (1041 195)  routing T_19_12.sp12_h_l_21 <X> T_19_12.lc_trk_g0_6
 (25 3)  (1043 195)  (1043 195)  routing T_19_12.sp12_h_l_21 <X> T_19_12.lc_trk_g0_6
 (27 3)  (1045 195)  (1045 195)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.input0_1
 (29 3)  (1047 195)  (1047 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (30 3)  (1048 195)  (1048 195)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_bram/ram/WDATA_6
 (37 3)  (1055 195)  (1055 195)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (1018 196)  (1018 196)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_bram/ram/WCLKE
 (1 4)  (1019 196)  (1019 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (22 4)  (1040 196)  (1040 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1018 197)  (1018 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_bram/ram/WCLKE
 (1 5)  (1019 197)  (1019 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_bram/ram/WCLKE
 (14 5)  (1032 197)  (1032 197)  routing T_19_12.sp12_h_r_16 <X> T_19_12.lc_trk_g1_0
 (16 5)  (1034 197)  (1034 197)  routing T_19_12.sp12_h_r_16 <X> T_19_12.lc_trk_g1_0
 (17 5)  (1035 197)  (1035 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1039 197)  (1039 197)  routing T_19_12.sp4_r_v_b_27 <X> T_19_12.lc_trk_g1_3
 (27 5)  (1045 197)  (1045 197)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.input0_2
 (28 5)  (1046 197)  (1046 197)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.input0_2
 (29 5)  (1047 197)  (1047 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1035 198)  (1035 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1044 198)  (1044 198)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.input0_3
 (27 6)  (1045 198)  (1045 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_bram/ram/WDATA_4
 (28 6)  (1046 198)  (1046 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_bram/ram/WDATA_4
 (29 6)  (1047 198)  (1047 198)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (1048 198)  (1048 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_bram/ram/WDATA_4
 (16 7)  (1034 199)  (1034 199)  routing T_19_12.sp12_h_r_12 <X> T_19_12.lc_trk_g1_4
 (17 7)  (1035 199)  (1035 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1036 199)  (1036 199)  routing T_19_12.sp4_r_v_b_29 <X> T_19_12.lc_trk_g1_5
 (27 7)  (1045 199)  (1045 199)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.input0_3
 (29 7)  (1047 199)  (1047 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (30 7)  (1048 199)  (1048 199)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_bram/ram/WDATA_4
 (40 7)  (1058 199)  (1058 199)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_4 sp12_v_t_21
 (15 8)  (1033 200)  (1033 200)  routing T_19_12.sp4_h_l_28 <X> T_19_12.lc_trk_g2_1
 (16 8)  (1034 200)  (1034 200)  routing T_19_12.sp4_h_l_28 <X> T_19_12.lc_trk_g2_1
 (17 8)  (1035 200)  (1035 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1036 200)  (1036 200)  routing T_19_12.sp4_h_l_28 <X> T_19_12.lc_trk_g2_1
 (25 8)  (1043 200)  (1043 200)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (8 9)  (1026 201)  (1026 201)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_v_b_7
 (9 9)  (1027 201)  (1027 201)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_v_b_7
 (18 9)  (1036 201)  (1036 201)  routing T_19_12.sp4_h_l_28 <X> T_19_12.lc_trk_g2_1
 (22 9)  (1040 201)  (1040 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1041 201)  (1041 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (24 9)  (1042 201)  (1042 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (25 9)  (1043 201)  (1043 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (26 9)  (1044 201)  (1044 201)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input0_4
 (28 9)  (1046 201)  (1046 201)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input0_4
 (29 9)  (1047 201)  (1047 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (14 10)  (1032 202)  (1032 202)  routing T_19_12.sp4_v_b_28 <X> T_19_12.lc_trk_g2_4
 (22 10)  (1040 202)  (1040 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1044 202)  (1044 202)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input0_5
 (28 10)  (1046 202)  (1046 202)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_bram/ram/WDATA_2
 (29 10)  (1047 202)  (1047 202)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_4 wire_bram/ram/WDATA_2
 (30 10)  (1048 202)  (1048 202)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_bram/ram/WDATA_2
 (39 10)  (1057 202)  (1057 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (16 11)  (1034 203)  (1034 203)  routing T_19_12.sp4_v_b_28 <X> T_19_12.lc_trk_g2_4
 (17 11)  (1035 203)  (1035 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 11)  (1045 203)  (1045 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input0_5
 (28 11)  (1046 203)  (1046 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input0_5
 (29 11)  (1047 203)  (1047 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (4 12)  (1022 204)  (1022 204)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9
 (6 12)  (1024 204)  (1024 204)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9
 (15 12)  (1033 204)  (1033 204)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g3_1
 (16 12)  (1034 204)  (1034 204)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g3_1
 (17 12)  (1035 204)  (1035 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1039 204)  (1039 204)  routing T_19_12.sp4_h_l_30 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1040 204)  (1040 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1041 204)  (1041 204)  routing T_19_12.sp4_h_l_30 <X> T_19_12.lc_trk_g3_3
 (24 12)  (1042 204)  (1042 204)  routing T_19_12.sp4_h_l_30 <X> T_19_12.lc_trk_g3_3
 (26 12)  (1044 204)  (1044 204)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input0_6
 (5 13)  (1023 205)  (1023 205)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9
 (18 13)  (1036 205)  (1036 205)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g3_1
 (21 13)  (1039 205)  (1039 205)  routing T_19_12.sp4_h_l_30 <X> T_19_12.lc_trk_g3_3
 (26 13)  (1044 205)  (1044 205)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input0_6
 (29 13)  (1047 205)  (1047 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (0 14)  (1018 206)  (1018 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_bram/ram/WE
 (1 14)  (1019 206)  (1019 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1032 206)  (1032 206)  routing T_19_12.sp4_h_r_44 <X> T_19_12.lc_trk_g3_4
 (15 14)  (1033 206)  (1033 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (16 14)  (1034 206)  (1034 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (17 14)  (1035 206)  (1035 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1036 206)  (1036 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (22 14)  (1040 206)  (1040 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (1045 206)  (1045 206)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_bram/ram/WDATA_0
 (29 14)  (1047 206)  (1047 206)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_5 wire_bram/ram/WDATA_0
 (30 14)  (1048 206)  (1048 206)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_bram/ram/WDATA_0
 (35 14)  (1053 206)  (1053 206)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input2_7
 (39 14)  (1057 206)  (1057 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (0 15)  (1018 207)  (1018 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_bram/ram/WE
 (1 15)  (1019 207)  (1019 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_bram/ram/WE
 (14 15)  (1032 207)  (1032 207)  routing T_19_12.sp4_h_r_44 <X> T_19_12.lc_trk_g3_4
 (15 15)  (1033 207)  (1033 207)  routing T_19_12.sp4_h_r_44 <X> T_19_12.lc_trk_g3_4
 (16 15)  (1034 207)  (1034 207)  routing T_19_12.sp4_h_r_44 <X> T_19_12.lc_trk_g3_4
 (17 15)  (1035 207)  (1035 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1036 207)  (1036 207)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (28 15)  (1046 207)  (1046 207)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.input0_7
 (29 15)  (1047 207)  (1047 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1050 207)  (1050 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1051 207)  (1051 207)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input2_7
 (35 15)  (1053 207)  (1053 207)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input2_7


LogicTile_20_12

 (12 10)  (1072 202)  (1072 202)  routing T_20_12.sp4_v_b_8 <X> T_20_12.sp4_h_l_45


LogicTile_12_11

 (0 2)  (636 178)  (636 178)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (637 178)  (637 178)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (638 178)  (638 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 179)  (636 179)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (15 4)  (651 180)  (651 180)  routing T_12_11.top_op_1 <X> T_12_11.lc_trk_g1_1
 (17 4)  (653 180)  (653 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (654 181)  (654 181)  routing T_12_11.top_op_1 <X> T_12_11.lc_trk_g1_1
 (22 5)  (658 181)  (658 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (659 181)  (659 181)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g1_2
 (24 5)  (660 181)  (660 181)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g1_2
 (22 8)  (658 184)  (658 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (660 184)  (660 184)  routing T_12_11.tnr_op_3 <X> T_12_11.lc_trk_g2_3
 (15 12)  (651 188)  (651 188)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g3_1
 (16 12)  (652 188)  (652 188)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g3_1
 (17 12)  (653 188)  (653 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (654 188)  (654 188)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g3_1
 (28 12)  (664 188)  (664 188)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 188)  (665 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (668 188)  (668 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 188)  (670 188)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (38 12)  (674 188)  (674 188)  LC_6 Logic Functioning bit
 (41 12)  (677 188)  (677 188)  LC_6 Logic Functioning bit
 (43 12)  (679 188)  (679 188)  LC_6 Logic Functioning bit
 (45 12)  (681 188)  (681 188)  LC_6 Logic Functioning bit
 (27 13)  (663 189)  (663 189)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 189)  (665 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (666 189)  (666 189)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (667 189)  (667 189)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (668 189)  (668 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (669 189)  (669 189)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_6
 (34 13)  (670 189)  (670 189)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_6
 (36 13)  (672 189)  (672 189)  LC_6 Logic Functioning bit
 (38 13)  (674 189)  (674 189)  LC_6 Logic Functioning bit
 (41 13)  (677 189)  (677 189)  LC_6 Logic Functioning bit
 (43 13)  (679 189)  (679 189)  LC_6 Logic Functioning bit
 (48 13)  (684 189)  (684 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (636 190)  (636 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 190)  (637 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_11

 (0 0)  (694 176)  (694 176)  Negative Clock bit

 (25 0)  (719 176)  (719 176)  routing T_13_11.sp12_h_r_2 <X> T_13_11.lc_trk_g0_2
 (32 0)  (726 176)  (726 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 176)  (727 176)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 176)  (730 176)  LC_0 Logic Functioning bit
 (37 0)  (731 176)  (731 176)  LC_0 Logic Functioning bit
 (38 0)  (732 176)  (732 176)  LC_0 Logic Functioning bit
 (39 0)  (733 176)  (733 176)  LC_0 Logic Functioning bit
 (45 0)  (739 176)  (739 176)  LC_0 Logic Functioning bit
 (52 0)  (746 176)  (746 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (716 177)  (716 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (718 177)  (718 177)  routing T_13_11.sp12_h_r_2 <X> T_13_11.lc_trk_g0_2
 (25 1)  (719 177)  (719 177)  routing T_13_11.sp12_h_r_2 <X> T_13_11.lc_trk_g0_2
 (36 1)  (730 177)  (730 177)  LC_0 Logic Functioning bit
 (37 1)  (731 177)  (731 177)  LC_0 Logic Functioning bit
 (38 1)  (732 177)  (732 177)  LC_0 Logic Functioning bit
 (39 1)  (733 177)  (733 177)  LC_0 Logic Functioning bit
 (0 2)  (694 178)  (694 178)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (695 178)  (695 178)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (696 178)  (696 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (705 178)  (705 178)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (13 2)  (707 178)  (707 178)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (16 2)  (710 178)  (710 178)  routing T_13_11.sp12_h_r_13 <X> T_13_11.lc_trk_g0_5
 (17 2)  (711 178)  (711 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (31 2)  (725 178)  (725 178)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 178)  (726 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 178)  (727 178)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 178)  (728 178)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 178)  (730 178)  LC_1 Logic Functioning bit
 (37 2)  (731 178)  (731 178)  LC_1 Logic Functioning bit
 (38 2)  (732 178)  (732 178)  LC_1 Logic Functioning bit
 (39 2)  (733 178)  (733 178)  LC_1 Logic Functioning bit
 (45 2)  (739 178)  (739 178)  LC_1 Logic Functioning bit
 (52 2)  (746 178)  (746 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (694 179)  (694 179)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (12 3)  (706 179)  (706 179)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (31 3)  (725 179)  (725 179)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 179)  (730 179)  LC_1 Logic Functioning bit
 (37 3)  (731 179)  (731 179)  LC_1 Logic Functioning bit
 (38 3)  (732 179)  (732 179)  LC_1 Logic Functioning bit
 (39 3)  (733 179)  (733 179)  LC_1 Logic Functioning bit
 (0 4)  (694 180)  (694 180)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (695 180)  (695 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (709 180)  (709 180)  routing T_13_11.sp4_h_r_1 <X> T_13_11.lc_trk_g1_1
 (16 4)  (710 180)  (710 180)  routing T_13_11.sp4_h_r_1 <X> T_13_11.lc_trk_g1_1
 (17 4)  (711 180)  (711 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (31 4)  (725 180)  (725 180)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 180)  (726 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (730 180)  (730 180)  LC_2 Logic Functioning bit
 (37 4)  (731 180)  (731 180)  LC_2 Logic Functioning bit
 (38 4)  (732 180)  (732 180)  LC_2 Logic Functioning bit
 (39 4)  (733 180)  (733 180)  LC_2 Logic Functioning bit
 (45 4)  (739 180)  (739 180)  LC_2 Logic Functioning bit
 (52 4)  (746 180)  (746 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (694 181)  (694 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 5)  (695 181)  (695 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (18 5)  (712 181)  (712 181)  routing T_13_11.sp4_h_r_1 <X> T_13_11.lc_trk_g1_1
 (22 5)  (716 181)  (716 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (717 181)  (717 181)  routing T_13_11.sp4_h_r_2 <X> T_13_11.lc_trk_g1_2
 (24 5)  (718 181)  (718 181)  routing T_13_11.sp4_h_r_2 <X> T_13_11.lc_trk_g1_2
 (25 5)  (719 181)  (719 181)  routing T_13_11.sp4_h_r_2 <X> T_13_11.lc_trk_g1_2
 (36 5)  (730 181)  (730 181)  LC_2 Logic Functioning bit
 (37 5)  (731 181)  (731 181)  LC_2 Logic Functioning bit
 (38 5)  (732 181)  (732 181)  LC_2 Logic Functioning bit
 (39 5)  (733 181)  (733 181)  LC_2 Logic Functioning bit
 (15 6)  (709 182)  (709 182)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g1_5
 (16 6)  (710 182)  (710 182)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g1_5
 (17 6)  (711 182)  (711 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (725 182)  (725 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 182)  (726 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 182)  (727 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (728 182)  (728 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 182)  (730 182)  LC_3 Logic Functioning bit
 (37 6)  (731 182)  (731 182)  LC_3 Logic Functioning bit
 (38 6)  (732 182)  (732 182)  LC_3 Logic Functioning bit
 (39 6)  (733 182)  (733 182)  LC_3 Logic Functioning bit
 (45 6)  (739 182)  (739 182)  LC_3 Logic Functioning bit
 (52 6)  (746 182)  (746 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (712 183)  (712 183)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g1_5
 (36 7)  (730 183)  (730 183)  LC_3 Logic Functioning bit
 (37 7)  (731 183)  (731 183)  LC_3 Logic Functioning bit
 (38 7)  (732 183)  (732 183)  LC_3 Logic Functioning bit
 (39 7)  (733 183)  (733 183)  LC_3 Logic Functioning bit
 (15 8)  (709 184)  (709 184)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g2_1
 (16 8)  (710 184)  (710 184)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g2_1
 (17 8)  (711 184)  (711 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (726 184)  (726 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 184)  (728 184)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 184)  (730 184)  LC_4 Logic Functioning bit
 (37 8)  (731 184)  (731 184)  LC_4 Logic Functioning bit
 (38 8)  (732 184)  (732 184)  LC_4 Logic Functioning bit
 (39 8)  (733 184)  (733 184)  LC_4 Logic Functioning bit
 (45 8)  (739 184)  (739 184)  LC_4 Logic Functioning bit
 (18 9)  (712 185)  (712 185)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g2_1
 (31 9)  (725 185)  (725 185)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 185)  (730 185)  LC_4 Logic Functioning bit
 (37 9)  (731 185)  (731 185)  LC_4 Logic Functioning bit
 (38 9)  (732 185)  (732 185)  LC_4 Logic Functioning bit
 (39 9)  (733 185)  (733 185)  LC_4 Logic Functioning bit
 (46 9)  (740 185)  (740 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (31 10)  (725 186)  (725 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 186)  (726 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 186)  (728 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 186)  (730 186)  LC_5 Logic Functioning bit
 (37 10)  (731 186)  (731 186)  LC_5 Logic Functioning bit
 (38 10)  (732 186)  (732 186)  LC_5 Logic Functioning bit
 (39 10)  (733 186)  (733 186)  LC_5 Logic Functioning bit
 (45 10)  (739 186)  (739 186)  LC_5 Logic Functioning bit
 (52 10)  (746 186)  (746 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (730 187)  (730 187)  LC_5 Logic Functioning bit
 (37 11)  (731 187)  (731 187)  LC_5 Logic Functioning bit
 (38 11)  (732 187)  (732 187)  LC_5 Logic Functioning bit
 (39 11)  (733 187)  (733 187)  LC_5 Logic Functioning bit
 (22 12)  (716 188)  (716 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (36 12)  (730 188)  (730 188)  LC_6 Logic Functioning bit
 (38 12)  (732 188)  (732 188)  LC_6 Logic Functioning bit
 (41 12)  (735 188)  (735 188)  LC_6 Logic Functioning bit
 (43 12)  (737 188)  (737 188)  LC_6 Logic Functioning bit
 (45 12)  (739 188)  (739 188)  LC_6 Logic Functioning bit
 (52 12)  (746 188)  (746 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (720 189)  (720 189)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 189)  (723 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (731 189)  (731 189)  LC_6 Logic Functioning bit
 (39 13)  (733 189)  (733 189)  LC_6 Logic Functioning bit
 (40 13)  (734 189)  (734 189)  LC_6 Logic Functioning bit
 (42 13)  (736 189)  (736 189)  LC_6 Logic Functioning bit
 (17 14)  (711 190)  (711 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (716 190)  (716 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (717 190)  (717 190)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7
 (24 14)  (718 190)  (718 190)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7
 (32 14)  (726 190)  (726 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 190)  (728 190)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 190)  (730 190)  LC_7 Logic Functioning bit
 (37 14)  (731 190)  (731 190)  LC_7 Logic Functioning bit
 (38 14)  (732 190)  (732 190)  LC_7 Logic Functioning bit
 (39 14)  (733 190)  (733 190)  LC_7 Logic Functioning bit
 (45 14)  (739 190)  (739 190)  LC_7 Logic Functioning bit
 (52 14)  (746 190)  (746 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (715 191)  (715 191)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7
 (36 15)  (730 191)  (730 191)  LC_7 Logic Functioning bit
 (37 15)  (731 191)  (731 191)  LC_7 Logic Functioning bit
 (38 15)  (732 191)  (732 191)  LC_7 Logic Functioning bit
 (39 15)  (733 191)  (733 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (25 0)  (773 176)  (773 176)  routing T_14_11.bnr_op_2 <X> T_14_11.lc_trk_g0_2
 (27 0)  (775 176)  (775 176)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 176)  (777 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 176)  (778 176)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 176)  (779 176)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 176)  (780 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (783 176)  (783 176)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_0
 (36 0)  (784 176)  (784 176)  LC_0 Logic Functioning bit
 (37 0)  (785 176)  (785 176)  LC_0 Logic Functioning bit
 (38 0)  (786 176)  (786 176)  LC_0 Logic Functioning bit
 (39 0)  (787 176)  (787 176)  LC_0 Logic Functioning bit
 (44 0)  (792 176)  (792 176)  LC_0 Logic Functioning bit
 (22 1)  (770 177)  (770 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (773 177)  (773 177)  routing T_14_11.bnr_op_2 <X> T_14_11.lc_trk_g0_2
 (30 1)  (778 177)  (778 177)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (779 177)  (779 177)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 177)  (780 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (782 177)  (782 177)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_0
 (35 1)  (783 177)  (783 177)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_0
 (40 1)  (788 177)  (788 177)  LC_0 Logic Functioning bit
 (41 1)  (789 177)  (789 177)  LC_0 Logic Functioning bit
 (42 1)  (790 177)  (790 177)  LC_0 Logic Functioning bit
 (43 1)  (791 177)  (791 177)  LC_0 Logic Functioning bit
 (22 2)  (770 178)  (770 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (772 178)  (772 178)  routing T_14_11.bot_op_7 <X> T_14_11.lc_trk_g0_7
 (29 2)  (777 178)  (777 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 178)  (778 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 178)  (780 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 178)  (784 178)  LC_1 Logic Functioning bit
 (37 2)  (785 178)  (785 178)  LC_1 Logic Functioning bit
 (38 2)  (786 178)  (786 178)  LC_1 Logic Functioning bit
 (39 2)  (787 178)  (787 178)  LC_1 Logic Functioning bit
 (44 2)  (792 178)  (792 178)  LC_1 Logic Functioning bit
 (14 3)  (762 179)  (762 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (763 179)  (763 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (16 3)  (764 179)  (764 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (765 179)  (765 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (770 179)  (770 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (771 179)  (771 179)  routing T_14_11.sp4_h_r_6 <X> T_14_11.lc_trk_g0_6
 (24 3)  (772 179)  (772 179)  routing T_14_11.sp4_h_r_6 <X> T_14_11.lc_trk_g0_6
 (25 3)  (773 179)  (773 179)  routing T_14_11.sp4_h_r_6 <X> T_14_11.lc_trk_g0_6
 (40 3)  (788 179)  (788 179)  LC_1 Logic Functioning bit
 (41 3)  (789 179)  (789 179)  LC_1 Logic Functioning bit
 (42 3)  (790 179)  (790 179)  LC_1 Logic Functioning bit
 (43 3)  (791 179)  (791 179)  LC_1 Logic Functioning bit
 (46 3)  (794 179)  (794 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (32 4)  (780 180)  (780 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (783 180)  (783 180)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_2
 (36 4)  (784 180)  (784 180)  LC_2 Logic Functioning bit
 (39 4)  (787 180)  (787 180)  LC_2 Logic Functioning bit
 (41 4)  (789 180)  (789 180)  LC_2 Logic Functioning bit
 (42 4)  (790 180)  (790 180)  LC_2 Logic Functioning bit
 (44 4)  (792 180)  (792 180)  LC_2 Logic Functioning bit
 (46 4)  (794 180)  (794 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (795 180)  (795 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (32 5)  (780 181)  (780 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (783 181)  (783 181)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_2
 (37 5)  (785 181)  (785 181)  LC_2 Logic Functioning bit
 (38 5)  (786 181)  (786 181)  LC_2 Logic Functioning bit
 (40 5)  (788 181)  (788 181)  LC_2 Logic Functioning bit
 (43 5)  (791 181)  (791 181)  LC_2 Logic Functioning bit
 (22 6)  (770 182)  (770 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (772 182)  (772 182)  routing T_14_11.bot_op_7 <X> T_14_11.lc_trk_g1_7
 (25 6)  (773 182)  (773 182)  routing T_14_11.bnr_op_6 <X> T_14_11.lc_trk_g1_6
 (29 6)  (777 182)  (777 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 182)  (780 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (784 182)  (784 182)  LC_3 Logic Functioning bit
 (37 6)  (785 182)  (785 182)  LC_3 Logic Functioning bit
 (38 6)  (786 182)  (786 182)  LC_3 Logic Functioning bit
 (39 6)  (787 182)  (787 182)  LC_3 Logic Functioning bit
 (44 6)  (792 182)  (792 182)  LC_3 Logic Functioning bit
 (22 7)  (770 183)  (770 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (773 183)  (773 183)  routing T_14_11.bnr_op_6 <X> T_14_11.lc_trk_g1_6
 (30 7)  (778 183)  (778 183)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (788 183)  (788 183)  LC_3 Logic Functioning bit
 (41 7)  (789 183)  (789 183)  LC_3 Logic Functioning bit
 (42 7)  (790 183)  (790 183)  LC_3 Logic Functioning bit
 (43 7)  (791 183)  (791 183)  LC_3 Logic Functioning bit
 (27 8)  (775 184)  (775 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 184)  (776 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 184)  (777 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (780 184)  (780 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (784 184)  (784 184)  LC_4 Logic Functioning bit
 (37 8)  (785 184)  (785 184)  LC_4 Logic Functioning bit
 (38 8)  (786 184)  (786 184)  LC_4 Logic Functioning bit
 (39 8)  (787 184)  (787 184)  LC_4 Logic Functioning bit
 (44 8)  (792 184)  (792 184)  LC_4 Logic Functioning bit
 (40 9)  (788 185)  (788 185)  LC_4 Logic Functioning bit
 (41 9)  (789 185)  (789 185)  LC_4 Logic Functioning bit
 (42 9)  (790 185)  (790 185)  LC_4 Logic Functioning bit
 (43 9)  (791 185)  (791 185)  LC_4 Logic Functioning bit
 (27 10)  (775 186)  (775 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 186)  (776 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 186)  (777 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (780 186)  (780 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (784 186)  (784 186)  LC_5 Logic Functioning bit
 (37 10)  (785 186)  (785 186)  LC_5 Logic Functioning bit
 (38 10)  (786 186)  (786 186)  LC_5 Logic Functioning bit
 (39 10)  (787 186)  (787 186)  LC_5 Logic Functioning bit
 (44 10)  (792 186)  (792 186)  LC_5 Logic Functioning bit
 (47 10)  (795 186)  (795 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (788 187)  (788 187)  LC_5 Logic Functioning bit
 (41 11)  (789 187)  (789 187)  LC_5 Logic Functioning bit
 (42 11)  (790 187)  (790 187)  LC_5 Logic Functioning bit
 (43 11)  (791 187)  (791 187)  LC_5 Logic Functioning bit
 (15 12)  (763 188)  (763 188)  routing T_14_11.tnr_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (765 188)  (765 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (770 188)  (770 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (772 188)  (772 188)  routing T_14_11.tnr_op_3 <X> T_14_11.lc_trk_g3_3
 (27 12)  (775 188)  (775 188)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (776 188)  (776 188)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 188)  (777 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 188)  (780 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (784 188)  (784 188)  LC_6 Logic Functioning bit
 (37 12)  (785 188)  (785 188)  LC_6 Logic Functioning bit
 (38 12)  (786 188)  (786 188)  LC_6 Logic Functioning bit
 (39 12)  (787 188)  (787 188)  LC_6 Logic Functioning bit
 (44 12)  (792 188)  (792 188)  LC_6 Logic Functioning bit
 (15 13)  (763 189)  (763 189)  routing T_14_11.tnr_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (765 189)  (765 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (770 189)  (770 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (772 189)  (772 189)  routing T_14_11.tnr_op_2 <X> T_14_11.lc_trk_g3_2
 (30 13)  (778 189)  (778 189)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (788 189)  (788 189)  LC_6 Logic Functioning bit
 (41 13)  (789 189)  (789 189)  LC_6 Logic Functioning bit
 (42 13)  (790 189)  (790 189)  LC_6 Logic Functioning bit
 (43 13)  (791 189)  (791 189)  LC_6 Logic Functioning bit
 (5 14)  (753 190)  (753 190)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_h_l_44
 (27 14)  (775 190)  (775 190)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 190)  (776 190)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 190)  (777 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (780 190)  (780 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (784 190)  (784 190)  LC_7 Logic Functioning bit
 (37 14)  (785 190)  (785 190)  LC_7 Logic Functioning bit
 (38 14)  (786 190)  (786 190)  LC_7 Logic Functioning bit
 (39 14)  (787 190)  (787 190)  LC_7 Logic Functioning bit
 (44 14)  (792 190)  (792 190)  LC_7 Logic Functioning bit
 (6 15)  (754 191)  (754 191)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_h_l_44
 (30 15)  (778 191)  (778 191)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (788 191)  (788 191)  LC_7 Logic Functioning bit
 (41 15)  (789 191)  (789 191)  LC_7 Logic Functioning bit
 (42 15)  (790 191)  (790 191)  LC_7 Logic Functioning bit
 (43 15)  (791 191)  (791 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (22 1)  (824 177)  (824 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (826 177)  (826 177)  routing T_15_11.bot_op_2 <X> T_15_11.lc_trk_g0_2
 (8 2)  (810 178)  (810 178)  routing T_15_11.sp4_h_r_5 <X> T_15_11.sp4_h_l_36
 (10 2)  (812 178)  (812 178)  routing T_15_11.sp4_h_r_5 <X> T_15_11.sp4_h_l_36
 (21 2)  (823 178)  (823 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (22 2)  (824 178)  (824 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (826 178)  (826 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (25 2)  (827 178)  (827 178)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (29 2)  (831 178)  (831 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 178)  (832 178)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 178)  (833 178)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 178)  (834 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (839 178)  (839 178)  LC_1 Logic Functioning bit
 (39 2)  (841 178)  (841 178)  LC_1 Logic Functioning bit
 (47 2)  (849 178)  (849 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (819 179)  (819 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (824 179)  (824 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (826 179)  (826 179)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (31 3)  (833 179)  (833 179)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (839 179)  (839 179)  LC_1 Logic Functioning bit
 (39 3)  (841 179)  (841 179)  LC_1 Logic Functioning bit
 (26 4)  (828 180)  (828 180)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (31 4)  (833 180)  (833 180)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 180)  (834 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (839 180)  (839 180)  LC_2 Logic Functioning bit
 (39 4)  (841 180)  (841 180)  LC_2 Logic Functioning bit
 (47 4)  (849 180)  (849 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (831 181)  (831 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 181)  (833 181)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 181)  (838 181)  LC_2 Logic Functioning bit
 (38 5)  (840 181)  (840 181)  LC_2 Logic Functioning bit
 (0 6)  (802 182)  (802 182)  routing T_15_11.glb_netwk_6 <X> T_15_11.glb2local_0
 (1 6)  (803 182)  (803 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (816 182)  (816 182)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (15 6)  (817 182)  (817 182)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (819 182)  (819 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (831 182)  (831 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 182)  (832 182)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 182)  (834 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 182)  (835 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 182)  (839 182)  LC_3 Logic Functioning bit
 (39 6)  (841 182)  (841 182)  LC_3 Logic Functioning bit
 (47 6)  (849 182)  (849 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (803 183)  (803 183)  routing T_15_11.glb_netwk_6 <X> T_15_11.glb2local_0
 (15 7)  (817 183)  (817 183)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (819 183)  (819 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (820 183)  (820 183)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (22 7)  (824 183)  (824 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (826 183)  (826 183)  routing T_15_11.bot_op_6 <X> T_15_11.lc_trk_g1_6
 (37 7)  (839 183)  (839 183)  LC_3 Logic Functioning bit
 (39 7)  (841 183)  (841 183)  LC_3 Logic Functioning bit
 (14 9)  (816 185)  (816 185)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g2_0
 (15 9)  (817 185)  (817 185)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g2_0
 (17 9)  (819 185)  (819 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (8 10)  (810 186)  (810 186)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_h_l_42
 (26 10)  (828 186)  (828 186)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 186)  (829 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 186)  (831 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 186)  (832 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 186)  (834 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (839 186)  (839 186)  LC_5 Logic Functioning bit
 (39 10)  (841 186)  (841 186)  LC_5 Logic Functioning bit
 (26 11)  (828 187)  (828 187)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 187)  (829 187)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 187)  (831 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 187)  (833 187)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (11 12)  (813 188)  (813 188)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_v_b_11
 (13 12)  (815 188)  (815 188)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_v_b_11
 (26 12)  (828 188)  (828 188)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (31 12)  (833 188)  (833 188)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 188)  (834 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 188)  (836 188)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (839 188)  (839 188)  LC_6 Logic Functioning bit
 (39 12)  (841 188)  (841 188)  LC_6 Logic Functioning bit
 (47 12)  (849 188)  (849 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (831 189)  (831 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (838 189)  (838 189)  LC_6 Logic Functioning bit
 (38 13)  (840 189)  (840 189)  LC_6 Logic Functioning bit


LogicTile_16_11

 (17 0)  (873 176)  (873 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (874 176)  (874 176)  routing T_16_11.bnr_op_1 <X> T_16_11.lc_trk_g0_1
 (25 0)  (881 176)  (881 176)  routing T_16_11.bnr_op_2 <X> T_16_11.lc_trk_g0_2
 (29 0)  (885 176)  (885 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (892 176)  (892 176)  LC_0 Logic Functioning bit
 (38 0)  (894 176)  (894 176)  LC_0 Logic Functioning bit
 (41 0)  (897 176)  (897 176)  LC_0 Logic Functioning bit
 (43 0)  (899 176)  (899 176)  LC_0 Logic Functioning bit
 (45 0)  (901 176)  (901 176)  LC_0 Logic Functioning bit
 (13 1)  (869 177)  (869 177)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_r_2
 (18 1)  (874 177)  (874 177)  routing T_16_11.bnr_op_1 <X> T_16_11.lc_trk_g0_1
 (22 1)  (878 177)  (878 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (881 177)  (881 177)  routing T_16_11.bnr_op_2 <X> T_16_11.lc_trk_g0_2
 (36 1)  (892 177)  (892 177)  LC_0 Logic Functioning bit
 (38 1)  (894 177)  (894 177)  LC_0 Logic Functioning bit
 (41 1)  (897 177)  (897 177)  LC_0 Logic Functioning bit
 (43 1)  (899 177)  (899 177)  LC_0 Logic Functioning bit
 (0 2)  (856 178)  (856 178)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (857 178)  (857 178)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (858 178)  (858 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (888 178)  (888 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (892 178)  (892 178)  LC_1 Logic Functioning bit
 (37 2)  (893 178)  (893 178)  LC_1 Logic Functioning bit
 (38 2)  (894 178)  (894 178)  LC_1 Logic Functioning bit
 (39 2)  (895 178)  (895 178)  LC_1 Logic Functioning bit
 (45 2)  (901 178)  (901 178)  LC_1 Logic Functioning bit
 (0 3)  (856 179)  (856 179)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (31 3)  (887 179)  (887 179)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 179)  (892 179)  LC_1 Logic Functioning bit
 (37 3)  (893 179)  (893 179)  LC_1 Logic Functioning bit
 (38 3)  (894 179)  (894 179)  LC_1 Logic Functioning bit
 (39 3)  (895 179)  (895 179)  LC_1 Logic Functioning bit
 (31 4)  (887 180)  (887 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 180)  (888 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (890 180)  (890 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 180)  (892 180)  LC_2 Logic Functioning bit
 (37 4)  (893 180)  (893 180)  LC_2 Logic Functioning bit
 (38 4)  (894 180)  (894 180)  LC_2 Logic Functioning bit
 (39 4)  (895 180)  (895 180)  LC_2 Logic Functioning bit
 (45 4)  (901 180)  (901 180)  LC_2 Logic Functioning bit
 (36 5)  (892 181)  (892 181)  LC_2 Logic Functioning bit
 (37 5)  (893 181)  (893 181)  LC_2 Logic Functioning bit
 (38 5)  (894 181)  (894 181)  LC_2 Logic Functioning bit
 (39 5)  (895 181)  (895 181)  LC_2 Logic Functioning bit
 (14 6)  (870 182)  (870 182)  routing T_16_11.bnr_op_4 <X> T_16_11.lc_trk_g1_4
 (17 6)  (873 182)  (873 182)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (874 182)  (874 182)  routing T_16_11.bnr_op_5 <X> T_16_11.lc_trk_g1_5
 (21 6)  (877 182)  (877 182)  routing T_16_11.bnr_op_7 <X> T_16_11.lc_trk_g1_7
 (22 6)  (878 182)  (878 182)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (881 182)  (881 182)  routing T_16_11.bnr_op_6 <X> T_16_11.lc_trk_g1_6
 (31 6)  (887 182)  (887 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 182)  (888 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 182)  (890 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 182)  (892 182)  LC_3 Logic Functioning bit
 (37 6)  (893 182)  (893 182)  LC_3 Logic Functioning bit
 (38 6)  (894 182)  (894 182)  LC_3 Logic Functioning bit
 (39 6)  (895 182)  (895 182)  LC_3 Logic Functioning bit
 (45 6)  (901 182)  (901 182)  LC_3 Logic Functioning bit
 (14 7)  (870 183)  (870 183)  routing T_16_11.bnr_op_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (873 183)  (873 183)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (874 183)  (874 183)  routing T_16_11.bnr_op_5 <X> T_16_11.lc_trk_g1_5
 (21 7)  (877 183)  (877 183)  routing T_16_11.bnr_op_7 <X> T_16_11.lc_trk_g1_7
 (22 7)  (878 183)  (878 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (881 183)  (881 183)  routing T_16_11.bnr_op_6 <X> T_16_11.lc_trk_g1_6
 (36 7)  (892 183)  (892 183)  LC_3 Logic Functioning bit
 (37 7)  (893 183)  (893 183)  LC_3 Logic Functioning bit
 (38 7)  (894 183)  (894 183)  LC_3 Logic Functioning bit
 (39 7)  (895 183)  (895 183)  LC_3 Logic Functioning bit
 (5 8)  (861 184)  (861 184)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (31 8)  (887 184)  (887 184)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 184)  (888 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 184)  (890 184)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 184)  (892 184)  LC_4 Logic Functioning bit
 (37 8)  (893 184)  (893 184)  LC_4 Logic Functioning bit
 (38 8)  (894 184)  (894 184)  LC_4 Logic Functioning bit
 (39 8)  (895 184)  (895 184)  LC_4 Logic Functioning bit
 (45 8)  (901 184)  (901 184)  LC_4 Logic Functioning bit
 (6 9)  (862 185)  (862 185)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (31 9)  (887 185)  (887 185)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (892 185)  (892 185)  LC_4 Logic Functioning bit
 (37 9)  (893 185)  (893 185)  LC_4 Logic Functioning bit
 (38 9)  (894 185)  (894 185)  LC_4 Logic Functioning bit
 (39 9)  (895 185)  (895 185)  LC_4 Logic Functioning bit
 (14 10)  (870 186)  (870 186)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (31 10)  (887 186)  (887 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 186)  (888 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 186)  (890 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 186)  (892 186)  LC_5 Logic Functioning bit
 (37 10)  (893 186)  (893 186)  LC_5 Logic Functioning bit
 (38 10)  (894 186)  (894 186)  LC_5 Logic Functioning bit
 (39 10)  (895 186)  (895 186)  LC_5 Logic Functioning bit
 (45 10)  (901 186)  (901 186)  LC_5 Logic Functioning bit
 (14 11)  (870 187)  (870 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (15 11)  (871 187)  (871 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (16 11)  (872 187)  (872 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (17 11)  (873 187)  (873 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 11)  (887 187)  (887 187)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (892 187)  (892 187)  LC_5 Logic Functioning bit
 (37 11)  (893 187)  (893 187)  LC_5 Logic Functioning bit
 (38 11)  (894 187)  (894 187)  LC_5 Logic Functioning bit
 (39 11)  (895 187)  (895 187)  LC_5 Logic Functioning bit
 (32 12)  (888 188)  (888 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 188)  (889 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 188)  (890 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 188)  (892 188)  LC_6 Logic Functioning bit
 (37 12)  (893 188)  (893 188)  LC_6 Logic Functioning bit
 (38 12)  (894 188)  (894 188)  LC_6 Logic Functioning bit
 (39 12)  (895 188)  (895 188)  LC_6 Logic Functioning bit
 (45 12)  (901 188)  (901 188)  LC_6 Logic Functioning bit
 (46 12)  (902 188)  (902 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (878 189)  (878 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (879 189)  (879 189)  routing T_16_11.sp4_h_l_15 <X> T_16_11.lc_trk_g3_2
 (24 13)  (880 189)  (880 189)  routing T_16_11.sp4_h_l_15 <X> T_16_11.lc_trk_g3_2
 (25 13)  (881 189)  (881 189)  routing T_16_11.sp4_h_l_15 <X> T_16_11.lc_trk_g3_2
 (31 13)  (887 189)  (887 189)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (892 189)  (892 189)  LC_6 Logic Functioning bit
 (37 13)  (893 189)  (893 189)  LC_6 Logic Functioning bit
 (38 13)  (894 189)  (894 189)  LC_6 Logic Functioning bit
 (39 13)  (895 189)  (895 189)  LC_6 Logic Functioning bit
 (0 14)  (856 190)  (856 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 190)  (857 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (887 190)  (887 190)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 190)  (888 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 190)  (889 190)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 190)  (892 190)  LC_7 Logic Functioning bit
 (37 14)  (893 190)  (893 190)  LC_7 Logic Functioning bit
 (38 14)  (894 190)  (894 190)  LC_7 Logic Functioning bit
 (39 14)  (895 190)  (895 190)  LC_7 Logic Functioning bit
 (45 14)  (901 190)  (901 190)  LC_7 Logic Functioning bit
 (46 14)  (902 190)  (902 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (36 15)  (892 191)  (892 191)  LC_7 Logic Functioning bit
 (37 15)  (893 191)  (893 191)  LC_7 Logic Functioning bit
 (38 15)  (894 191)  (894 191)  LC_7 Logic Functioning bit
 (39 15)  (895 191)  (895 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (14 0)  (924 176)  (924 176)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g0_0
 (21 0)  (931 176)  (931 176)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g0_3
 (22 0)  (932 176)  (932 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (934 176)  (934 176)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g0_3
 (28 0)  (938 176)  (938 176)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 176)  (939 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 176)  (942 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (947 176)  (947 176)  LC_0 Logic Functioning bit
 (39 0)  (949 176)  (949 176)  LC_0 Logic Functioning bit
 (41 0)  (951 176)  (951 176)  LC_0 Logic Functioning bit
 (43 0)  (953 176)  (953 176)  LC_0 Logic Functioning bit
 (15 1)  (925 177)  (925 177)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g0_0
 (17 1)  (927 177)  (927 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (932 177)  (932 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (934 177)  (934 177)  routing T_17_11.top_op_2 <X> T_17_11.lc_trk_g0_2
 (25 1)  (935 177)  (935 177)  routing T_17_11.top_op_2 <X> T_17_11.lc_trk_g0_2
 (37 1)  (947 177)  (947 177)  LC_0 Logic Functioning bit
 (39 1)  (949 177)  (949 177)  LC_0 Logic Functioning bit
 (41 1)  (951 177)  (951 177)  LC_0 Logic Functioning bit
 (43 1)  (953 177)  (953 177)  LC_0 Logic Functioning bit
 (49 1)  (959 177)  (959 177)  Carry_In_Mux bit 

 (9 2)  (919 178)  (919 178)  routing T_17_11.sp4_h_r_10 <X> T_17_11.sp4_h_l_36
 (10 2)  (920 178)  (920 178)  routing T_17_11.sp4_h_r_10 <X> T_17_11.sp4_h_l_36
 (14 2)  (924 178)  (924 178)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g0_4
 (17 2)  (927 178)  (927 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (931 178)  (931 178)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g0_7
 (22 2)  (932 178)  (932 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (936 178)  (936 178)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (939 178)  (939 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 178)  (942 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 178)  (944 178)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 178)  (945 178)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (11 3)  (921 179)  (921 179)  routing T_17_11.sp4_h_r_6 <X> T_17_11.sp4_h_l_39
 (13 3)  (923 179)  (923 179)  routing T_17_11.sp4_h_r_6 <X> T_17_11.sp4_h_l_39
 (15 3)  (925 179)  (925 179)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g0_4
 (17 3)  (927 179)  (927 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (936 179)  (936 179)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 179)  (939 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (942 179)  (942 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (944 179)  (944 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (35 3)  (945 179)  (945 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (42 3)  (952 179)  (952 179)  LC_1 Logic Functioning bit
 (15 4)  (925 180)  (925 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (17 4)  (927 180)  (927 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (928 180)  (928 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (25 4)  (935 180)  (935 180)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g1_2
 (29 4)  (939 180)  (939 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 180)  (940 180)  routing T_17_11.lc_trk_g0_5 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (941 180)  (941 180)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 180)  (942 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 180)  (943 180)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (947 180)  (947 180)  LC_2 Logic Functioning bit
 (39 4)  (949 180)  (949 180)  LC_2 Logic Functioning bit
 (46 4)  (956 180)  (956 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (932 181)  (932 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (934 181)  (934 181)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g1_2
 (31 5)  (941 181)  (941 181)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (947 181)  (947 181)  LC_2 Logic Functioning bit
 (39 5)  (949 181)  (949 181)  LC_2 Logic Functioning bit
 (12 6)  (922 182)  (922 182)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_h_l_40
 (15 6)  (925 182)  (925 182)  routing T_17_11.lft_op_5 <X> T_17_11.lc_trk_g1_5
 (17 6)  (927 182)  (927 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (928 182)  (928 182)  routing T_17_11.lft_op_5 <X> T_17_11.lc_trk_g1_5
 (22 6)  (932 182)  (932 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (934 182)  (934 182)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (25 6)  (935 182)  (935 182)  routing T_17_11.wire_logic_cluster/lc_6/out <X> T_17_11.lc_trk_g1_6
 (13 7)  (923 183)  (923 183)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_h_l_40
 (21 7)  (931 183)  (931 183)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (22 7)  (932 183)  (932 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (0 8)  (910 184)  (910 184)  routing T_17_11.glb_netwk_6 <X> T_17_11.glb2local_1
 (1 8)  (911 184)  (911 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (15 8)  (925 184)  (925 184)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g2_1
 (17 8)  (927 184)  (927 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (1 9)  (911 185)  (911 185)  routing T_17_11.glb_netwk_6 <X> T_17_11.glb2local_1
 (18 9)  (928 185)  (928 185)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g2_1
 (21 10)  (931 186)  (931 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (22 10)  (932 186)  (932 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (933 186)  (933 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (24 10)  (934 186)  (934 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (26 12)  (936 188)  (936 188)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (939 188)  (939 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (942 188)  (942 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 188)  (944 188)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 188)  (945 188)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.input_2_6
 (40 12)  (950 188)  (950 188)  LC_6 Logic Functioning bit
 (29 13)  (939 189)  (939 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 189)  (940 189)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 189)  (941 189)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 189)  (942 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (944 189)  (944 189)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.input_2_6
 (27 14)  (937 190)  (937 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 190)  (939 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 190)  (940 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 190)  (942 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (28 15)  (938 191)  (938 191)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 191)  (939 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 191)  (940 191)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 191)  (941 191)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (41 15)  (951 191)  (951 191)  LC_7 Logic Functioning bit
 (43 15)  (953 191)  (953 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (22 1)  (986 177)  (986 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (987 177)  (987 177)  routing T_18_11.sp12_h_r_10 <X> T_18_11.lc_trk_g0_2
 (0 2)  (964 178)  (964 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (965 178)  (965 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (966 178)  (966 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (964 179)  (964 179)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (14 3)  (978 179)  (978 179)  routing T_18_11.sp12_h_r_20 <X> T_18_11.lc_trk_g0_4
 (16 3)  (980 179)  (980 179)  routing T_18_11.sp12_h_r_20 <X> T_18_11.lc_trk_g0_4
 (17 3)  (981 179)  (981 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (986 179)  (986 179)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (21 4)  (985 180)  (985 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (986 180)  (986 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (992 180)  (992 180)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 180)  (993 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 180)  (994 180)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (996 180)  (996 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 180)  (997 180)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (999 180)  (999 180)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_2
 (36 4)  (1000 180)  (1000 180)  LC_2 Logic Functioning bit
 (39 4)  (1003 180)  (1003 180)  LC_2 Logic Functioning bit
 (41 4)  (1005 180)  (1005 180)  LC_2 Logic Functioning bit
 (42 4)  (1006 180)  (1006 180)  LC_2 Logic Functioning bit
 (45 4)  (1009 180)  (1009 180)  LC_2 Logic Functioning bit
 (27 5)  (991 181)  (991 181)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 181)  (992 181)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 181)  (993 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 181)  (994 181)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 181)  (995 181)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 181)  (996 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (997 181)  (997 181)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_2
 (36 5)  (1000 181)  (1000 181)  LC_2 Logic Functioning bit
 (37 5)  (1001 181)  (1001 181)  LC_2 Logic Functioning bit
 (42 5)  (1006 181)  (1006 181)  LC_2 Logic Functioning bit
 (43 5)  (1007 181)  (1007 181)  LC_2 Logic Functioning bit
 (44 5)  (1008 181)  (1008 181)  LC_2 Logic Functioning bit
 (51 5)  (1015 181)  (1015 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (991 182)  (991 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 182)  (993 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 182)  (996 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 182)  (997 182)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (1005 182)  (1005 182)  LC_3 Logic Functioning bit
 (43 6)  (1007 182)  (1007 182)  LC_3 Logic Functioning bit
 (45 6)  (1009 182)  (1009 182)  LC_3 Logic Functioning bit
 (27 7)  (991 183)  (991 183)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 183)  (992 183)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 183)  (993 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 183)  (994 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (995 183)  (995 183)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 183)  (1000 183)  LC_3 Logic Functioning bit
 (37 7)  (1001 183)  (1001 183)  LC_3 Logic Functioning bit
 (38 7)  (1002 183)  (1002 183)  LC_3 Logic Functioning bit
 (39 7)  (1003 183)  (1003 183)  LC_3 Logic Functioning bit
 (41 7)  (1005 183)  (1005 183)  LC_3 Logic Functioning bit
 (43 7)  (1007 183)  (1007 183)  LC_3 Logic Functioning bit
 (44 7)  (1008 183)  (1008 183)  LC_3 Logic Functioning bit
 (51 7)  (1015 183)  (1015 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (985 184)  (985 184)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (22 8)  (986 184)  (986 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (987 184)  (987 184)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (21 9)  (985 185)  (985 185)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (22 9)  (986 185)  (986 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (987 185)  (987 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (24 9)  (988 185)  (988 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (25 9)  (989 185)  (989 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (0 10)  (964 186)  (964 186)  routing T_18_11.glb_netwk_6 <X> T_18_11.glb2local_2
 (1 10)  (965 186)  (965 186)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (14 10)  (978 186)  (978 186)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (22 10)  (986 186)  (986 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (987 186)  (987 186)  routing T_18_11.sp4_v_b_47 <X> T_18_11.lc_trk_g2_7
 (24 10)  (988 186)  (988 186)  routing T_18_11.sp4_v_b_47 <X> T_18_11.lc_trk_g2_7
 (29 10)  (993 186)  (993 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 186)  (994 186)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (995 186)  (995 186)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 186)  (996 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1001 186)  (1001 186)  LC_5 Logic Functioning bit
 (39 10)  (1003 186)  (1003 186)  LC_5 Logic Functioning bit
 (1 11)  (965 187)  (965 187)  routing T_18_11.glb_netwk_6 <X> T_18_11.glb2local_2
 (14 11)  (978 187)  (978 187)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (16 11)  (980 187)  (980 187)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (17 11)  (981 187)  (981 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (994 187)  (994 187)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (1001 187)  (1001 187)  LC_5 Logic Functioning bit
 (39 11)  (1003 187)  (1003 187)  LC_5 Logic Functioning bit
 (16 12)  (980 188)  (980 188)  routing T_18_11.sp12_v_t_14 <X> T_18_11.lc_trk_g3_1
 (17 12)  (981 188)  (981 188)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (14 13)  (978 189)  (978 189)  routing T_18_11.sp4_r_v_b_40 <X> T_18_11.lc_trk_g3_0
 (17 13)  (981 189)  (981 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (982 189)  (982 189)  routing T_18_11.sp12_v_t_14 <X> T_18_11.lc_trk_g3_1
 (0 14)  (964 190)  (964 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 190)  (965 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (980 190)  (980 190)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (17 14)  (981 190)  (981 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (982 190)  (982 190)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (29 14)  (993 190)  (993 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 190)  (994 190)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 190)  (996 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 190)  (1001 190)  LC_7 Logic Functioning bit
 (39 14)  (1003 190)  (1003 190)  LC_7 Logic Functioning bit
 (0 15)  (964 191)  (964 191)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (965 191)  (965 191)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (18 15)  (982 191)  (982 191)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (30 15)  (994 191)  (994 191)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (995 191)  (995 191)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (1001 191)  (1001 191)  LC_7 Logic Functioning bit
 (39 15)  (1003 191)  (1003 191)  LC_7 Logic Functioning bit


RAM_Tile_19_11

 (14 0)  (1032 176)  (1032 176)  routing T_19_11.sp4_v_b_0 <X> T_19_11.lc_trk_g0_0
 (25 0)  (1043 176)  (1043 176)  routing T_19_11.sp4_v_b_2 <X> T_19_11.lc_trk_g0_2
 (26 0)  (1044 176)  (1044 176)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.input0_0
 (7 1)  (1025 177)  (1025 177)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (1034 177)  (1034 177)  routing T_19_11.sp4_v_b_0 <X> T_19_11.lc_trk_g0_0
 (17 1)  (1035 177)  (1035 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1040 177)  (1040 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1041 177)  (1041 177)  routing T_19_11.sp4_v_b_2 <X> T_19_11.lc_trk_g0_2
 (29 1)  (1047 177)  (1047 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1018 178)  (1018 178)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (1 2)  (1019 178)  (1019 178)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (2 2)  (1020 178)  (1020 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (15 2)  (1033 178)  (1033 178)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g0_5
 (17 2)  (1035 178)  (1035 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1036 178)  (1036 178)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g0_5
 (28 2)  (1046 178)  (1046 178)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_bram/ram/WDATA_14
 (29 2)  (1047 178)  (1047 178)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_14
 (36 2)  (1054 178)  (1054 178)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (0 3)  (1018 179)  (1018 179)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (14 3)  (1032 179)  (1032 179)  routing T_19_11.sp12_h_r_20 <X> T_19_11.lc_trk_g0_4
 (16 3)  (1034 179)  (1034 179)  routing T_19_11.sp12_h_r_20 <X> T_19_11.lc_trk_g0_4
 (17 3)  (1035 179)  (1035 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (1044 179)  (1044 179)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.input0_1
 (27 3)  (1045 179)  (1045 179)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.input0_1
 (29 3)  (1047 179)  (1047 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (30 3)  (1048 179)  (1048 179)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_bram/ram/WDATA_14
 (17 4)  (1035 180)  (1035 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1044 180)  (1044 180)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.input0_2
 (22 5)  (1040 181)  (1040 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1041 181)  (1041 181)  routing T_19_11.sp12_h_l_17 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1043 181)  (1043 181)  routing T_19_11.sp12_h_l_17 <X> T_19_11.lc_trk_g1_2
 (26 5)  (1044 181)  (1044 181)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.input0_2
 (27 5)  (1045 181)  (1045 181)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.input0_2
 (29 5)  (1047 181)  (1047 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (12 6)  (1030 182)  (1030 182)  routing T_19_11.sp4_v_t_46 <X> T_19_11.sp4_h_l_40
 (21 6)  (1039 182)  (1039 182)  routing T_19_11.lft_op_7 <X> T_19_11.lc_trk_g1_7
 (22 6)  (1040 182)  (1040 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1042 182)  (1042 182)  routing T_19_11.lft_op_7 <X> T_19_11.lc_trk_g1_7
 (26 6)  (1044 182)  (1044 182)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.input0_3
 (29 6)  (1047 182)  (1047 182)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_0 wire_bram/ram/WDATA_12
 (37 6)  (1055 182)  (1055 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (11 7)  (1029 183)  (1029 183)  routing T_19_11.sp4_v_t_46 <X> T_19_11.sp4_h_l_40
 (13 7)  (1031 183)  (1031 183)  routing T_19_11.sp4_v_t_46 <X> T_19_11.sp4_h_l_40
 (16 7)  (1034 183)  (1034 183)  routing T_19_11.sp12_h_r_12 <X> T_19_11.lc_trk_g1_4
 (17 7)  (1035 183)  (1035 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1040 183)  (1040 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1041 183)  (1041 183)  routing T_19_11.sp12_h_r_22 <X> T_19_11.lc_trk_g1_6
 (25 7)  (1043 183)  (1043 183)  routing T_19_11.sp12_h_r_22 <X> T_19_11.lc_trk_g1_6
 (27 7)  (1045 183)  (1045 183)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.input0_3
 (29 7)  (1047 183)  (1047 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (22 9)  (1040 185)  (1040 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1044 185)  (1044 185)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input0_4
 (27 9)  (1045 185)  (1045 185)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input0_4
 (28 9)  (1046 185)  (1046 185)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input0_4
 (29 9)  (1047 185)  (1047 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (3 10)  (1021 186)  (1021 186)  routing T_19_11.sp12_v_t_22 <X> T_19_11.sp12_h_l_22
 (8 10)  (1026 186)  (1026 186)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_42
 (9 10)  (1027 186)  (1027 186)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_42
 (14 10)  (1032 186)  (1032 186)  routing T_19_11.sp4_h_r_44 <X> T_19_11.lc_trk_g2_4
 (26 10)  (1044 186)  (1044 186)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.input0_5
 (29 10)  (1047 186)  (1047 186)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_10
 (14 11)  (1032 187)  (1032 187)  routing T_19_11.sp4_h_r_44 <X> T_19_11.lc_trk_g2_4
 (15 11)  (1033 187)  (1033 187)  routing T_19_11.sp4_h_r_44 <X> T_19_11.lc_trk_g2_4
 (16 11)  (1034 187)  (1034 187)  routing T_19_11.sp4_h_r_44 <X> T_19_11.lc_trk_g2_4
 (17 11)  (1035 187)  (1035 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (29 11)  (1047 187)  (1047 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (30 11)  (1048 187)  (1048 187)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_bram/ram/WDATA_10
 (37 11)  (1055 187)  (1055 187)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (21 12)  (1039 188)  (1039 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1040 188)  (1040 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1041 188)  (1041 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (24 12)  (1042 188)  (1042 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (26 12)  (1044 188)  (1044 188)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.input0_6
 (21 13)  (1039 189)  (1039 189)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (28 13)  (1046 189)  (1046 189)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.input0_6
 (29 13)  (1047 189)  (1047 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (0 14)  (1018 190)  (1018 190)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_bram/ram/RE
 (1 14)  (1019 190)  (1019 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1035 190)  (1035 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1043 190)  (1043 190)  routing T_19_11.sp4_v_t_27 <X> T_19_11.lc_trk_g3_6
 (26 14)  (1044 190)  (1044 190)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.input0_7
 (27 14)  (1045 190)  (1045 190)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_bram/ram/WDATA_8
 (29 14)  (1047 190)  (1047 190)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_8
 (35 14)  (1053 190)  (1053 190)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input2_7
 (0 15)  (1018 191)  (1018 191)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_bram/ram/RE
 (1 15)  (1019 191)  (1019 191)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_bram/ram/RE
 (22 15)  (1040 191)  (1040 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1041 191)  (1041 191)  routing T_19_11.sp4_v_t_27 <X> T_19_11.lc_trk_g3_6
 (25 15)  (1043 191)  (1043 191)  routing T_19_11.sp4_v_t_27 <X> T_19_11.lc_trk_g3_6
 (26 15)  (1044 191)  (1044 191)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.input0_7
 (27 15)  (1045 191)  (1045 191)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.input0_7
 (28 15)  (1046 191)  (1046 191)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.input0_7
 (29 15)  (1047 191)  (1047 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1050 191)  (1050 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1052 191)  (1052 191)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input2_7
 (35 15)  (1053 191)  (1053 191)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input2_7
 (37 15)  (1055 191)  (1055 191)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_13_10

 (27 0)  (721 160)  (721 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 160)  (722 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 160)  (723 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 160)  (726 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 160)  (728 160)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 160)  (730 160)  LC_0 Logic Functioning bit
 (37 0)  (731 160)  (731 160)  LC_0 Logic Functioning bit
 (38 0)  (732 160)  (732 160)  LC_0 Logic Functioning bit
 (39 0)  (733 160)  (733 160)  LC_0 Logic Functioning bit
 (45 0)  (739 160)  (739 160)  LC_0 Logic Functioning bit
 (51 0)  (745 160)  (745 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (709 161)  (709 161)  routing T_13_10.bot_op_0 <X> T_13_10.lc_trk_g0_0
 (17 1)  (711 161)  (711 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (28 1)  (722 161)  (722 161)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 161)  (723 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 161)  (724 161)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (40 1)  (734 161)  (734 161)  LC_0 Logic Functioning bit
 (41 1)  (735 161)  (735 161)  LC_0 Logic Functioning bit
 (42 1)  (736 161)  (736 161)  LC_0 Logic Functioning bit
 (43 1)  (737 161)  (737 161)  LC_0 Logic Functioning bit
 (0 2)  (694 162)  (694 162)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (695 162)  (695 162)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (696 162)  (696 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 163)  (694 163)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (14 4)  (708 164)  (708 164)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g1_0
 (17 5)  (711 165)  (711 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (715 166)  (715 166)  routing T_13_10.bnr_op_7 <X> T_13_10.lc_trk_g1_7
 (22 6)  (716 166)  (716 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (9 7)  (703 167)  (703 167)  routing T_13_10.sp4_v_b_8 <X> T_13_10.sp4_v_t_41
 (10 7)  (704 167)  (704 167)  routing T_13_10.sp4_v_b_8 <X> T_13_10.sp4_v_t_41
 (21 7)  (715 167)  (715 167)  routing T_13_10.bnr_op_7 <X> T_13_10.lc_trk_g1_7
 (22 7)  (716 167)  (716 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (718 167)  (718 167)  routing T_13_10.bot_op_6 <X> T_13_10.lc_trk_g1_6
 (14 8)  (708 168)  (708 168)  routing T_13_10.rgt_op_0 <X> T_13_10.lc_trk_g2_0
 (15 9)  (709 169)  (709 169)  routing T_13_10.rgt_op_0 <X> T_13_10.lc_trk_g2_0
 (17 9)  (711 169)  (711 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 10)  (723 170)  (723 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 170)  (725 170)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 170)  (726 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 170)  (728 170)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (729 170)  (729 170)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.input_2_5
 (40 10)  (734 170)  (734 170)  LC_5 Logic Functioning bit
 (51 10)  (745 170)  (745 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (746 170)  (746 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (716 171)  (716 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (717 171)  (717 171)  routing T_13_10.sp4_h_r_30 <X> T_13_10.lc_trk_g2_6
 (24 11)  (718 171)  (718 171)  routing T_13_10.sp4_h_r_30 <X> T_13_10.lc_trk_g2_6
 (25 11)  (719 171)  (719 171)  routing T_13_10.sp4_h_r_30 <X> T_13_10.lc_trk_g2_6
 (27 11)  (721 171)  (721 171)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 171)  (723 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (725 171)  (725 171)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 171)  (726 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (728 171)  (728 171)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.input_2_5
 (35 11)  (729 171)  (729 171)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.input_2_5
 (46 11)  (740 171)  (740 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (719 172)  (719 172)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (26 12)  (720 172)  (720 172)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 172)  (721 172)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 172)  (722 172)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 172)  (723 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 172)  (725 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 172)  (726 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 172)  (727 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 172)  (728 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 172)  (730 172)  LC_6 Logic Functioning bit
 (37 12)  (731 172)  (731 172)  LC_6 Logic Functioning bit
 (38 12)  (732 172)  (732 172)  LC_6 Logic Functioning bit
 (39 12)  (733 172)  (733 172)  LC_6 Logic Functioning bit
 (40 12)  (734 172)  (734 172)  LC_6 Logic Functioning bit
 (45 12)  (739 172)  (739 172)  LC_6 Logic Functioning bit
 (50 12)  (744 172)  (744 172)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (708 173)  (708 173)  routing T_13_10.sp4_h_r_24 <X> T_13_10.lc_trk_g3_0
 (15 13)  (709 173)  (709 173)  routing T_13_10.sp4_h_r_24 <X> T_13_10.lc_trk_g3_0
 (16 13)  (710 173)  (710 173)  routing T_13_10.sp4_h_r_24 <X> T_13_10.lc_trk_g3_0
 (17 13)  (711 173)  (711 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (716 173)  (716 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (718 173)  (718 173)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (25 13)  (719 173)  (719 173)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (26 13)  (720 173)  (720 173)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 173)  (722 173)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 173)  (723 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 173)  (725 173)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (731 173)  (731 173)  LC_6 Logic Functioning bit
 (39 13)  (733 173)  (733 173)  LC_6 Logic Functioning bit
 (46 13)  (740 173)  (740 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (742 173)  (742 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (694 174)  (694 174)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 174)  (695 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (719 174)  (719 174)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g3_6
 (0 15)  (694 175)  (694 175)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (716 175)  (716 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_10

 (11 0)  (759 160)  (759 160)  routing T_14_10.sp4_v_t_46 <X> T_14_10.sp4_v_b_2
 (14 0)  (762 160)  (762 160)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (26 0)  (774 160)  (774 160)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (777 160)  (777 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 160)  (778 160)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 160)  (780 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 160)  (781 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (782 160)  (782 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (786 160)  (786 160)  LC_0 Logic Functioning bit
 (41 0)  (789 160)  (789 160)  LC_0 Logic Functioning bit
 (12 1)  (760 161)  (760 161)  routing T_14_10.sp4_v_t_46 <X> T_14_10.sp4_v_b_2
 (15 1)  (763 161)  (763 161)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (17 1)  (765 161)  (765 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (774 161)  (774 161)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 161)  (777 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 161)  (778 161)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 161)  (780 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (782 161)  (782 161)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.input_2_0
 (35 1)  (783 161)  (783 161)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.input_2_0
 (36 1)  (784 161)  (784 161)  LC_0 Logic Functioning bit
 (39 1)  (787 161)  (787 161)  LC_0 Logic Functioning bit
 (22 2)  (770 162)  (770 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (772 162)  (772 162)  routing T_14_10.bot_op_7 <X> T_14_10.lc_trk_g0_7
 (25 2)  (773 162)  (773 162)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (22 3)  (770 163)  (770 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (772 163)  (772 163)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (21 4)  (769 164)  (769 164)  routing T_14_10.sp4_v_b_11 <X> T_14_10.lc_trk_g1_3
 (22 4)  (770 164)  (770 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (771 164)  (771 164)  routing T_14_10.sp4_v_b_11 <X> T_14_10.lc_trk_g1_3
 (21 5)  (769 165)  (769 165)  routing T_14_10.sp4_v_b_11 <X> T_14_10.lc_trk_g1_3
 (15 6)  (763 166)  (763 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (17 6)  (765 166)  (765 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (766 166)  (766 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (25 6)  (773 166)  (773 166)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g1_6
 (26 6)  (774 166)  (774 166)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 166)  (775 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 166)  (777 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 166)  (778 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 166)  (780 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 166)  (782 166)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 166)  (783 166)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (36 6)  (784 166)  (784 166)  LC_3 Logic Functioning bit
 (38 6)  (786 166)  (786 166)  LC_3 Logic Functioning bit
 (41 6)  (789 166)  (789 166)  LC_3 Logic Functioning bit
 (42 6)  (790 166)  (790 166)  LC_3 Logic Functioning bit
 (43 6)  (791 166)  (791 166)  LC_3 Logic Functioning bit
 (22 7)  (770 167)  (770 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (772 167)  (772 167)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g1_6
 (26 7)  (774 167)  (774 167)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 167)  (777 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 167)  (779 167)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 167)  (780 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (782 167)  (782 167)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (35 7)  (783 167)  (783 167)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (37 7)  (785 167)  (785 167)  LC_3 Logic Functioning bit
 (39 7)  (787 167)  (787 167)  LC_3 Logic Functioning bit
 (40 7)  (788 167)  (788 167)  LC_3 Logic Functioning bit
 (25 10)  (773 170)  (773 170)  routing T_14_10.bnl_op_6 <X> T_14_10.lc_trk_g2_6
 (22 11)  (770 171)  (770 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (773 171)  (773 171)  routing T_14_10.bnl_op_6 <X> T_14_10.lc_trk_g2_6
 (12 12)  (760 172)  (760 172)  routing T_14_10.sp4_v_t_46 <X> T_14_10.sp4_h_r_11
 (14 12)  (762 172)  (762 172)  routing T_14_10.bnl_op_0 <X> T_14_10.lc_trk_g3_0
 (26 12)  (774 172)  (774 172)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 172)  (777 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 172)  (778 172)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 172)  (780 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 172)  (781 172)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 172)  (782 172)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 172)  (784 172)  LC_6 Logic Functioning bit
 (38 12)  (786 172)  (786 172)  LC_6 Logic Functioning bit
 (41 12)  (789 172)  (789 172)  LC_6 Logic Functioning bit
 (43 12)  (791 172)  (791 172)  LC_6 Logic Functioning bit
 (14 13)  (762 173)  (762 173)  routing T_14_10.bnl_op_0 <X> T_14_10.lc_trk_g3_0
 (17 13)  (765 173)  (765 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (774 173)  (774 173)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 173)  (777 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 173)  (778 173)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 173)  (780 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (785 173)  (785 173)  LC_6 Logic Functioning bit
 (39 13)  (787 173)  (787 173)  LC_6 Logic Functioning bit
 (42 13)  (790 173)  (790 173)  LC_6 Logic Functioning bit
 (29 14)  (777 174)  (777 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 174)  (778 174)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (779 174)  (779 174)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 174)  (780 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 174)  (781 174)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 174)  (784 174)  LC_7 Logic Functioning bit
 (38 14)  (786 174)  (786 174)  LC_7 Logic Functioning bit
 (42 14)  (790 174)  (790 174)  LC_7 Logic Functioning bit
 (43 14)  (791 174)  (791 174)  LC_7 Logic Functioning bit
 (50 14)  (798 174)  (798 174)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (778 175)  (778 175)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 175)  (779 175)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (784 175)  (784 175)  LC_7 Logic Functioning bit
 (38 15)  (786 175)  (786 175)  LC_7 Logic Functioning bit
 (42 15)  (790 175)  (790 175)  LC_7 Logic Functioning bit
 (43 15)  (791 175)  (791 175)  LC_7 Logic Functioning bit
 (51 15)  (799 175)  (799 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_10

 (0 2)  (802 162)  (802 162)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (803 162)  (803 162)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (804 162)  (804 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (807 162)  (807 162)  routing T_15_10.sp4_v_t_37 <X> T_15_10.sp4_h_l_37
 (14 2)  (816 162)  (816 162)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g0_4
 (17 2)  (819 162)  (819 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (824 162)  (824 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (828 162)  (828 162)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (831 162)  (831 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 162)  (832 162)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 162)  (833 162)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 162)  (834 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 162)  (836 162)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 162)  (839 162)  LC_1 Logic Functioning bit
 (42 2)  (844 162)  (844 162)  LC_1 Logic Functioning bit
 (53 2)  (855 162)  (855 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (802 163)  (802 163)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (6 3)  (808 163)  (808 163)  routing T_15_10.sp4_v_t_37 <X> T_15_10.sp4_h_l_37
 (17 3)  (819 163)  (819 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (820 163)  (820 163)  routing T_15_10.sp4_r_v_b_29 <X> T_15_10.lc_trk_g0_5
 (26 3)  (828 163)  (828 163)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 163)  (831 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 163)  (833 163)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (834 163)  (834 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (835 163)  (835 163)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.input_2_1
 (35 3)  (837 163)  (837 163)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.input_2_1
 (43 3)  (845 163)  (845 163)  LC_1 Logic Functioning bit
 (26 4)  (828 164)  (828 164)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (830 164)  (830 164)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 164)  (831 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 164)  (833 164)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 164)  (834 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 164)  (836 164)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (843 164)  (843 164)  LC_2 Logic Functioning bit
 (43 4)  (845 164)  (845 164)  LC_2 Logic Functioning bit
 (45 4)  (847 164)  (847 164)  LC_2 Logic Functioning bit
 (26 5)  (828 165)  (828 165)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 165)  (829 165)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 165)  (831 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 165)  (832 165)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (838 165)  (838 165)  LC_2 Logic Functioning bit
 (38 5)  (840 165)  (840 165)  LC_2 Logic Functioning bit
 (41 5)  (843 165)  (843 165)  LC_2 Logic Functioning bit
 (43 5)  (845 165)  (845 165)  LC_2 Logic Functioning bit
 (14 6)  (816 166)  (816 166)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g1_4
 (15 6)  (817 166)  (817 166)  routing T_15_10.top_op_5 <X> T_15_10.lc_trk_g1_5
 (17 6)  (819 166)  (819 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (823 166)  (823 166)  routing T_15_10.lft_op_7 <X> T_15_10.lc_trk_g1_7
 (22 6)  (824 166)  (824 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (826 166)  (826 166)  routing T_15_10.lft_op_7 <X> T_15_10.lc_trk_g1_7
 (26 6)  (828 166)  (828 166)  routing T_15_10.lc_trk_g0_5 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 166)  (830 166)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 166)  (831 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 166)  (834 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 166)  (835 166)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 166)  (836 166)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (837 166)  (837 166)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.input_2_3
 (40 6)  (842 166)  (842 166)  LC_3 Logic Functioning bit
 (17 7)  (819 167)  (819 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (820 167)  (820 167)  routing T_15_10.top_op_5 <X> T_15_10.lc_trk_g1_5
 (22 7)  (824 167)  (824 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (825 167)  (825 167)  routing T_15_10.sp4_v_b_22 <X> T_15_10.lc_trk_g1_6
 (24 7)  (826 167)  (826 167)  routing T_15_10.sp4_v_b_22 <X> T_15_10.lc_trk_g1_6
 (29 7)  (831 167)  (831 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 167)  (832 167)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 167)  (834 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (836 167)  (836 167)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.input_2_3
 (35 7)  (837 167)  (837 167)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.input_2_3
 (22 8)  (824 168)  (824 168)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (826 168)  (826 168)  routing T_15_10.tnl_op_3 <X> T_15_10.lc_trk_g2_3
 (26 8)  (828 168)  (828 168)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (830 168)  (830 168)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 168)  (831 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 168)  (832 168)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 168)  (833 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 168)  (834 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 168)  (835 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 168)  (836 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (50 8)  (852 168)  (852 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (816 169)  (816 169)  routing T_15_10.tnl_op_0 <X> T_15_10.lc_trk_g2_0
 (15 9)  (817 169)  (817 169)  routing T_15_10.tnl_op_0 <X> T_15_10.lc_trk_g2_0
 (17 9)  (819 169)  (819 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (823 169)  (823 169)  routing T_15_10.tnl_op_3 <X> T_15_10.lc_trk_g2_3
 (22 9)  (824 169)  (824 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (825 169)  (825 169)  routing T_15_10.sp4_v_b_42 <X> T_15_10.lc_trk_g2_2
 (24 9)  (826 169)  (826 169)  routing T_15_10.sp4_v_b_42 <X> T_15_10.lc_trk_g2_2
 (27 9)  (829 169)  (829 169)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 169)  (831 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 169)  (832 169)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (833 169)  (833 169)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (42 9)  (844 169)  (844 169)  LC_4 Logic Functioning bit
 (5 10)  (807 170)  (807 170)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_l_43
 (22 10)  (824 170)  (824 170)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (826 170)  (826 170)  routing T_15_10.tnr_op_7 <X> T_15_10.lc_trk_g2_7
 (26 10)  (828 170)  (828 170)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 170)  (830 170)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 170)  (831 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 170)  (833 170)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 170)  (834 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 170)  (836 170)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (50 10)  (852 170)  (852 170)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (808 171)  (808 171)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_l_43
 (26 11)  (828 171)  (828 171)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 171)  (831 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 171)  (833 171)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (38 11)  (840 171)  (840 171)  LC_5 Logic Functioning bit
 (41 11)  (843 171)  (843 171)  LC_5 Logic Functioning bit
 (43 11)  (845 171)  (845 171)  LC_5 Logic Functioning bit
 (46 11)  (848 171)  (848 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 12)  (802 172)  (802 172)  routing T_15_10.glb_netwk_6 <X> T_15_10.glb2local_3
 (1 12)  (803 172)  (803 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (12 12)  (814 172)  (814 172)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (17 12)  (819 172)  (819 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (827 172)  (827 172)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (27 12)  (829 172)  (829 172)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (830 172)  (830 172)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 172)  (831 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (833 172)  (833 172)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 172)  (834 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 172)  (835 172)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 172)  (836 172)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (837 172)  (837 172)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.input_2_6
 (36 12)  (838 172)  (838 172)  LC_6 Logic Functioning bit
 (38 12)  (840 172)  (840 172)  LC_6 Logic Functioning bit
 (41 12)  (843 172)  (843 172)  LC_6 Logic Functioning bit
 (43 12)  (845 172)  (845 172)  LC_6 Logic Functioning bit
 (45 12)  (847 172)  (847 172)  LC_6 Logic Functioning bit
 (1 13)  (803 173)  (803 173)  routing T_15_10.glb_netwk_6 <X> T_15_10.glb2local_3
 (11 13)  (813 173)  (813 173)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (13 13)  (815 173)  (815 173)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (18 13)  (820 173)  (820 173)  routing T_15_10.sp4_r_v_b_41 <X> T_15_10.lc_trk_g3_1
 (22 13)  (824 173)  (824 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (825 173)  (825 173)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (24 13)  (826 173)  (826 173)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (28 13)  (830 173)  (830 173)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 173)  (831 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 173)  (832 173)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 173)  (834 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (841 173)  (841 173)  LC_6 Logic Functioning bit
 (40 13)  (842 173)  (842 173)  LC_6 Logic Functioning bit
 (42 13)  (844 173)  (844 173)  LC_6 Logic Functioning bit
 (0 14)  (802 174)  (802 174)  routing T_15_10.glb_netwk_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 174)  (803 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (816 174)  (816 174)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g3_4
 (15 15)  (817 175)  (817 175)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g3_4
 (16 15)  (818 175)  (818 175)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g3_4
 (17 15)  (819 175)  (819 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (824 175)  (824 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (826 175)  (826 175)  routing T_15_10.tnr_op_6 <X> T_15_10.lc_trk_g3_6


LogicTile_16_10

 (17 3)  (873 163)  (873 163)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (5 4)  (861 164)  (861 164)  routing T_16_10.sp4_v_b_3 <X> T_16_10.sp4_h_r_3
 (12 4)  (868 164)  (868 164)  routing T_16_10.sp4_v_b_11 <X> T_16_10.sp4_h_r_5
 (6 5)  (862 165)  (862 165)  routing T_16_10.sp4_v_b_3 <X> T_16_10.sp4_h_r_3
 (11 5)  (867 165)  (867 165)  routing T_16_10.sp4_v_b_11 <X> T_16_10.sp4_h_r_5
 (13 5)  (869 165)  (869 165)  routing T_16_10.sp4_v_b_11 <X> T_16_10.sp4_h_r_5
 (0 6)  (856 166)  (856 166)  routing T_16_10.glb_netwk_6 <X> T_16_10.glb2local_0
 (1 6)  (857 166)  (857 166)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (857 167)  (857 167)  routing T_16_10.glb_netwk_6 <X> T_16_10.glb2local_0
 (11 8)  (867 168)  (867 168)  routing T_16_10.sp4_v_t_40 <X> T_16_10.sp4_v_b_8
 (12 9)  (868 169)  (868 169)  routing T_16_10.sp4_v_t_40 <X> T_16_10.sp4_v_b_8
 (15 12)  (871 172)  (871 172)  routing T_16_10.rgt_op_1 <X> T_16_10.lc_trk_g3_1
 (17 12)  (873 172)  (873 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (874 172)  (874 172)  routing T_16_10.rgt_op_1 <X> T_16_10.lc_trk_g3_1
 (29 14)  (885 174)  (885 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 174)  (886 174)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 174)  (888 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 174)  (889 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 174)  (890 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 174)  (893 174)  LC_7 Logic Functioning bit
 (39 14)  (895 174)  (895 174)  LC_7 Logic Functioning bit
 (51 14)  (907 174)  (907 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (37 15)  (893 175)  (893 175)  LC_7 Logic Functioning bit
 (39 15)  (895 175)  (895 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (12 0)  (922 160)  (922 160)  routing T_17_10.sp4_v_b_8 <X> T_17_10.sp4_h_r_2
 (22 0)  (932 160)  (932 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (934 160)  (934 160)  routing T_17_10.bot_op_3 <X> T_17_10.lc_trk_g0_3
 (27 0)  (937 160)  (937 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 160)  (938 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 160)  (939 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 160)  (940 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 160)  (942 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (946 160)  (946 160)  LC_0 Logic Functioning bit
 (37 0)  (947 160)  (947 160)  LC_0 Logic Functioning bit
 (38 0)  (948 160)  (948 160)  LC_0 Logic Functioning bit
 (39 0)  (949 160)  (949 160)  LC_0 Logic Functioning bit
 (44 0)  (954 160)  (954 160)  LC_0 Logic Functioning bit
 (11 1)  (921 161)  (921 161)  routing T_17_10.sp4_v_b_8 <X> T_17_10.sp4_h_r_2
 (13 1)  (923 161)  (923 161)  routing T_17_10.sp4_v_b_8 <X> T_17_10.sp4_h_r_2
 (31 1)  (941 161)  (941 161)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 161)  (942 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (944 161)  (944 161)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.input_2_0
 (35 1)  (945 161)  (945 161)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.input_2_0
 (40 1)  (950 161)  (950 161)  LC_0 Logic Functioning bit
 (41 1)  (951 161)  (951 161)  LC_0 Logic Functioning bit
 (42 1)  (952 161)  (952 161)  LC_0 Logic Functioning bit
 (43 1)  (953 161)  (953 161)  LC_0 Logic Functioning bit
 (51 1)  (961 161)  (961 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (28 2)  (938 162)  (938 162)  routing T_17_10.lc_trk_g2_0 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 162)  (939 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 162)  (942 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (946 162)  (946 162)  LC_1 Logic Functioning bit
 (37 2)  (947 162)  (947 162)  LC_1 Logic Functioning bit
 (38 2)  (948 162)  (948 162)  LC_1 Logic Functioning bit
 (39 2)  (949 162)  (949 162)  LC_1 Logic Functioning bit
 (44 2)  (954 162)  (954 162)  LC_1 Logic Functioning bit
 (40 3)  (950 163)  (950 163)  LC_1 Logic Functioning bit
 (41 3)  (951 163)  (951 163)  LC_1 Logic Functioning bit
 (42 3)  (952 163)  (952 163)  LC_1 Logic Functioning bit
 (43 3)  (953 163)  (953 163)  LC_1 Logic Functioning bit
 (22 4)  (932 164)  (932 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (934 164)  (934 164)  routing T_17_10.bot_op_3 <X> T_17_10.lc_trk_g1_3
 (28 4)  (938 164)  (938 164)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 164)  (939 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 164)  (942 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (946 164)  (946 164)  LC_2 Logic Functioning bit
 (37 4)  (947 164)  (947 164)  LC_2 Logic Functioning bit
 (38 4)  (948 164)  (948 164)  LC_2 Logic Functioning bit
 (39 4)  (949 164)  (949 164)  LC_2 Logic Functioning bit
 (44 4)  (954 164)  (954 164)  LC_2 Logic Functioning bit
 (40 5)  (950 165)  (950 165)  LC_2 Logic Functioning bit
 (41 5)  (951 165)  (951 165)  LC_2 Logic Functioning bit
 (42 5)  (952 165)  (952 165)  LC_2 Logic Functioning bit
 (43 5)  (953 165)  (953 165)  LC_2 Logic Functioning bit
 (32 6)  (942 166)  (942 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (945 166)  (945 166)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.input_2_3
 (36 6)  (946 166)  (946 166)  LC_3 Logic Functioning bit
 (39 6)  (949 166)  (949 166)  LC_3 Logic Functioning bit
 (41 6)  (951 166)  (951 166)  LC_3 Logic Functioning bit
 (42 6)  (952 166)  (952 166)  LC_3 Logic Functioning bit
 (44 6)  (954 166)  (954 166)  LC_3 Logic Functioning bit
 (32 7)  (942 167)  (942 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (943 167)  (943 167)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.input_2_3
 (35 7)  (945 167)  (945 167)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.input_2_3
 (37 7)  (947 167)  (947 167)  LC_3 Logic Functioning bit
 (38 7)  (948 167)  (948 167)  LC_3 Logic Functioning bit
 (40 7)  (950 167)  (950 167)  LC_3 Logic Functioning bit
 (43 7)  (953 167)  (953 167)  LC_3 Logic Functioning bit
 (51 7)  (961 167)  (961 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (918 168)  (918 168)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_h_r_7
 (9 8)  (919 168)  (919 168)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_h_r_7
 (10 8)  (920 168)  (920 168)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_h_r_7
 (15 8)  (925 168)  (925 168)  routing T_17_10.tnl_op_1 <X> T_17_10.lc_trk_g2_1
 (17 8)  (927 168)  (927 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (937 168)  (937 168)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (938 168)  (938 168)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 168)  (939 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 168)  (942 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (946 168)  (946 168)  LC_4 Logic Functioning bit
 (37 8)  (947 168)  (947 168)  LC_4 Logic Functioning bit
 (38 8)  (948 168)  (948 168)  LC_4 Logic Functioning bit
 (39 8)  (949 168)  (949 168)  LC_4 Logic Functioning bit
 (44 8)  (954 168)  (954 168)  LC_4 Logic Functioning bit
 (14 9)  (924 169)  (924 169)  routing T_17_10.tnl_op_0 <X> T_17_10.lc_trk_g2_0
 (15 9)  (925 169)  (925 169)  routing T_17_10.tnl_op_0 <X> T_17_10.lc_trk_g2_0
 (17 9)  (927 169)  (927 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (928 169)  (928 169)  routing T_17_10.tnl_op_1 <X> T_17_10.lc_trk_g2_1
 (30 9)  (940 169)  (940 169)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (40 9)  (950 169)  (950 169)  LC_4 Logic Functioning bit
 (41 9)  (951 169)  (951 169)  LC_4 Logic Functioning bit
 (42 9)  (952 169)  (952 169)  LC_4 Logic Functioning bit
 (43 9)  (953 169)  (953 169)  LC_4 Logic Functioning bit
 (22 10)  (932 170)  (932 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (937 170)  (937 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 170)  (938 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 170)  (939 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (942 170)  (942 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (946 170)  (946 170)  LC_5 Logic Functioning bit
 (37 10)  (947 170)  (947 170)  LC_5 Logic Functioning bit
 (38 10)  (948 170)  (948 170)  LC_5 Logic Functioning bit
 (39 10)  (949 170)  (949 170)  LC_5 Logic Functioning bit
 (44 10)  (954 170)  (954 170)  LC_5 Logic Functioning bit
 (14 11)  (924 171)  (924 171)  routing T_17_10.tnl_op_4 <X> T_17_10.lc_trk_g2_4
 (15 11)  (925 171)  (925 171)  routing T_17_10.tnl_op_4 <X> T_17_10.lc_trk_g2_4
 (17 11)  (927 171)  (927 171)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (931 171)  (931 171)  routing T_17_10.sp4_r_v_b_39 <X> T_17_10.lc_trk_g2_7
 (30 11)  (940 171)  (940 171)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (40 11)  (950 171)  (950 171)  LC_5 Logic Functioning bit
 (41 11)  (951 171)  (951 171)  LC_5 Logic Functioning bit
 (42 11)  (952 171)  (952 171)  LC_5 Logic Functioning bit
 (43 11)  (953 171)  (953 171)  LC_5 Logic Functioning bit
 (5 12)  (915 172)  (915 172)  routing T_17_10.sp4_v_b_3 <X> T_17_10.sp4_h_r_9
 (22 12)  (932 172)  (932 172)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (934 172)  (934 172)  routing T_17_10.tnl_op_3 <X> T_17_10.lc_trk_g3_3
 (32 12)  (942 172)  (942 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (945 172)  (945 172)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_6
 (36 12)  (946 172)  (946 172)  LC_6 Logic Functioning bit
 (39 12)  (949 172)  (949 172)  LC_6 Logic Functioning bit
 (41 12)  (951 172)  (951 172)  LC_6 Logic Functioning bit
 (42 12)  (952 172)  (952 172)  LC_6 Logic Functioning bit
 (44 12)  (954 172)  (954 172)  LC_6 Logic Functioning bit
 (4 13)  (914 173)  (914 173)  routing T_17_10.sp4_v_b_3 <X> T_17_10.sp4_h_r_9
 (6 13)  (916 173)  (916 173)  routing T_17_10.sp4_v_b_3 <X> T_17_10.sp4_h_r_9
 (21 13)  (931 173)  (931 173)  routing T_17_10.tnl_op_3 <X> T_17_10.lc_trk_g3_3
 (22 13)  (932 173)  (932 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (934 173)  (934 173)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g3_2
 (25 13)  (935 173)  (935 173)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g3_2
 (32 13)  (942 173)  (942 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (943 173)  (943 173)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_6
 (37 13)  (947 173)  (947 173)  LC_6 Logic Functioning bit
 (38 13)  (948 173)  (948 173)  LC_6 Logic Functioning bit
 (40 13)  (950 173)  (950 173)  LC_6 Logic Functioning bit
 (43 13)  (953 173)  (953 173)  LC_6 Logic Functioning bit
 (15 14)  (925 174)  (925 174)  routing T_17_10.tnl_op_5 <X> T_17_10.lc_trk_g3_5
 (17 14)  (927 174)  (927 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (937 174)  (937 174)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (938 174)  (938 174)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 174)  (939 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 174)  (940 174)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 174)  (942 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (946 174)  (946 174)  LC_7 Logic Functioning bit
 (37 14)  (947 174)  (947 174)  LC_7 Logic Functioning bit
 (38 14)  (948 174)  (948 174)  LC_7 Logic Functioning bit
 (39 14)  (949 174)  (949 174)  LC_7 Logic Functioning bit
 (44 14)  (954 174)  (954 174)  LC_7 Logic Functioning bit
 (15 15)  (925 175)  (925 175)  routing T_17_10.sp4_v_t_33 <X> T_17_10.lc_trk_g3_4
 (16 15)  (926 175)  (926 175)  routing T_17_10.sp4_v_t_33 <X> T_17_10.lc_trk_g3_4
 (17 15)  (927 175)  (927 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (928 175)  (928 175)  routing T_17_10.tnl_op_5 <X> T_17_10.lc_trk_g3_5
 (40 15)  (950 175)  (950 175)  LC_7 Logic Functioning bit
 (41 15)  (951 175)  (951 175)  LC_7 Logic Functioning bit
 (42 15)  (952 175)  (952 175)  LC_7 Logic Functioning bit
 (43 15)  (953 175)  (953 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (10 0)  (974 160)  (974 160)  routing T_18_10.sp4_v_t_45 <X> T_18_10.sp4_h_r_1
 (21 0)  (985 160)  (985 160)  routing T_18_10.lft_op_3 <X> T_18_10.lc_trk_g0_3
 (22 0)  (986 160)  (986 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (988 160)  (988 160)  routing T_18_10.lft_op_3 <X> T_18_10.lc_trk_g0_3
 (29 0)  (993 160)  (993 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 160)  (994 160)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (995 160)  (995 160)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 160)  (996 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (998 160)  (998 160)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (1001 160)  (1001 160)  LC_0 Logic Functioning bit
 (39 0)  (1003 160)  (1003 160)  LC_0 Logic Functioning bit
 (31 1)  (995 161)  (995 161)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (1001 161)  (1001 161)  LC_0 Logic Functioning bit
 (39 1)  (1003 161)  (1003 161)  LC_0 Logic Functioning bit
 (14 2)  (978 162)  (978 162)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (17 2)  (981 162)  (981 162)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (993 162)  (993 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 162)  (994 162)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (995 162)  (995 162)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 162)  (996 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1001 162)  (1001 162)  LC_1 Logic Functioning bit
 (39 2)  (1003 162)  (1003 162)  LC_1 Logic Functioning bit
 (15 3)  (979 163)  (979 163)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (17 3)  (981 163)  (981 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (986 163)  (986 163)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (994 163)  (994 163)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (37 3)  (1001 163)  (1001 163)  LC_1 Logic Functioning bit
 (39 3)  (1003 163)  (1003 163)  LC_1 Logic Functioning bit
 (14 4)  (978 164)  (978 164)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g1_0
 (25 4)  (989 164)  (989 164)  routing T_18_10.lft_op_2 <X> T_18_10.lc_trk_g1_2
 (27 4)  (991 164)  (991 164)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 164)  (993 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 164)  (996 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 164)  (997 164)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (999 164)  (999 164)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.input_2_2
 (41 4)  (1005 164)  (1005 164)  LC_2 Logic Functioning bit
 (15 5)  (979 165)  (979 165)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g1_0
 (17 5)  (981 165)  (981 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (986 165)  (986 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (988 165)  (988 165)  routing T_18_10.lft_op_2 <X> T_18_10.lc_trk_g1_2
 (27 5)  (991 165)  (991 165)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 165)  (992 165)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 165)  (993 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (995 165)  (995 165)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 165)  (996 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (999 165)  (999 165)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.input_2_2
 (38 5)  (1002 165)  (1002 165)  LC_2 Logic Functioning bit
 (41 5)  (1005 165)  (1005 165)  LC_2 Logic Functioning bit
 (15 6)  (979 166)  (979 166)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g1_5
 (17 6)  (981 166)  (981 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (982 166)  (982 166)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g1_5
 (21 6)  (985 166)  (985 166)  routing T_18_10.lft_op_7 <X> T_18_10.lc_trk_g1_7
 (22 6)  (986 166)  (986 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (988 166)  (988 166)  routing T_18_10.lft_op_7 <X> T_18_10.lc_trk_g1_7
 (25 6)  (989 166)  (989 166)  routing T_18_10.lft_op_6 <X> T_18_10.lc_trk_g1_6
 (29 6)  (993 166)  (993 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 166)  (994 166)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 166)  (995 166)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 166)  (996 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (998 166)  (998 166)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (1001 166)  (1001 166)  LC_3 Logic Functioning bit
 (39 6)  (1003 166)  (1003 166)  LC_3 Logic Functioning bit
 (22 7)  (986 167)  (986 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (988 167)  (988 167)  routing T_18_10.lft_op_6 <X> T_18_10.lc_trk_g1_6
 (30 7)  (994 167)  (994 167)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (1001 167)  (1001 167)  LC_3 Logic Functioning bit
 (39 7)  (1003 167)  (1003 167)  LC_3 Logic Functioning bit
 (0 8)  (964 168)  (964 168)  routing T_18_10.glb_netwk_6 <X> T_18_10.glb2local_1
 (1 8)  (965 168)  (965 168)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (15 8)  (979 168)  (979 168)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (981 168)  (981 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (985 168)  (985 168)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (986 168)  (986 168)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (990 168)  (990 168)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (992 168)  (992 168)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 168)  (993 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 168)  (996 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1001 168)  (1001 168)  LC_4 Logic Functioning bit
 (39 8)  (1003 168)  (1003 168)  LC_4 Logic Functioning bit
 (1 9)  (965 169)  (965 169)  routing T_18_10.glb_netwk_6 <X> T_18_10.glb2local_1
 (14 9)  (978 169)  (978 169)  routing T_18_10.tnl_op_0 <X> T_18_10.lc_trk_g2_0
 (15 9)  (979 169)  (979 169)  routing T_18_10.tnl_op_0 <X> T_18_10.lc_trk_g2_0
 (17 9)  (981 169)  (981 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (982 169)  (982 169)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g2_1
 (21 9)  (985 169)  (985 169)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g2_3
 (26 9)  (990 169)  (990 169)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 169)  (993 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 169)  (995 169)  routing T_18_10.lc_trk_g0_3 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (996 169)  (996 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (997 169)  (997 169)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.input_2_4
 (34 9)  (998 169)  (998 169)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.input_2_4
 (35 9)  (999 169)  (999 169)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.input_2_4
 (38 9)  (1002 169)  (1002 169)  LC_4 Logic Functioning bit
 (0 10)  (964 170)  (964 170)  routing T_18_10.glb_netwk_6 <X> T_18_10.glb2local_2
 (1 10)  (965 170)  (965 170)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (29 10)  (993 170)  (993 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 170)  (994 170)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (995 170)  (995 170)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 170)  (996 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (998 170)  (998 170)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (1001 170)  (1001 170)  LC_5 Logic Functioning bit
 (39 10)  (1003 170)  (1003 170)  LC_5 Logic Functioning bit
 (1 11)  (965 171)  (965 171)  routing T_18_10.glb_netwk_6 <X> T_18_10.glb2local_2
 (30 11)  (994 171)  (994 171)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (995 171)  (995 171)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (1001 171)  (1001 171)  LC_5 Logic Functioning bit
 (39 11)  (1003 171)  (1003 171)  LC_5 Logic Functioning bit
 (13 12)  (977 172)  (977 172)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_v_b_11
 (15 12)  (979 172)  (979 172)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g3_1
 (17 12)  (981 172)  (981 172)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (985 172)  (985 172)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g3_3
 (22 12)  (986 172)  (986 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (993 172)  (993 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 172)  (994 172)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 172)  (996 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (998 172)  (998 172)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (1001 172)  (1001 172)  LC_6 Logic Functioning bit
 (39 12)  (1003 172)  (1003 172)  LC_6 Logic Functioning bit
 (12 13)  (976 173)  (976 173)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_v_b_11
 (18 13)  (982 173)  (982 173)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g3_1
 (21 13)  (985 173)  (985 173)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g3_3
 (31 13)  (995 173)  (995 173)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (1001 173)  (1001 173)  LC_6 Logic Functioning bit
 (39 13)  (1003 173)  (1003 173)  LC_6 Logic Functioning bit
 (29 14)  (993 174)  (993 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 174)  (994 174)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 174)  (996 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 174)  (997 174)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 174)  (1001 174)  LC_7 Logic Functioning bit
 (39 14)  (1003 174)  (1003 174)  LC_7 Logic Functioning bit
 (30 15)  (994 175)  (994 175)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (37 15)  (1001 175)  (1001 175)  LC_7 Logic Functioning bit
 (39 15)  (1003 175)  (1003 175)  LC_7 Logic Functioning bit


RAM_Tile_19_10

 (0 0)  (1018 160)  (1018 160)  Negative Clock bit

 (9 0)  (1027 160)  (1027 160)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_h_r_1
 (25 0)  (1043 160)  (1043 160)  routing T_19_10.sp4_v_b_2 <X> T_19_10.lc_trk_g0_2
 (7 1)  (1025 161)  (1025 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1040 161)  (1040 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1041 161)  (1041 161)  routing T_19_10.sp4_v_b_2 <X> T_19_10.lc_trk_g0_2
 (26 1)  (1044 161)  (1044 161)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.input0_0
 (27 1)  (1045 161)  (1045 161)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.input0_0
 (29 1)  (1047 161)  (1047 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1018 162)  (1018 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (1 2)  (1019 162)  (1019 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (2 2)  (1020 162)  (1020 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (14 2)  (1032 162)  (1032 162)  routing T_19_10.sp4_h_r_12 <X> T_19_10.lc_trk_g0_4
 (26 2)  (1044 162)  (1044 162)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.input0_1
 (27 2)  (1045 162)  (1045 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_bram/ram/WDATA_6
 (28 2)  (1046 162)  (1046 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_bram/ram/WDATA_6
 (29 2)  (1047 162)  (1047 162)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (0 3)  (1018 163)  (1018 163)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (7 3)  (1025 163)  (1025 163)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1033 163)  (1033 163)  routing T_19_10.sp4_h_r_12 <X> T_19_10.lc_trk_g0_4
 (16 3)  (1034 163)  (1034 163)  routing T_19_10.sp4_h_r_12 <X> T_19_10.lc_trk_g0_4
 (17 3)  (1035 163)  (1035 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (26 3)  (1044 163)  (1044 163)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.input0_1
 (27 3)  (1045 163)  (1045 163)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.input0_1
 (29 3)  (1047 163)  (1047 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (1018 164)  (1018 164)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_bram/ram/WCLKE
 (1 4)  (1019 164)  (1019 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (14 4)  (1032 164)  (1032 164)  routing T_19_10.sp4_v_b_0 <X> T_19_10.lc_trk_g1_0
 (15 4)  (1033 164)  (1033 164)  routing T_19_10.sp4_h_r_1 <X> T_19_10.lc_trk_g1_1
 (16 4)  (1034 164)  (1034 164)  routing T_19_10.sp4_h_r_1 <X> T_19_10.lc_trk_g1_1
 (17 4)  (1035 164)  (1035 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (1040 164)  (1040 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (1 5)  (1019 165)  (1019 165)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_bram/ram/WCLKE
 (16 5)  (1034 165)  (1034 165)  routing T_19_10.sp4_v_b_0 <X> T_19_10.lc_trk_g1_0
 (17 5)  (1035 165)  (1035 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (1036 165)  (1036 165)  routing T_19_10.sp4_h_r_1 <X> T_19_10.lc_trk_g1_1
 (22 5)  (1040 165)  (1040 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1044 165)  (1044 165)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.input0_2
 (29 5)  (1047 165)  (1047 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (6 6)  (1024 166)  (1024 166)  routing T_19_10.sp4_h_l_47 <X> T_19_10.sp4_v_t_38
 (17 6)  (1035 166)  (1035 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1040 166)  (1040 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (1046 166)  (1046 166)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_bram/ram/WDATA_4
 (29 6)  (1047 166)  (1047 166)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (1048 166)  (1048 166)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_bram/ram/WDATA_4
 (10 7)  (1028 167)  (1028 167)  routing T_19_10.sp4_h_l_46 <X> T_19_10.sp4_v_t_41
 (18 7)  (1036 167)  (1036 167)  routing T_19_10.sp4_r_v_b_29 <X> T_19_10.lc_trk_g1_5
 (22 7)  (1040 167)  (1040 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (1045 167)  (1045 167)  routing T_19_10.lc_trk_g1_0 <X> T_19_10.input0_3
 (29 7)  (1047 167)  (1047 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (30 7)  (1048 167)  (1048 167)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_bram/ram/WDATA_4
 (15 8)  (1033 168)  (1033 168)  routing T_19_10.sp4_h_l_20 <X> T_19_10.lc_trk_g2_1
 (16 8)  (1034 168)  (1034 168)  routing T_19_10.sp4_h_l_20 <X> T_19_10.lc_trk_g2_1
 (17 8)  (1035 168)  (1035 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1036 168)  (1036 168)  routing T_19_10.sp4_h_l_20 <X> T_19_10.lc_trk_g2_1
 (26 8)  (1044 168)  (1044 168)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input0_4
 (22 9)  (1040 169)  (1040 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1041 169)  (1041 169)  routing T_19_10.sp4_h_l_15 <X> T_19_10.lc_trk_g2_2
 (24 9)  (1042 169)  (1042 169)  routing T_19_10.sp4_h_l_15 <X> T_19_10.lc_trk_g2_2
 (25 9)  (1043 169)  (1043 169)  routing T_19_10.sp4_h_l_15 <X> T_19_10.lc_trk_g2_2
 (26 9)  (1044 169)  (1044 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input0_4
 (27 9)  (1045 169)  (1045 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input0_4
 (28 9)  (1046 169)  (1046 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input0_4
 (29 9)  (1047 169)  (1047 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (29 10)  (1047 170)  (1047 170)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (1048 170)  (1048 170)  routing T_19_10.lc_trk_g0_4 <X> T_19_10.wire_bram/ram/WDATA_2
 (22 11)  (1040 171)  (1040 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1041 171)  (1041 171)  routing T_19_10.sp4_v_b_46 <X> T_19_10.lc_trk_g2_6
 (24 11)  (1042 171)  (1042 171)  routing T_19_10.sp4_v_b_46 <X> T_19_10.lc_trk_g2_6
 (26 11)  (1044 171)  (1044 171)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.input0_5
 (27 11)  (1045 171)  (1045 171)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.input0_5
 (29 11)  (1047 171)  (1047 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (16 12)  (1034 172)  (1034 172)  routing T_19_10.sp4_v_b_33 <X> T_19_10.lc_trk_g3_1
 (17 12)  (1035 172)  (1035 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1036 172)  (1036 172)  routing T_19_10.sp4_v_b_33 <X> T_19_10.lc_trk_g3_1
 (26 12)  (1044 172)  (1044 172)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input0_6
 (17 13)  (1035 173)  (1035 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1036 173)  (1036 173)  routing T_19_10.sp4_v_b_33 <X> T_19_10.lc_trk_g3_1
 (26 13)  (1044 173)  (1044 173)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input0_6
 (27 13)  (1045 173)  (1045 173)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input0_6
 (29 13)  (1047 173)  (1047 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (1 14)  (1019 174)  (1019 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (22 14)  (1040 174)  (1040 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (1041 174)  (1041 174)  routing T_19_10.sp4_h_l_18 <X> T_19_10.lc_trk_g3_7
 (24 14)  (1042 174)  (1042 174)  routing T_19_10.sp4_h_l_18 <X> T_19_10.lc_trk_g3_7
 (27 14)  (1045 174)  (1045 174)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_bram/ram/WDATA_0
 (29 14)  (1047 174)  (1047 174)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_0
 (0 15)  (1018 175)  (1018 175)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_bram/ram/WE
 (1 15)  (1019 175)  (1019 175)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_bram/ram/WE
 (21 15)  (1039 175)  (1039 175)  routing T_19_10.sp4_h_l_18 <X> T_19_10.lc_trk_g3_7
 (28 15)  (1046 175)  (1046 175)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.input0_7
 (29 15)  (1047 175)  (1047 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1050 175)  (1050 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1051 175)  (1051 175)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.input2_7
 (34 15)  (1052 175)  (1052 175)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.input2_7


LogicTile_20_10

 (5 7)  (1065 167)  (1065 167)  routing T_20_10.sp4_h_l_38 <X> T_20_10.sp4_v_t_38
 (12 7)  (1072 167)  (1072 167)  routing T_20_10.sp4_h_l_40 <X> T_20_10.sp4_v_t_40


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (27 0)  (721 144)  (721 144)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 144)  (723 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 144)  (724 144)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 144)  (726 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 144)  (728 144)  routing T_13_9.lc_trk_g1_0 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (729 144)  (729 144)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.input_2_0
 (37 0)  (731 144)  (731 144)  LC_0 Logic Functioning bit
 (38 0)  (732 144)  (732 144)  LC_0 Logic Functioning bit
 (39 0)  (733 144)  (733 144)  LC_0 Logic Functioning bit
 (43 0)  (737 144)  (737 144)  LC_0 Logic Functioning bit
 (45 0)  (739 144)  (739 144)  LC_0 Logic Functioning bit
 (51 0)  (745 144)  (745 144)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (721 145)  (721 145)  routing T_13_9.lc_trk_g1_1 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 145)  (723 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 145)  (724 145)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 145)  (726 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (728 145)  (728 145)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.input_2_0
 (36 1)  (730 145)  (730 145)  LC_0 Logic Functioning bit
 (40 1)  (734 145)  (734 145)  LC_0 Logic Functioning bit
 (41 1)  (735 145)  (735 145)  LC_0 Logic Functioning bit
 (42 1)  (736 145)  (736 145)  LC_0 Logic Functioning bit
 (0 2)  (694 146)  (694 146)  routing T_13_9.glb_netwk_7 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (1 2)  (695 146)  (695 146)  routing T_13_9.glb_netwk_7 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (696 146)  (696 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 147)  (694 147)  routing T_13_9.glb_netwk_7 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (14 4)  (708 148)  (708 148)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g1_0
 (15 4)  (709 148)  (709 148)  routing T_13_9.bot_op_1 <X> T_13_9.lc_trk_g1_1
 (17 4)  (711 148)  (711 148)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 5)  (711 149)  (711 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (709 150)  (709 150)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (17 6)  (711 150)  (711 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (712 151)  (712 151)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (22 7)  (716 151)  (716 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (718 151)  (718 151)  routing T_13_9.top_op_6 <X> T_13_9.lc_trk_g1_6
 (25 7)  (719 151)  (719 151)  routing T_13_9.top_op_6 <X> T_13_9.lc_trk_g1_6
 (16 8)  (710 152)  (710 152)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (17 8)  (711 152)  (711 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (712 152)  (712 152)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (25 8)  (719 152)  (719 152)  routing T_13_9.sp4_v_t_23 <X> T_13_9.lc_trk_g2_2
 (18 9)  (712 153)  (712 153)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (22 9)  (716 153)  (716 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (717 153)  (717 153)  routing T_13_9.sp4_v_t_23 <X> T_13_9.lc_trk_g2_2
 (25 9)  (719 153)  (719 153)  routing T_13_9.sp4_v_t_23 <X> T_13_9.lc_trk_g2_2
 (26 12)  (720 156)  (720 156)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 156)  (722 156)  routing T_13_9.lc_trk_g2_1 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 156)  (723 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 156)  (725 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 156)  (726 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 156)  (727 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 156)  (728 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 156)  (730 156)  LC_6 Logic Functioning bit
 (37 12)  (731 156)  (731 156)  LC_6 Logic Functioning bit
 (38 12)  (732 156)  (732 156)  LC_6 Logic Functioning bit
 (39 12)  (733 156)  (733 156)  LC_6 Logic Functioning bit
 (45 12)  (739 156)  (739 156)  LC_6 Logic Functioning bit
 (52 12)  (746 156)  (746 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (721 157)  (721 157)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 157)  (722 157)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 157)  (723 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 157)  (725 157)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 157)  (726 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (727 157)  (727 157)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_6
 (35 13)  (729 157)  (729 157)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_6
 (37 13)  (731 157)  (731 157)  LC_6 Logic Functioning bit
 (40 13)  (734 157)  (734 157)  LC_6 Logic Functioning bit
 (41 13)  (735 157)  (735 157)  LC_6 Logic Functioning bit
 (43 13)  (737 157)  (737 157)  LC_6 Logic Functioning bit
 (52 13)  (746 157)  (746 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (694 158)  (694 158)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 158)  (695 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (709 158)  (709 158)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (17 14)  (711 158)  (711 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (712 158)  (712 158)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (25 14)  (719 158)  (719 158)  routing T_13_9.wire_logic_cluster/lc_6/out <X> T_13_9.lc_trk_g3_6
 (0 15)  (694 159)  (694 159)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (18 15)  (712 159)  (712 159)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (22 15)  (716 159)  (716 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_9

 (14 0)  (762 144)  (762 144)  routing T_14_9.lft_op_0 <X> T_14_9.lc_trk_g0_0
 (22 0)  (770 144)  (770 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (772 144)  (772 144)  routing T_14_9.top_op_3 <X> T_14_9.lc_trk_g0_3
 (25 0)  (773 144)  (773 144)  routing T_14_9.sp4_h_r_10 <X> T_14_9.lc_trk_g0_2
 (15 1)  (763 145)  (763 145)  routing T_14_9.lft_op_0 <X> T_14_9.lc_trk_g0_0
 (17 1)  (765 145)  (765 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (769 145)  (769 145)  routing T_14_9.top_op_3 <X> T_14_9.lc_trk_g0_3
 (22 1)  (770 145)  (770 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (771 145)  (771 145)  routing T_14_9.sp4_h_r_10 <X> T_14_9.lc_trk_g0_2
 (24 1)  (772 145)  (772 145)  routing T_14_9.sp4_h_r_10 <X> T_14_9.lc_trk_g0_2
 (0 2)  (748 146)  (748 146)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (1 2)  (749 146)  (749 146)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (750 146)  (750 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (762 146)  (762 146)  routing T_14_9.wire_logic_cluster/lc_4/out <X> T_14_9.lc_trk_g0_4
 (0 3)  (748 147)  (748 147)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (17 3)  (765 147)  (765 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (8 4)  (756 148)  (756 148)  routing T_14_9.sp4_v_b_4 <X> T_14_9.sp4_h_r_4
 (9 4)  (757 148)  (757 148)  routing T_14_9.sp4_v_b_4 <X> T_14_9.sp4_h_r_4
 (22 6)  (770 150)  (770 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (772 150)  (772 150)  routing T_14_9.top_op_7 <X> T_14_9.lc_trk_g1_7
 (31 6)  (779 150)  (779 150)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 150)  (780 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (784 150)  (784 150)  LC_3 Logic Functioning bit
 (37 6)  (785 150)  (785 150)  LC_3 Logic Functioning bit
 (38 6)  (786 150)  (786 150)  LC_3 Logic Functioning bit
 (39 6)  (787 150)  (787 150)  LC_3 Logic Functioning bit
 (45 6)  (793 150)  (793 150)  LC_3 Logic Functioning bit
 (48 6)  (796 150)  (796 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (769 151)  (769 151)  routing T_14_9.top_op_7 <X> T_14_9.lc_trk_g1_7
 (36 7)  (784 151)  (784 151)  LC_3 Logic Functioning bit
 (37 7)  (785 151)  (785 151)  LC_3 Logic Functioning bit
 (38 7)  (786 151)  (786 151)  LC_3 Logic Functioning bit
 (39 7)  (787 151)  (787 151)  LC_3 Logic Functioning bit
 (51 7)  (799 151)  (799 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (765 152)  (765 152)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (766 152)  (766 152)  routing T_14_9.bnl_op_1 <X> T_14_9.lc_trk_g2_1
 (28 8)  (776 152)  (776 152)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 152)  (777 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 152)  (778 152)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 152)  (780 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 152)  (781 152)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 152)  (782 152)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (45 8)  (793 152)  (793 152)  LC_4 Logic Functioning bit
 (52 8)  (800 152)  (800 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (760 153)  (760 153)  routing T_14_9.sp4_h_r_8 <X> T_14_9.sp4_v_b_8
 (18 9)  (766 153)  (766 153)  routing T_14_9.bnl_op_1 <X> T_14_9.lc_trk_g2_1
 (26 9)  (774 153)  (774 153)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 153)  (777 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 153)  (778 153)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (779 153)  (779 153)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (41 9)  (789 153)  (789 153)  LC_4 Logic Functioning bit
 (43 9)  (791 153)  (791 153)  LC_4 Logic Functioning bit
 (21 10)  (769 154)  (769 154)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g2_7
 (22 10)  (770 154)  (770 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (772 154)  (772 154)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g2_7
 (21 11)  (769 155)  (769 155)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g2_7
 (8 13)  (756 157)  (756 157)  routing T_14_9.sp4_h_r_10 <X> T_14_9.sp4_v_b_10
 (22 13)  (770 157)  (770 157)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (771 157)  (771 157)  routing T_14_9.sp12_v_t_9 <X> T_14_9.lc_trk_g3_2
 (0 14)  (748 158)  (748 158)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 158)  (749 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (777 158)  (777 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 158)  (779 158)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 158)  (780 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 158)  (782 158)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 158)  (784 158)  LC_7 Logic Functioning bit
 (37 14)  (785 158)  (785 158)  LC_7 Logic Functioning bit
 (41 14)  (789 158)  (789 158)  LC_7 Logic Functioning bit
 (42 14)  (790 158)  (790 158)  LC_7 Logic Functioning bit
 (45 14)  (793 158)  (793 158)  LC_7 Logic Functioning bit
 (0 15)  (748 159)  (748 159)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (28 15)  (776 159)  (776 159)  routing T_14_9.lc_trk_g2_1 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 159)  (777 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (779 159)  (779 159)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 159)  (780 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (783 159)  (783 159)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.input_2_7
 (37 15)  (785 159)  (785 159)  LC_7 Logic Functioning bit
 (38 15)  (786 159)  (786 159)  LC_7 Logic Functioning bit
 (42 15)  (790 159)  (790 159)  LC_7 Logic Functioning bit
 (43 15)  (791 159)  (791 159)  LC_7 Logic Functioning bit
 (48 15)  (796 159)  (796 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_9

 (15 0)  (817 144)  (817 144)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (16 0)  (818 144)  (818 144)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (17 0)  (819 144)  (819 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (823 144)  (823 144)  routing T_15_9.sp12_h_r_3 <X> T_15_9.lc_trk_g0_3
 (22 0)  (824 144)  (824 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (826 144)  (826 144)  routing T_15_9.sp12_h_r_3 <X> T_15_9.lc_trk_g0_3
 (29 0)  (831 144)  (831 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (838 144)  (838 144)  LC_0 Logic Functioning bit
 (38 0)  (840 144)  (840 144)  LC_0 Logic Functioning bit
 (41 0)  (843 144)  (843 144)  LC_0 Logic Functioning bit
 (43 0)  (845 144)  (845 144)  LC_0 Logic Functioning bit
 (45 0)  (847 144)  (847 144)  LC_0 Logic Functioning bit
 (53 0)  (855 144)  (855 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (820 145)  (820 145)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (21 1)  (823 145)  (823 145)  routing T_15_9.sp12_h_r_3 <X> T_15_9.lc_trk_g0_3
 (36 1)  (838 145)  (838 145)  LC_0 Logic Functioning bit
 (38 1)  (840 145)  (840 145)  LC_0 Logic Functioning bit
 (41 1)  (843 145)  (843 145)  LC_0 Logic Functioning bit
 (43 1)  (845 145)  (845 145)  LC_0 Logic Functioning bit
 (0 2)  (802 146)  (802 146)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (803 146)  (803 146)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (804 146)  (804 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 146)  (817 146)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g0_5
 (16 2)  (818 146)  (818 146)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g0_5
 (17 2)  (819 146)  (819 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (802 147)  (802 147)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (18 3)  (820 147)  (820 147)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g0_5
 (1 4)  (803 148)  (803 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (818 148)  (818 148)  routing T_15_9.sp12_h_r_9 <X> T_15_9.lc_trk_g1_1
 (17 4)  (819 148)  (819 148)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (823 148)  (823 148)  routing T_15_9.bnr_op_3 <X> T_15_9.lc_trk_g1_3
 (22 4)  (824 148)  (824 148)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (32 4)  (834 148)  (834 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (838 148)  (838 148)  LC_2 Logic Functioning bit
 (37 4)  (839 148)  (839 148)  LC_2 Logic Functioning bit
 (38 4)  (840 148)  (840 148)  LC_2 Logic Functioning bit
 (39 4)  (841 148)  (841 148)  LC_2 Logic Functioning bit
 (45 4)  (847 148)  (847 148)  LC_2 Logic Functioning bit
 (0 5)  (802 149)  (802 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (1 5)  (803 149)  (803 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (21 5)  (823 149)  (823 149)  routing T_15_9.bnr_op_3 <X> T_15_9.lc_trk_g1_3
 (31 5)  (833 149)  (833 149)  routing T_15_9.lc_trk_g0_3 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 149)  (838 149)  LC_2 Logic Functioning bit
 (37 5)  (839 149)  (839 149)  LC_2 Logic Functioning bit
 (38 5)  (840 149)  (840 149)  LC_2 Logic Functioning bit
 (39 5)  (841 149)  (841 149)  LC_2 Logic Functioning bit
 (52 5)  (854 149)  (854 149)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (817 150)  (817 150)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g1_5
 (17 6)  (819 150)  (819 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (820 150)  (820 150)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g1_5
 (32 6)  (834 150)  (834 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 150)  (836 150)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 150)  (838 150)  LC_3 Logic Functioning bit
 (37 6)  (839 150)  (839 150)  LC_3 Logic Functioning bit
 (38 6)  (840 150)  (840 150)  LC_3 Logic Functioning bit
 (39 6)  (841 150)  (841 150)  LC_3 Logic Functioning bit
 (45 6)  (847 150)  (847 150)  LC_3 Logic Functioning bit
 (53 6)  (855 150)  (855 150)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (820 151)  (820 151)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g1_5
 (36 7)  (838 151)  (838 151)  LC_3 Logic Functioning bit
 (37 7)  (839 151)  (839 151)  LC_3 Logic Functioning bit
 (38 7)  (840 151)  (840 151)  LC_3 Logic Functioning bit
 (39 7)  (841 151)  (841 151)  LC_3 Logic Functioning bit
 (31 8)  (833 152)  (833 152)  routing T_15_9.lc_trk_g0_5 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 152)  (834 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (838 152)  (838 152)  LC_4 Logic Functioning bit
 (37 8)  (839 152)  (839 152)  LC_4 Logic Functioning bit
 (38 8)  (840 152)  (840 152)  LC_4 Logic Functioning bit
 (39 8)  (841 152)  (841 152)  LC_4 Logic Functioning bit
 (45 8)  (847 152)  (847 152)  LC_4 Logic Functioning bit
 (36 9)  (838 153)  (838 153)  LC_4 Logic Functioning bit
 (37 9)  (839 153)  (839 153)  LC_4 Logic Functioning bit
 (38 9)  (840 153)  (840 153)  LC_4 Logic Functioning bit
 (39 9)  (841 153)  (841 153)  LC_4 Logic Functioning bit
 (52 9)  (854 153)  (854 153)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (31 10)  (833 154)  (833 154)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 154)  (834 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 154)  (836 154)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 154)  (838 154)  LC_5 Logic Functioning bit
 (37 10)  (839 154)  (839 154)  LC_5 Logic Functioning bit
 (38 10)  (840 154)  (840 154)  LC_5 Logic Functioning bit
 (39 10)  (841 154)  (841 154)  LC_5 Logic Functioning bit
 (45 10)  (847 154)  (847 154)  LC_5 Logic Functioning bit
 (36 11)  (838 155)  (838 155)  LC_5 Logic Functioning bit
 (37 11)  (839 155)  (839 155)  LC_5 Logic Functioning bit
 (38 11)  (840 155)  (840 155)  LC_5 Logic Functioning bit
 (39 11)  (841 155)  (841 155)  LC_5 Logic Functioning bit
 (48 11)  (850 155)  (850 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 14)  (802 158)  (802 158)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 158)  (803 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (802 159)  (802 159)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r


LogicTile_16_9

 (12 0)  (868 144)  (868 144)  routing T_16_9.sp4_v_t_39 <X> T_16_9.sp4_h_r_2
 (21 0)  (877 144)  (877 144)  routing T_16_9.wire_logic_cluster/lc_3/out <X> T_16_9.lc_trk_g0_3
 (22 0)  (878 144)  (878 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (856 146)  (856 146)  routing T_16_9.glb_netwk_7 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (857 146)  (857 146)  routing T_16_9.glb_netwk_7 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (858 146)  (858 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 147)  (856 147)  routing T_16_9.glb_netwk_7 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (10 4)  (866 148)  (866 148)  routing T_16_9.sp4_v_t_46 <X> T_16_9.sp4_h_r_4
 (29 4)  (885 148)  (885 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (887 148)  (887 148)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 148)  (888 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 148)  (889 148)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (41 4)  (897 148)  (897 148)  LC_2 Logic Functioning bit
 (43 4)  (899 148)  (899 148)  LC_2 Logic Functioning bit
 (53 4)  (909 148)  (909 148)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (30 5)  (886 149)  (886 149)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (887 149)  (887 149)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (41 5)  (897 149)  (897 149)  LC_2 Logic Functioning bit
 (43 5)  (899 149)  (899 149)  LC_2 Logic Functioning bit
 (52 5)  (908 149)  (908 149)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (859 150)  (859 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (15 6)  (871 150)  (871 150)  routing T_16_9.sp4_v_b_21 <X> T_16_9.lc_trk_g1_5
 (16 6)  (872 150)  (872 150)  routing T_16_9.sp4_v_b_21 <X> T_16_9.lc_trk_g1_5
 (17 6)  (873 150)  (873 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (882 150)  (882 150)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (883 150)  (883 150)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (884 150)  (884 150)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 150)  (885 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (887 150)  (887 150)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 150)  (888 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 150)  (890 150)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 150)  (892 150)  LC_3 Logic Functioning bit
 (42 6)  (898 150)  (898 150)  LC_3 Logic Functioning bit
 (43 6)  (899 150)  (899 150)  LC_3 Logic Functioning bit
 (45 6)  (901 150)  (901 150)  LC_3 Logic Functioning bit
 (26 7)  (882 151)  (882 151)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 151)  (884 151)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 151)  (885 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 151)  (886 151)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 151)  (888 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (891 151)  (891 151)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.input_2_3
 (36 7)  (892 151)  (892 151)  LC_3 Logic Functioning bit
 (38 7)  (894 151)  (894 151)  LC_3 Logic Functioning bit
 (41 7)  (897 151)  (897 151)  LC_3 Logic Functioning bit
 (42 7)  (898 151)  (898 151)  LC_3 Logic Functioning bit
 (43 7)  (899 151)  (899 151)  LC_3 Logic Functioning bit
 (15 8)  (871 152)  (871 152)  routing T_16_9.rgt_op_1 <X> T_16_9.lc_trk_g2_1
 (17 8)  (873 152)  (873 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (874 152)  (874 152)  routing T_16_9.rgt_op_1 <X> T_16_9.lc_trk_g2_1
 (26 8)  (882 152)  (882 152)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (884 152)  (884 152)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 152)  (885 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 152)  (888 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (891 152)  (891 152)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_4
 (37 8)  (893 152)  (893 152)  LC_4 Logic Functioning bit
 (39 8)  (895 152)  (895 152)  LC_4 Logic Functioning bit
 (40 8)  (896 152)  (896 152)  LC_4 Logic Functioning bit
 (41 8)  (897 152)  (897 152)  LC_4 Logic Functioning bit
 (42 8)  (898 152)  (898 152)  LC_4 Logic Functioning bit
 (26 9)  (882 153)  (882 153)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 153)  (884 153)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 153)  (885 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 153)  (887 153)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 153)  (888 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (889 153)  (889 153)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_4
 (34 9)  (890 153)  (890 153)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_4
 (38 9)  (894 153)  (894 153)  LC_4 Logic Functioning bit
 (39 9)  (895 153)  (895 153)  LC_4 Logic Functioning bit
 (40 9)  (896 153)  (896 153)  LC_4 Logic Functioning bit
 (41 9)  (897 153)  (897 153)  LC_4 Logic Functioning bit
 (21 10)  (877 154)  (877 154)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g2_7
 (22 10)  (878 154)  (878 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (880 154)  (880 154)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g2_7
 (25 10)  (881 154)  (881 154)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g2_6
 (22 11)  (878 155)  (878 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (880 155)  (880 155)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g2_6
 (8 12)  (864 156)  (864 156)  routing T_16_9.sp4_v_b_4 <X> T_16_9.sp4_h_r_10
 (9 12)  (865 156)  (865 156)  routing T_16_9.sp4_v_b_4 <X> T_16_9.sp4_h_r_10
 (10 12)  (866 156)  (866 156)  routing T_16_9.sp4_v_b_4 <X> T_16_9.sp4_h_r_10
 (22 12)  (878 156)  (878 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (879 156)  (879 156)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (21 13)  (877 157)  (877 157)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (0 14)  (856 158)  (856 158)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 158)  (857 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (871 158)  (871 158)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g3_5
 (17 14)  (873 158)  (873 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (874 158)  (874 158)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g3_5
 (0 15)  (856 159)  (856 159)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/s_r


LogicTile_17_9

 (22 0)  (932 144)  (932 144)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (934 144)  (934 144)  routing T_17_9.bot_op_3 <X> T_17_9.lc_trk_g0_3
 (15 1)  (925 145)  (925 145)  routing T_17_9.bot_op_0 <X> T_17_9.lc_trk_g0_0
 (17 1)  (927 145)  (927 145)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (910 146)  (910 146)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (911 146)  (911 146)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (912 146)  (912 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (924 146)  (924 146)  routing T_17_9.lft_op_4 <X> T_17_9.lc_trk_g0_4
 (15 2)  (925 146)  (925 146)  routing T_17_9.sp4_v_b_21 <X> T_17_9.lc_trk_g0_5
 (16 2)  (926 146)  (926 146)  routing T_17_9.sp4_v_b_21 <X> T_17_9.lc_trk_g0_5
 (17 2)  (927 146)  (927 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (935 146)  (935 146)  routing T_17_9.wire_logic_cluster/lc_6/out <X> T_17_9.lc_trk_g0_6
 (27 2)  (937 146)  (937 146)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 146)  (939 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 146)  (940 146)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (942 146)  (942 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 146)  (943 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 146)  (944 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 146)  (945 146)  routing T_17_9.lc_trk_g0_5 <X> T_17_9.input_2_1
 (38 2)  (948 146)  (948 146)  LC_1 Logic Functioning bit
 (39 2)  (949 146)  (949 146)  LC_1 Logic Functioning bit
 (42 2)  (952 146)  (952 146)  LC_1 Logic Functioning bit
 (43 2)  (953 146)  (953 146)  LC_1 Logic Functioning bit
 (45 2)  (955 146)  (955 146)  LC_1 Logic Functioning bit
 (0 3)  (910 147)  (910 147)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (15 3)  (925 147)  (925 147)  routing T_17_9.lft_op_4 <X> T_17_9.lc_trk_g0_4
 (17 3)  (927 147)  (927 147)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (932 147)  (932 147)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (936 147)  (936 147)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (937 147)  (937 147)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 147)  (939 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (942 147)  (942 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (946 147)  (946 147)  LC_1 Logic Functioning bit
 (39 3)  (949 147)  (949 147)  LC_1 Logic Functioning bit
 (41 3)  (951 147)  (951 147)  LC_1 Logic Functioning bit
 (42 3)  (952 147)  (952 147)  LC_1 Logic Functioning bit
 (15 4)  (925 148)  (925 148)  routing T_17_9.bot_op_1 <X> T_17_9.lc_trk_g1_1
 (17 4)  (927 148)  (927 148)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (938 148)  (938 148)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 148)  (939 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 148)  (940 148)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (941 148)  (941 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 148)  (942 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 148)  (944 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 148)  (945 148)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.input_2_2
 (36 4)  (946 148)  (946 148)  LC_2 Logic Functioning bit
 (38 4)  (948 148)  (948 148)  LC_2 Logic Functioning bit
 (41 4)  (951 148)  (951 148)  LC_2 Logic Functioning bit
 (43 4)  (953 148)  (953 148)  LC_2 Logic Functioning bit
 (22 5)  (932 149)  (932 149)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (934 149)  (934 149)  routing T_17_9.bot_op_2 <X> T_17_9.lc_trk_g1_2
 (27 5)  (937 149)  (937 149)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 149)  (938 149)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 149)  (939 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (942 149)  (942 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (945 149)  (945 149)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.input_2_2
 (36 5)  (946 149)  (946 149)  LC_2 Logic Functioning bit
 (38 5)  (948 149)  (948 149)  LC_2 Logic Functioning bit
 (43 5)  (953 149)  (953 149)  LC_2 Logic Functioning bit
 (14 6)  (924 150)  (924 150)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g1_4
 (17 6)  (927 150)  (927 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (928 150)  (928 150)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g1_5
 (21 6)  (931 150)  (931 150)  routing T_17_9.wire_logic_cluster/lc_7/out <X> T_17_9.lc_trk_g1_7
 (22 6)  (932 150)  (932 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (936 150)  (936 150)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (31 6)  (941 150)  (941 150)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 150)  (942 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 150)  (944 150)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 150)  (946 150)  LC_3 Logic Functioning bit
 (38 6)  (948 150)  (948 150)  LC_3 Logic Functioning bit
 (42 6)  (952 150)  (952 150)  LC_3 Logic Functioning bit
 (43 6)  (953 150)  (953 150)  LC_3 Logic Functioning bit
 (50 6)  (960 150)  (960 150)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (927 151)  (927 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (938 151)  (938 151)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 151)  (939 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 151)  (941 151)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (37 7)  (947 151)  (947 151)  LC_3 Logic Functioning bit
 (39 7)  (949 151)  (949 151)  LC_3 Logic Functioning bit
 (42 7)  (952 151)  (952 151)  LC_3 Logic Functioning bit
 (43 7)  (953 151)  (953 151)  LC_3 Logic Functioning bit
 (51 7)  (961 151)  (961 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (936 152)  (936 152)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (939 152)  (939 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (941 152)  (941 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 152)  (942 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 152)  (944 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 152)  (946 152)  LC_4 Logic Functioning bit
 (37 8)  (947 152)  (947 152)  LC_4 Logic Functioning bit
 (38 8)  (948 152)  (948 152)  LC_4 Logic Functioning bit
 (39 8)  (949 152)  (949 152)  LC_4 Logic Functioning bit
 (45 8)  (955 152)  (955 152)  LC_4 Logic Functioning bit
 (50 8)  (960 152)  (960 152)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (936 153)  (936 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 153)  (938 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 153)  (939 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 153)  (940 153)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (37 9)  (947 153)  (947 153)  LC_4 Logic Functioning bit
 (40 9)  (950 153)  (950 153)  LC_4 Logic Functioning bit
 (41 9)  (951 153)  (951 153)  LC_4 Logic Functioning bit
 (43 9)  (953 153)  (953 153)  LC_4 Logic Functioning bit
 (17 10)  (927 154)  (927 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 154)  (928 154)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g2_5
 (25 10)  (935 154)  (935 154)  routing T_17_9.bnl_op_6 <X> T_17_9.lc_trk_g2_6
 (29 10)  (939 154)  (939 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (947 154)  (947 154)  LC_5 Logic Functioning bit
 (39 10)  (949 154)  (949 154)  LC_5 Logic Functioning bit
 (40 10)  (950 154)  (950 154)  LC_5 Logic Functioning bit
 (42 10)  (952 154)  (952 154)  LC_5 Logic Functioning bit
 (45 10)  (955 154)  (955 154)  LC_5 Logic Functioning bit
 (51 10)  (961 154)  (961 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (932 155)  (932 155)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (935 155)  (935 155)  routing T_17_9.bnl_op_6 <X> T_17_9.lc_trk_g2_6
 (26 11)  (936 155)  (936 155)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 155)  (937 155)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 155)  (939 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (17 12)  (927 156)  (927 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 156)  (928 156)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g3_1
 (29 12)  (939 156)  (939 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (35 12)  (945 156)  (945 156)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.input_2_6
 (36 12)  (946 156)  (946 156)  LC_6 Logic Functioning bit
 (37 12)  (947 156)  (947 156)  LC_6 Logic Functioning bit
 (42 12)  (952 156)  (952 156)  LC_6 Logic Functioning bit
 (43 12)  (953 156)  (953 156)  LC_6 Logic Functioning bit
 (45 12)  (955 156)  (955 156)  LC_6 Logic Functioning bit
 (27 13)  (937 157)  (937 157)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 157)  (939 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 157)  (940 157)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (942 157)  (942 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (945 157)  (945 157)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.input_2_6
 (38 13)  (948 157)  (948 157)  LC_6 Logic Functioning bit
 (39 13)  (949 157)  (949 157)  LC_6 Logic Functioning bit
 (40 13)  (950 157)  (950 157)  LC_6 Logic Functioning bit
 (41 13)  (951 157)  (951 157)  LC_6 Logic Functioning bit
 (0 14)  (910 158)  (910 158)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 158)  (911 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (936 158)  (936 158)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (939 158)  (939 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 158)  (940 158)  routing T_17_9.lc_trk_g0_4 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (941 158)  (941 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 158)  (942 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 158)  (944 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (945 158)  (945 158)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.input_2_7
 (36 14)  (946 158)  (946 158)  LC_7 Logic Functioning bit
 (37 14)  (947 158)  (947 158)  LC_7 Logic Functioning bit
 (39 14)  (949 158)  (949 158)  LC_7 Logic Functioning bit
 (42 14)  (952 158)  (952 158)  LC_7 Logic Functioning bit
 (45 14)  (955 158)  (955 158)  LC_7 Logic Functioning bit
 (0 15)  (910 159)  (910 159)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (28 15)  (938 159)  (938 159)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 159)  (939 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 159)  (941 159)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 159)  (942 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (944 159)  (944 159)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.input_2_7
 (36 15)  (946 159)  (946 159)  LC_7 Logic Functioning bit
 (37 15)  (947 159)  (947 159)  LC_7 Logic Functioning bit
 (38 15)  (948 159)  (948 159)  LC_7 Logic Functioning bit
 (39 15)  (949 159)  (949 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (0 0)  (964 144)  (964 144)  Negative Clock bit

 (9 0)  (973 144)  (973 144)  routing T_18_9.sp4_v_t_36 <X> T_18_9.sp4_h_r_1
 (26 0)  (990 144)  (990 144)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (36 0)  (1000 144)  (1000 144)  LC_0 Logic Functioning bit
 (38 0)  (1002 144)  (1002 144)  LC_0 Logic Functioning bit
 (41 0)  (1005 144)  (1005 144)  LC_0 Logic Functioning bit
 (43 0)  (1007 144)  (1007 144)  LC_0 Logic Functioning bit
 (45 0)  (1009 144)  (1009 144)  LC_0 Logic Functioning bit
 (47 0)  (1011 144)  (1011 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (968 145)  (968 145)  routing T_18_9.sp4_h_l_41 <X> T_18_9.sp4_h_r_0
 (6 1)  (970 145)  (970 145)  routing T_18_9.sp4_h_l_41 <X> T_18_9.sp4_h_r_0
 (26 1)  (990 145)  (990 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (991 145)  (991 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 145)  (992 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 145)  (993 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1001 145)  (1001 145)  LC_0 Logic Functioning bit
 (39 1)  (1003 145)  (1003 145)  LC_0 Logic Functioning bit
 (40 1)  (1004 145)  (1004 145)  LC_0 Logic Functioning bit
 (42 1)  (1006 145)  (1006 145)  LC_0 Logic Functioning bit
 (0 2)  (964 146)  (964 146)  routing T_18_9.glb_netwk_7 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (1 2)  (965 146)  (965 146)  routing T_18_9.glb_netwk_7 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (966 146)  (966 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (995 146)  (995 146)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 146)  (996 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 146)  (997 146)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (998 146)  (998 146)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 146)  (1000 146)  LC_1 Logic Functioning bit
 (37 2)  (1001 146)  (1001 146)  LC_1 Logic Functioning bit
 (38 2)  (1002 146)  (1002 146)  LC_1 Logic Functioning bit
 (39 2)  (1003 146)  (1003 146)  LC_1 Logic Functioning bit
 (45 2)  (1009 146)  (1009 146)  LC_1 Logic Functioning bit
 (47 2)  (1011 146)  (1011 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (964 147)  (964 147)  routing T_18_9.glb_netwk_7 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (36 3)  (1000 147)  (1000 147)  LC_1 Logic Functioning bit
 (37 3)  (1001 147)  (1001 147)  LC_1 Logic Functioning bit
 (38 3)  (1002 147)  (1002 147)  LC_1 Logic Functioning bit
 (39 3)  (1003 147)  (1003 147)  LC_1 Logic Functioning bit
 (1 4)  (965 148)  (965 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (985 148)  (985 148)  routing T_18_9.lft_op_3 <X> T_18_9.lc_trk_g1_3
 (22 4)  (986 148)  (986 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (988 148)  (988 148)  routing T_18_9.lft_op_3 <X> T_18_9.lc_trk_g1_3
 (32 4)  (996 148)  (996 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 148)  (997 148)  routing T_18_9.lc_trk_g2_3 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 148)  (1000 148)  LC_2 Logic Functioning bit
 (37 4)  (1001 148)  (1001 148)  LC_2 Logic Functioning bit
 (38 4)  (1002 148)  (1002 148)  LC_2 Logic Functioning bit
 (39 4)  (1003 148)  (1003 148)  LC_2 Logic Functioning bit
 (45 4)  (1009 148)  (1009 148)  LC_2 Logic Functioning bit
 (0 5)  (964 149)  (964 149)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_7/cen
 (1 5)  (965 149)  (965 149)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_7/cen
 (31 5)  (995 149)  (995 149)  routing T_18_9.lc_trk_g2_3 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (1000 149)  (1000 149)  LC_2 Logic Functioning bit
 (37 5)  (1001 149)  (1001 149)  LC_2 Logic Functioning bit
 (38 5)  (1002 149)  (1002 149)  LC_2 Logic Functioning bit
 (39 5)  (1003 149)  (1003 149)  LC_2 Logic Functioning bit
 (47 5)  (1011 149)  (1011 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (32 6)  (996 150)  (996 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 150)  (997 150)  routing T_18_9.lc_trk_g3_1 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 150)  (998 150)  routing T_18_9.lc_trk_g3_1 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 150)  (1000 150)  LC_3 Logic Functioning bit
 (37 6)  (1001 150)  (1001 150)  LC_3 Logic Functioning bit
 (38 6)  (1002 150)  (1002 150)  LC_3 Logic Functioning bit
 (39 6)  (1003 150)  (1003 150)  LC_3 Logic Functioning bit
 (45 6)  (1009 150)  (1009 150)  LC_3 Logic Functioning bit
 (47 6)  (1011 150)  (1011 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (1000 151)  (1000 151)  LC_3 Logic Functioning bit
 (37 7)  (1001 151)  (1001 151)  LC_3 Logic Functioning bit
 (38 7)  (1002 151)  (1002 151)  LC_3 Logic Functioning bit
 (39 7)  (1003 151)  (1003 151)  LC_3 Logic Functioning bit
 (22 8)  (986 152)  (986 152)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (988 152)  (988 152)  routing T_18_9.tnr_op_3 <X> T_18_9.lc_trk_g2_3
 (31 8)  (995 152)  (995 152)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 152)  (996 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 152)  (997 152)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 152)  (1000 152)  LC_4 Logic Functioning bit
 (37 8)  (1001 152)  (1001 152)  LC_4 Logic Functioning bit
 (38 8)  (1002 152)  (1002 152)  LC_4 Logic Functioning bit
 (39 8)  (1003 152)  (1003 152)  LC_4 Logic Functioning bit
 (45 8)  (1009 152)  (1009 152)  LC_4 Logic Functioning bit
 (31 9)  (995 153)  (995 153)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1000 153)  (1000 153)  LC_4 Logic Functioning bit
 (37 9)  (1001 153)  (1001 153)  LC_4 Logic Functioning bit
 (38 9)  (1002 153)  (1002 153)  LC_4 Logic Functioning bit
 (39 9)  (1003 153)  (1003 153)  LC_4 Logic Functioning bit
 (47 9)  (1011 153)  (1011 153)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (12 10)  (976 154)  (976 154)  routing T_18_9.sp4_v_t_45 <X> T_18_9.sp4_h_l_45
 (21 10)  (985 154)  (985 154)  routing T_18_9.rgt_op_7 <X> T_18_9.lc_trk_g2_7
 (22 10)  (986 154)  (986 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (988 154)  (988 154)  routing T_18_9.rgt_op_7 <X> T_18_9.lc_trk_g2_7
 (11 11)  (975 155)  (975 155)  routing T_18_9.sp4_v_t_45 <X> T_18_9.sp4_h_l_45
 (15 12)  (979 156)  (979 156)  routing T_18_9.tnr_op_1 <X> T_18_9.lc_trk_g3_1
 (17 12)  (981 156)  (981 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (8 14)  (972 158)  (972 158)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_l_47
 (9 14)  (973 158)  (973 158)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_l_47
 (15 14)  (979 158)  (979 158)  routing T_18_9.tnr_op_5 <X> T_18_9.lc_trk_g3_5
 (17 14)  (981 158)  (981 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (986 158)  (986 158)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (988 158)  (988 158)  routing T_18_9.tnr_op_7 <X> T_18_9.lc_trk_g3_7


RAM_Tile_19_9

 (26 0)  (1044 144)  (1044 144)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.input0_0
 (7 1)  (1025 145)  (1025 145)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1045 145)  (1045 145)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.input0_0
 (28 1)  (1046 145)  (1046 145)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.input0_0
 (29 1)  (1047 145)  (1047 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1018 146)  (1018 146)  routing T_19_9.glb_netwk_7 <X> T_19_9.wire_bram/ram/RCLK
 (1 2)  (1019 146)  (1019 146)  routing T_19_9.glb_netwk_7 <X> T_19_9.wire_bram/ram/RCLK
 (2 2)  (1020 146)  (1020 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (14 2)  (1032 146)  (1032 146)  routing T_19_9.sp4_h_l_1 <X> T_19_9.lc_trk_g0_4
 (27 2)  (1045 146)  (1045 146)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_bram/ram/WDATA_14
 (28 2)  (1046 146)  (1046 146)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_bram/ram/WDATA_14
 (29 2)  (1047 146)  (1047 146)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (1048 146)  (1048 146)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_bram/ram/WDATA_14
 (0 3)  (1018 147)  (1018 147)  routing T_19_9.glb_netwk_7 <X> T_19_9.wire_bram/ram/RCLK
 (15 3)  (1033 147)  (1033 147)  routing T_19_9.sp4_h_l_1 <X> T_19_9.lc_trk_g0_4
 (16 3)  (1034 147)  (1034 147)  routing T_19_9.sp4_h_l_1 <X> T_19_9.lc_trk_g0_4
 (17 3)  (1035 147)  (1035 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (1045 147)  (1045 147)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.input0_1
 (28 3)  (1046 147)  (1046 147)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.input0_1
 (29 3)  (1047 147)  (1047 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (30 3)  (1048 147)  (1048 147)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_bram/ram/WDATA_14
 (26 5)  (1044 149)  (1044 149)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input0_2
 (27 5)  (1045 149)  (1045 149)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input0_2
 (28 5)  (1046 149)  (1046 149)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input0_2
 (29 5)  (1047 149)  (1047 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (15 6)  (1033 150)  (1033 150)  routing T_19_9.sp4_h_r_13 <X> T_19_9.lc_trk_g1_5
 (16 6)  (1034 150)  (1034 150)  routing T_19_9.sp4_h_r_13 <X> T_19_9.lc_trk_g1_5
 (17 6)  (1035 150)  (1035 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1036 150)  (1036 150)  routing T_19_9.sp4_h_r_13 <X> T_19_9.lc_trk_g1_5
 (29 6)  (1047 150)  (1047 150)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (1048 150)  (1048 150)  routing T_19_9.lc_trk_g0_4 <X> T_19_9.wire_bram/ram/WDATA_12
 (28 7)  (1046 151)  (1046 151)  routing T_19_9.lc_trk_g2_1 <X> T_19_9.input0_3
 (29 7)  (1047 151)  (1047 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (15 8)  (1033 152)  (1033 152)  routing T_19_9.tnl_op_1 <X> T_19_9.lc_trk_g2_1
 (17 8)  (1035 152)  (1035 152)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (1044 152)  (1044 152)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.input0_4
 (18 9)  (1036 153)  (1036 153)  routing T_19_9.tnl_op_1 <X> T_19_9.lc_trk_g2_1
 (22 9)  (1040 153)  (1040 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1041 153)  (1041 153)  routing T_19_9.sp4_v_t_31 <X> T_19_9.lc_trk_g2_2
 (24 9)  (1042 153)  (1042 153)  routing T_19_9.sp4_v_t_31 <X> T_19_9.lc_trk_g2_2
 (28 9)  (1046 153)  (1046 153)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.input0_4
 (29 9)  (1047 153)  (1047 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (22 10)  (1040 154)  (1040 154)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1042 154)  (1042 154)  routing T_19_9.tnl_op_7 <X> T_19_9.lc_trk_g2_7
 (25 10)  (1043 154)  (1043 154)  routing T_19_9.sp4_v_t_27 <X> T_19_9.lc_trk_g2_6
 (26 10)  (1044 154)  (1044 154)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.input0_5
 (28 10)  (1046 154)  (1046 154)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_bram/ram/WDATA_10
 (29 10)  (1047 154)  (1047 154)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (14 11)  (1032 155)  (1032 155)  routing T_19_9.tnl_op_4 <X> T_19_9.lc_trk_g2_4
 (15 11)  (1033 155)  (1033 155)  routing T_19_9.tnl_op_4 <X> T_19_9.lc_trk_g2_4
 (17 11)  (1035 155)  (1035 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1039 155)  (1039 155)  routing T_19_9.tnl_op_7 <X> T_19_9.lc_trk_g2_7
 (22 11)  (1040 155)  (1040 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (1041 155)  (1041 155)  routing T_19_9.sp4_v_t_27 <X> T_19_9.lc_trk_g2_6
 (25 11)  (1043 155)  (1043 155)  routing T_19_9.sp4_v_t_27 <X> T_19_9.lc_trk_g2_6
 (26 11)  (1044 155)  (1044 155)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.input0_5
 (27 11)  (1045 155)  (1045 155)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.input0_5
 (28 11)  (1046 155)  (1046 155)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.input0_5
 (29 11)  (1047 155)  (1047 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (30 11)  (1048 155)  (1048 155)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_bram/ram/WDATA_10
 (15 12)  (1033 156)  (1033 156)  routing T_19_9.sp4_h_l_28 <X> T_19_9.lc_trk_g3_1
 (16 12)  (1034 156)  (1034 156)  routing T_19_9.sp4_h_l_28 <X> T_19_9.lc_trk_g3_1
 (17 12)  (1035 156)  (1035 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1036 156)  (1036 156)  routing T_19_9.sp4_h_l_28 <X> T_19_9.lc_trk_g3_1
 (22 12)  (1040 156)  (1040 156)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1042 156)  (1042 156)  routing T_19_9.tnl_op_3 <X> T_19_9.lc_trk_g3_3
 (14 13)  (1032 157)  (1032 157)  routing T_19_9.tnl_op_0 <X> T_19_9.lc_trk_g3_0
 (15 13)  (1033 157)  (1033 157)  routing T_19_9.tnl_op_0 <X> T_19_9.lc_trk_g3_0
 (17 13)  (1035 157)  (1035 157)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1036 157)  (1036 157)  routing T_19_9.sp4_h_l_28 <X> T_19_9.lc_trk_g3_1
 (21 13)  (1039 157)  (1039 157)  routing T_19_9.tnl_op_3 <X> T_19_9.lc_trk_g3_3
 (22 13)  (1040 157)  (1040 157)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1042 157)  (1042 157)  routing T_19_9.tnl_op_2 <X> T_19_9.lc_trk_g3_2
 (25 13)  (1043 157)  (1043 157)  routing T_19_9.tnl_op_2 <X> T_19_9.lc_trk_g3_2
 (27 13)  (1045 157)  (1045 157)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.input0_6
 (28 13)  (1046 157)  (1046 157)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.input0_6
 (29 13)  (1047 157)  (1047 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (1 14)  (1019 158)  (1019 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (15 14)  (1033 158)  (1033 158)  routing T_19_9.tnl_op_5 <X> T_19_9.lc_trk_g3_5
 (17 14)  (1035 158)  (1035 158)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1039 158)  (1039 158)  routing T_19_9.sp4_h_l_26 <X> T_19_9.lc_trk_g3_7
 (22 14)  (1040 158)  (1040 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1041 158)  (1041 158)  routing T_19_9.sp4_h_l_26 <X> T_19_9.lc_trk_g3_7
 (24 14)  (1042 158)  (1042 158)  routing T_19_9.sp4_h_l_26 <X> T_19_9.lc_trk_g3_7
 (28 14)  (1046 158)  (1046 158)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_bram/ram/WDATA_8
 (29 14)  (1047 158)  (1047 158)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (1048 158)  (1048 158)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_bram/ram/WDATA_8
 (35 14)  (1053 158)  (1053 158)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input2_7
 (0 15)  (1018 159)  (1018 159)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_bram/ram/RE
 (1 15)  (1019 159)  (1019 159)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_bram/ram/RE
 (18 15)  (1036 159)  (1036 159)  routing T_19_9.tnl_op_5 <X> T_19_9.lc_trk_g3_5
 (22 15)  (1040 159)  (1040 159)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1042 159)  (1042 159)  routing T_19_9.tnl_op_6 <X> T_19_9.lc_trk_g3_6
 (25 15)  (1043 159)  (1043 159)  routing T_19_9.tnl_op_6 <X> T_19_9.lc_trk_g3_6
 (26 15)  (1044 159)  (1044 159)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.input0_7
 (27 15)  (1045 159)  (1045 159)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.input0_7
 (28 15)  (1046 159)  (1046 159)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.input0_7
 (29 15)  (1047 159)  (1047 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (30 15)  (1048 159)  (1048 159)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_bram/ram/WDATA_8
 (32 15)  (1050 159)  (1050 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1051 159)  (1051 159)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input2_7
 (35 15)  (1053 159)  (1053 159)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input2_7


LogicTile_20_9

 (8 15)  (1068 159)  (1068 159)  routing T_20_9.sp4_h_l_47 <X> T_20_9.sp4_v_t_47


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_12_8

 (8 11)  (644 139)  (644 139)  routing T_12_8.sp4_h_r_7 <X> T_12_8.sp4_v_t_42
 (9 11)  (645 139)  (645 139)  routing T_12_8.sp4_h_r_7 <X> T_12_8.sp4_v_t_42


LogicTile_13_8

 (3 0)  (697 128)  (697 128)  routing T_13_8.sp12_h_r_0 <X> T_13_8.sp12_v_b_0
 (36 0)  (730 128)  (730 128)  LC_0 Logic Functioning bit
 (37 0)  (731 128)  (731 128)  LC_0 Logic Functioning bit
 (38 0)  (732 128)  (732 128)  LC_0 Logic Functioning bit
 (39 0)  (733 128)  (733 128)  LC_0 Logic Functioning bit
 (40 0)  (734 128)  (734 128)  LC_0 Logic Functioning bit
 (41 0)  (735 128)  (735 128)  LC_0 Logic Functioning bit
 (42 0)  (736 128)  (736 128)  LC_0 Logic Functioning bit
 (43 0)  (737 128)  (737 128)  LC_0 Logic Functioning bit
 (46 0)  (740 128)  (740 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (746 128)  (746 128)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (747 128)  (747 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (697 129)  (697 129)  routing T_13_8.sp12_h_r_0 <X> T_13_8.sp12_v_b_0
 (36 1)  (730 129)  (730 129)  LC_0 Logic Functioning bit
 (37 1)  (731 129)  (731 129)  LC_0 Logic Functioning bit
 (38 1)  (732 129)  (732 129)  LC_0 Logic Functioning bit
 (39 1)  (733 129)  (733 129)  LC_0 Logic Functioning bit
 (40 1)  (734 129)  (734 129)  LC_0 Logic Functioning bit
 (41 1)  (735 129)  (735 129)  LC_0 Logic Functioning bit
 (42 1)  (736 129)  (736 129)  LC_0 Logic Functioning bit
 (43 1)  (737 129)  (737 129)  LC_0 Logic Functioning bit
 (51 1)  (745 129)  (745 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (29 2)  (723 130)  (723 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 130)  (724 130)  routing T_13_8.lc_trk_g0_4 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 130)  (725 130)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 130)  (726 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (735 130)  (735 130)  LC_1 Logic Functioning bit
 (43 2)  (737 130)  (737 130)  LC_1 Logic Functioning bit
 (46 2)  (740 130)  (740 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (745 130)  (745 130)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (709 131)  (709 131)  routing T_13_8.bot_op_4 <X> T_13_8.lc_trk_g0_4
 (17 3)  (711 131)  (711 131)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (716 131)  (716 131)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (718 131)  (718 131)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g0_6
 (25 3)  (719 131)  (719 131)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g0_6
 (31 3)  (725 131)  (725 131)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (41 3)  (735 131)  (735 131)  LC_1 Logic Functioning bit
 (43 3)  (737 131)  (737 131)  LC_1 Logic Functioning bit
 (53 3)  (747 131)  (747 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35


LogicTile_14_8

 (14 4)  (762 132)  (762 132)  routing T_14_8.sp4_v_b_8 <X> T_14_8.lc_trk_g1_0
 (22 4)  (770 132)  (770 132)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (772 132)  (772 132)  routing T_14_8.top_op_3 <X> T_14_8.lc_trk_g1_3
 (14 5)  (762 133)  (762 133)  routing T_14_8.sp4_v_b_8 <X> T_14_8.lc_trk_g1_0
 (16 5)  (764 133)  (764 133)  routing T_14_8.sp4_v_b_8 <X> T_14_8.lc_trk_g1_0
 (17 5)  (765 133)  (765 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (769 133)  (769 133)  routing T_14_8.top_op_3 <X> T_14_8.lc_trk_g1_3
 (25 6)  (773 134)  (773 134)  routing T_14_8.sp4_v_t_3 <X> T_14_8.lc_trk_g1_6
 (22 7)  (770 135)  (770 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (771 135)  (771 135)  routing T_14_8.sp4_v_t_3 <X> T_14_8.lc_trk_g1_6
 (25 7)  (773 135)  (773 135)  routing T_14_8.sp4_v_t_3 <X> T_14_8.lc_trk_g1_6
 (6 8)  (754 136)  (754 136)  routing T_14_8.sp4_v_t_38 <X> T_14_8.sp4_v_b_6
 (27 8)  (775 136)  (775 136)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 136)  (777 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 136)  (778 136)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 136)  (780 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 136)  (782 136)  routing T_14_8.lc_trk_g1_0 <X> T_14_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (785 136)  (785 136)  LC_4 Logic Functioning bit
 (39 8)  (787 136)  (787 136)  LC_4 Logic Functioning bit
 (40 8)  (788 136)  (788 136)  LC_4 Logic Functioning bit
 (42 8)  (790 136)  (790 136)  LC_4 Logic Functioning bit
 (5 9)  (753 137)  (753 137)  routing T_14_8.sp4_v_t_38 <X> T_14_8.sp4_v_b_6
 (26 9)  (774 137)  (774 137)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 137)  (775 137)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 137)  (777 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 137)  (778 137)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (41 9)  (789 137)  (789 137)  LC_4 Logic Functioning bit
 (43 9)  (791 137)  (791 137)  LC_4 Logic Functioning bit
 (52 9)  (800 137)  (800 137)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9


LogicTile_15_8

 (21 0)  (823 128)  (823 128)  routing T_15_8.sp12_h_r_3 <X> T_15_8.lc_trk_g0_3
 (22 0)  (824 128)  (824 128)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (826 128)  (826 128)  routing T_15_8.sp12_h_r_3 <X> T_15_8.lc_trk_g0_3
 (32 0)  (834 128)  (834 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (838 128)  (838 128)  LC_0 Logic Functioning bit
 (37 0)  (839 128)  (839 128)  LC_0 Logic Functioning bit
 (38 0)  (840 128)  (840 128)  LC_0 Logic Functioning bit
 (39 0)  (841 128)  (841 128)  LC_0 Logic Functioning bit
 (45 0)  (847 128)  (847 128)  LC_0 Logic Functioning bit
 (21 1)  (823 129)  (823 129)  routing T_15_8.sp12_h_r_3 <X> T_15_8.lc_trk_g0_3
 (31 1)  (833 129)  (833 129)  routing T_15_8.lc_trk_g0_3 <X> T_15_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (838 129)  (838 129)  LC_0 Logic Functioning bit
 (37 1)  (839 129)  (839 129)  LC_0 Logic Functioning bit
 (38 1)  (840 129)  (840 129)  LC_0 Logic Functioning bit
 (39 1)  (841 129)  (841 129)  LC_0 Logic Functioning bit
 (0 2)  (802 130)  (802 130)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (1 2)  (803 130)  (803 130)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (804 130)  (804 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 130)  (817 130)  routing T_15_8.sp12_h_r_5 <X> T_15_8.lc_trk_g0_5
 (17 2)  (819 130)  (819 130)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (820 130)  (820 130)  routing T_15_8.sp12_h_r_5 <X> T_15_8.lc_trk_g0_5
 (0 3)  (802 131)  (802 131)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (18 3)  (820 131)  (820 131)  routing T_15_8.sp12_h_r_5 <X> T_15_8.lc_trk_g0_5
 (0 4)  (802 132)  (802 132)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (1 4)  (803 132)  (803 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (817 132)  (817 132)  routing T_15_8.sp4_h_r_1 <X> T_15_8.lc_trk_g1_1
 (16 4)  (818 132)  (818 132)  routing T_15_8.sp4_h_r_1 <X> T_15_8.lc_trk_g1_1
 (17 4)  (819 132)  (819 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (802 133)  (802 133)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (1 5)  (803 133)  (803 133)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (18 5)  (820 133)  (820 133)  routing T_15_8.sp4_h_r_1 <X> T_15_8.lc_trk_g1_1
 (32 10)  (834 138)  (834 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 138)  (836 138)  routing T_15_8.lc_trk_g1_1 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 138)  (838 138)  LC_5 Logic Functioning bit
 (37 10)  (839 138)  (839 138)  LC_5 Logic Functioning bit
 (38 10)  (840 138)  (840 138)  LC_5 Logic Functioning bit
 (39 10)  (841 138)  (841 138)  LC_5 Logic Functioning bit
 (45 10)  (847 138)  (847 138)  LC_5 Logic Functioning bit
 (36 11)  (838 139)  (838 139)  LC_5 Logic Functioning bit
 (37 11)  (839 139)  (839 139)  LC_5 Logic Functioning bit
 (38 11)  (840 139)  (840 139)  LC_5 Logic Functioning bit
 (39 11)  (841 139)  (841 139)  LC_5 Logic Functioning bit
 (21 12)  (823 140)  (823 140)  routing T_15_8.rgt_op_3 <X> T_15_8.lc_trk_g3_3
 (22 12)  (824 140)  (824 140)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (826 140)  (826 140)  routing T_15_8.rgt_op_3 <X> T_15_8.lc_trk_g3_3
 (31 12)  (833 140)  (833 140)  routing T_15_8.lc_trk_g0_5 <X> T_15_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 140)  (834 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (838 140)  (838 140)  LC_6 Logic Functioning bit
 (37 12)  (839 140)  (839 140)  LC_6 Logic Functioning bit
 (38 12)  (840 140)  (840 140)  LC_6 Logic Functioning bit
 (39 12)  (841 140)  (841 140)  LC_6 Logic Functioning bit
 (45 12)  (847 140)  (847 140)  LC_6 Logic Functioning bit
 (36 13)  (838 141)  (838 141)  LC_6 Logic Functioning bit
 (37 13)  (839 141)  (839 141)  LC_6 Logic Functioning bit
 (38 13)  (840 141)  (840 141)  LC_6 Logic Functioning bit
 (39 13)  (841 141)  (841 141)  LC_6 Logic Functioning bit
 (0 14)  (802 142)  (802 142)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 142)  (803 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (802 143)  (802 143)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r


LogicTile_16_8

 (22 1)  (878 129)  (878 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (880 129)  (880 129)  routing T_16_8.top_op_2 <X> T_16_8.lc_trk_g0_2
 (25 1)  (881 129)  (881 129)  routing T_16_8.top_op_2 <X> T_16_8.lc_trk_g0_2
 (6 2)  (862 130)  (862 130)  routing T_16_8.sp4_h_l_42 <X> T_16_8.sp4_v_t_37
 (17 3)  (873 131)  (873 131)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (11 5)  (867 133)  (867 133)  routing T_16_8.sp4_h_l_40 <X> T_16_8.sp4_h_r_5
 (0 6)  (856 134)  (856 134)  routing T_16_8.glb_netwk_6 <X> T_16_8.glb2local_0
 (1 6)  (857 134)  (857 134)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (29 6)  (885 134)  (885 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 134)  (886 134)  routing T_16_8.lc_trk_g0_4 <X> T_16_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 134)  (888 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 134)  (889 134)  routing T_16_8.lc_trk_g2_0 <X> T_16_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 134)  (892 134)  LC_3 Logic Functioning bit
 (37 6)  (893 134)  (893 134)  LC_3 Logic Functioning bit
 (38 6)  (894 134)  (894 134)  LC_3 Logic Functioning bit
 (39 6)  (895 134)  (895 134)  LC_3 Logic Functioning bit
 (41 6)  (897 134)  (897 134)  LC_3 Logic Functioning bit
 (43 6)  (899 134)  (899 134)  LC_3 Logic Functioning bit
 (1 7)  (857 135)  (857 135)  routing T_16_8.glb_netwk_6 <X> T_16_8.glb2local_0
 (36 7)  (892 135)  (892 135)  LC_3 Logic Functioning bit
 (37 7)  (893 135)  (893 135)  LC_3 Logic Functioning bit
 (38 7)  (894 135)  (894 135)  LC_3 Logic Functioning bit
 (39 7)  (895 135)  (895 135)  LC_3 Logic Functioning bit
 (41 7)  (897 135)  (897 135)  LC_3 Logic Functioning bit
 (43 7)  (899 135)  (899 135)  LC_3 Logic Functioning bit
 (12 8)  (868 136)  (868 136)  routing T_16_8.sp4_h_l_40 <X> T_16_8.sp4_h_r_8
 (14 8)  (870 136)  (870 136)  routing T_16_8.rgt_op_0 <X> T_16_8.lc_trk_g2_0
 (15 8)  (871 136)  (871 136)  routing T_16_8.tnr_op_1 <X> T_16_8.lc_trk_g2_1
 (17 8)  (873 136)  (873 136)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (13 9)  (869 137)  (869 137)  routing T_16_8.sp4_h_l_40 <X> T_16_8.sp4_h_r_8
 (15 9)  (871 137)  (871 137)  routing T_16_8.rgt_op_0 <X> T_16_8.lc_trk_g2_0
 (17 9)  (873 137)  (873 137)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (871 138)  (871 138)  routing T_16_8.tnr_op_5 <X> T_16_8.lc_trk_g2_5
 (17 10)  (873 138)  (873 138)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 12)  (884 140)  (884 140)  routing T_16_8.lc_trk_g2_1 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 140)  (885 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 140)  (887 140)  routing T_16_8.lc_trk_g2_5 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 140)  (888 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 140)  (889 140)  routing T_16_8.lc_trk_g2_5 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 140)  (892 140)  LC_6 Logic Functioning bit
 (38 12)  (894 140)  (894 140)  LC_6 Logic Functioning bit
 (41 12)  (897 140)  (897 140)  LC_6 Logic Functioning bit
 (43 12)  (899 140)  (899 140)  LC_6 Logic Functioning bit
 (26 13)  (882 141)  (882 141)  routing T_16_8.lc_trk_g0_2 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 141)  (885 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (892 141)  (892 141)  LC_6 Logic Functioning bit
 (38 13)  (894 141)  (894 141)  LC_6 Logic Functioning bit


LogicTile_17_8

 (27 0)  (937 128)  (937 128)  routing T_17_8.lc_trk_g1_0 <X> T_17_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 128)  (939 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 128)  (942 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 128)  (943 128)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 128)  (944 128)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (45 0)  (955 128)  (955 128)  LC_0 Logic Functioning bit
 (47 0)  (957 128)  (957 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (924 129)  (924 129)  routing T_17_8.sp4_r_v_b_35 <X> T_17_8.lc_trk_g0_0
 (17 1)  (927 129)  (927 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (939 129)  (939 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 129)  (941 129)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (40 1)  (950 129)  (950 129)  LC_0 Logic Functioning bit
 (42 1)  (952 129)  (952 129)  LC_0 Logic Functioning bit
 (0 2)  (910 130)  (910 130)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (911 130)  (911 130)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (912 130)  (912 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (925 130)  (925 130)  routing T_17_8.top_op_5 <X> T_17_8.lc_trk_g0_5
 (17 2)  (927 130)  (927 130)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (932 130)  (932 130)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (934 130)  (934 130)  routing T_17_8.top_op_7 <X> T_17_8.lc_trk_g0_7
 (26 2)  (936 130)  (936 130)  routing T_17_8.lc_trk_g1_4 <X> T_17_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 130)  (937 130)  routing T_17_8.lc_trk_g1_1 <X> T_17_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 130)  (939 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 130)  (942 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 130)  (943 130)  routing T_17_8.lc_trk_g2_2 <X> T_17_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 130)  (945 130)  routing T_17_8.lc_trk_g0_5 <X> T_17_8.input_2_1
 (38 2)  (948 130)  (948 130)  LC_1 Logic Functioning bit
 (43 2)  (953 130)  (953 130)  LC_1 Logic Functioning bit
 (0 3)  (910 131)  (910 131)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (14 3)  (924 131)  (924 131)  routing T_17_8.top_op_4 <X> T_17_8.lc_trk_g0_4
 (15 3)  (925 131)  (925 131)  routing T_17_8.top_op_4 <X> T_17_8.lc_trk_g0_4
 (17 3)  (927 131)  (927 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (928 131)  (928 131)  routing T_17_8.top_op_5 <X> T_17_8.lc_trk_g0_5
 (21 3)  (931 131)  (931 131)  routing T_17_8.top_op_7 <X> T_17_8.lc_trk_g0_7
 (27 3)  (937 131)  (937 131)  routing T_17_8.lc_trk_g1_4 <X> T_17_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 131)  (939 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 131)  (941 131)  routing T_17_8.lc_trk_g2_2 <X> T_17_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 131)  (942 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (42 3)  (952 131)  (952 131)  LC_1 Logic Functioning bit
 (43 3)  (953 131)  (953 131)  LC_1 Logic Functioning bit
 (14 4)  (924 132)  (924 132)  routing T_17_8.wire_logic_cluster/lc_0/out <X> T_17_8.lc_trk_g1_0
 (15 4)  (925 132)  (925 132)  routing T_17_8.top_op_1 <X> T_17_8.lc_trk_g1_1
 (17 4)  (927 132)  (927 132)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (939 132)  (939 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 132)  (940 132)  routing T_17_8.lc_trk_g0_7 <X> T_17_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (941 132)  (941 132)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 132)  (942 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 132)  (944 132)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 132)  (945 132)  routing T_17_8.lc_trk_g0_4 <X> T_17_8.input_2_2
 (40 4)  (950 132)  (950 132)  LC_2 Logic Functioning bit
 (52 4)  (962 132)  (962 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (927 133)  (927 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (928 133)  (928 133)  routing T_17_8.top_op_1 <X> T_17_8.lc_trk_g1_1
 (27 5)  (937 133)  (937 133)  routing T_17_8.lc_trk_g1_1 <X> T_17_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 133)  (939 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 133)  (940 133)  routing T_17_8.lc_trk_g0_7 <X> T_17_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (941 133)  (941 133)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 133)  (942 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (15 6)  (925 134)  (925 134)  routing T_17_8.top_op_5 <X> T_17_8.lc_trk_g1_5
 (17 6)  (927 134)  (927 134)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (938 134)  (938 134)  routing T_17_8.lc_trk_g2_2 <X> T_17_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 134)  (939 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (941 134)  (941 134)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 134)  (942 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 134)  (944 134)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (39 6)  (949 134)  (949 134)  LC_3 Logic Functioning bit
 (50 6)  (960 134)  (960 134)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (924 135)  (924 135)  routing T_17_8.top_op_4 <X> T_17_8.lc_trk_g1_4
 (15 7)  (925 135)  (925 135)  routing T_17_8.top_op_4 <X> T_17_8.lc_trk_g1_4
 (17 7)  (927 135)  (927 135)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (928 135)  (928 135)  routing T_17_8.top_op_5 <X> T_17_8.lc_trk_g1_5
 (22 7)  (932 135)  (932 135)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (934 135)  (934 135)  routing T_17_8.top_op_6 <X> T_17_8.lc_trk_g1_6
 (25 7)  (935 135)  (935 135)  routing T_17_8.top_op_6 <X> T_17_8.lc_trk_g1_6
 (30 7)  (940 135)  (940 135)  routing T_17_8.lc_trk_g2_2 <X> T_17_8.wire_logic_cluster/lc_3/in_1
 (39 7)  (949 135)  (949 135)  LC_3 Logic Functioning bit
 (4 8)  (914 136)  (914 136)  routing T_17_8.sp4_v_t_43 <X> T_17_8.sp4_v_b_6
 (22 9)  (932 137)  (932 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (934 137)  (934 137)  routing T_17_8.tnl_op_2 <X> T_17_8.lc_trk_g2_2
 (25 9)  (935 137)  (935 137)  routing T_17_8.tnl_op_2 <X> T_17_8.lc_trk_g2_2
 (26 10)  (936 138)  (936 138)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 138)  (939 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 138)  (940 138)  routing T_17_8.lc_trk_g0_4 <X> T_17_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 138)  (942 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (944 138)  (944 138)  routing T_17_8.lc_trk_g1_1 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 138)  (945 138)  routing T_17_8.lc_trk_g0_7 <X> T_17_8.input_2_5
 (36 10)  (946 138)  (946 138)  LC_5 Logic Functioning bit
 (37 10)  (947 138)  (947 138)  LC_5 Logic Functioning bit
 (38 10)  (948 138)  (948 138)  LC_5 Logic Functioning bit
 (39 10)  (949 138)  (949 138)  LC_5 Logic Functioning bit
 (41 10)  (951 138)  (951 138)  LC_5 Logic Functioning bit
 (42 10)  (952 138)  (952 138)  LC_5 Logic Functioning bit
 (43 10)  (953 138)  (953 138)  LC_5 Logic Functioning bit
 (26 11)  (936 139)  (936 139)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 139)  (937 139)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 139)  (939 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (942 139)  (942 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (945 139)  (945 139)  routing T_17_8.lc_trk_g0_7 <X> T_17_8.input_2_5
 (36 11)  (946 139)  (946 139)  LC_5 Logic Functioning bit
 (37 11)  (947 139)  (947 139)  LC_5 Logic Functioning bit
 (38 11)  (948 139)  (948 139)  LC_5 Logic Functioning bit
 (39 11)  (949 139)  (949 139)  LC_5 Logic Functioning bit
 (40 11)  (950 139)  (950 139)  LC_5 Logic Functioning bit
 (41 11)  (951 139)  (951 139)  LC_5 Logic Functioning bit
 (42 11)  (952 139)  (952 139)  LC_5 Logic Functioning bit
 (43 11)  (953 139)  (953 139)  LC_5 Logic Functioning bit
 (53 11)  (963 139)  (963 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (935 140)  (935 140)  routing T_17_8.wire_logic_cluster/lc_2/out <X> T_17_8.lc_trk_g3_2
 (22 13)  (932 141)  (932 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_18_8

 (0 0)  (964 128)  (964 128)  Negative Clock bit

 (25 0)  (989 128)  (989 128)  routing T_18_8.wire_logic_cluster/lc_2/out <X> T_18_8.lc_trk_g0_2
 (26 0)  (990 128)  (990 128)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (991 128)  (991 128)  routing T_18_8.lc_trk_g1_0 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 128)  (993 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (995 128)  (995 128)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 128)  (996 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 128)  (997 128)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 128)  (1000 128)  LC_0 Logic Functioning bit
 (38 0)  (1002 128)  (1002 128)  LC_0 Logic Functioning bit
 (41 0)  (1005 128)  (1005 128)  LC_0 Logic Functioning bit
 (43 0)  (1007 128)  (1007 128)  LC_0 Logic Functioning bit
 (45 0)  (1009 128)  (1009 128)  LC_0 Logic Functioning bit
 (47 0)  (1011 128)  (1011 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (986 129)  (986 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (991 129)  (991 129)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 129)  (992 129)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 129)  (993 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1001 129)  (1001 129)  LC_0 Logic Functioning bit
 (39 1)  (1003 129)  (1003 129)  LC_0 Logic Functioning bit
 (41 1)  (1005 129)  (1005 129)  LC_0 Logic Functioning bit
 (43 1)  (1007 129)  (1007 129)  LC_0 Logic Functioning bit
 (0 2)  (964 130)  (964 130)  routing T_18_8.glb_netwk_7 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (1 2)  (965 130)  (965 130)  routing T_18_8.glb_netwk_7 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (966 130)  (966 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (990 130)  (990 130)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (32 2)  (996 130)  (996 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 130)  (997 130)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (998 130)  (998 130)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 130)  (1000 130)  LC_1 Logic Functioning bit
 (37 2)  (1001 130)  (1001 130)  LC_1 Logic Functioning bit
 (39 2)  (1003 130)  (1003 130)  LC_1 Logic Functioning bit
 (43 2)  (1007 130)  (1007 130)  LC_1 Logic Functioning bit
 (45 2)  (1009 130)  (1009 130)  LC_1 Logic Functioning bit
 (47 2)  (1011 130)  (1011 130)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (964 131)  (964 131)  routing T_18_8.glb_netwk_7 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (28 3)  (992 131)  (992 131)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 131)  (993 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (996 131)  (996 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (997 131)  (997 131)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.input_2_1
 (35 3)  (999 131)  (999 131)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.input_2_1
 (36 3)  (1000 131)  (1000 131)  LC_1 Logic Functioning bit
 (37 3)  (1001 131)  (1001 131)  LC_1 Logic Functioning bit
 (38 3)  (1002 131)  (1002 131)  LC_1 Logic Functioning bit
 (42 3)  (1006 131)  (1006 131)  LC_1 Logic Functioning bit
 (0 4)  (964 132)  (964 132)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_7/cen
 (1 4)  (965 132)  (965 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (978 132)  (978 132)  routing T_18_8.wire_logic_cluster/lc_0/out <X> T_18_8.lc_trk_g1_0
 (28 4)  (992 132)  (992 132)  routing T_18_8.lc_trk_g2_1 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 132)  (993 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 132)  (995 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 132)  (996 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 132)  (997 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 132)  (1000 132)  LC_2 Logic Functioning bit
 (38 4)  (1002 132)  (1002 132)  LC_2 Logic Functioning bit
 (41 4)  (1005 132)  (1005 132)  LC_2 Logic Functioning bit
 (43 4)  (1007 132)  (1007 132)  LC_2 Logic Functioning bit
 (45 4)  (1009 132)  (1009 132)  LC_2 Logic Functioning bit
 (0 5)  (964 133)  (964 133)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_7/cen
 (1 5)  (965 133)  (965 133)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_7/cen
 (17 5)  (981 133)  (981 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (990 133)  (990 133)  routing T_18_8.lc_trk_g0_2 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 133)  (993 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1000 133)  (1000 133)  LC_2 Logic Functioning bit
 (38 5)  (1002 133)  (1002 133)  LC_2 Logic Functioning bit
 (40 5)  (1004 133)  (1004 133)  LC_2 Logic Functioning bit
 (42 5)  (1006 133)  (1006 133)  LC_2 Logic Functioning bit
 (47 5)  (1011 133)  (1011 133)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 8)  (979 136)  (979 136)  routing T_18_8.tnr_op_1 <X> T_18_8.lc_trk_g2_1
 (17 8)  (981 136)  (981 136)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (986 136)  (986 136)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (988 136)  (988 136)  routing T_18_8.tnr_op_3 <X> T_18_8.lc_trk_g2_3
 (15 10)  (979 138)  (979 138)  routing T_18_8.tnl_op_5 <X> T_18_8.lc_trk_g2_5
 (17 10)  (981 138)  (981 138)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (982 139)  (982 139)  routing T_18_8.tnl_op_5 <X> T_18_8.lc_trk_g2_5
 (17 12)  (981 140)  (981 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 140)  (982 140)  routing T_18_8.wire_logic_cluster/lc_1/out <X> T_18_8.lc_trk_g3_1
 (22 12)  (986 140)  (986 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (987 140)  (987 140)  routing T_18_8.sp4_v_t_30 <X> T_18_8.lc_trk_g3_3
 (24 12)  (988 140)  (988 140)  routing T_18_8.sp4_v_t_30 <X> T_18_8.lc_trk_g3_3
 (15 14)  (979 142)  (979 142)  routing T_18_8.tnr_op_5 <X> T_18_8.lc_trk_g3_5
 (17 14)  (981 142)  (981 142)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_20_8

 (13 4)  (1073 132)  (1073 132)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_b_5
 (12 5)  (1072 133)  (1072 133)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_b_5
 (12 7)  (1072 135)  (1072 135)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_t_40
 (12 11)  (1072 139)  (1072 139)  routing T_20_8.sp4_h_l_45 <X> T_20_8.sp4_v_t_45


LogicTile_13_7

 (17 0)  (711 112)  (711 112)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (712 112)  (712 112)  routing T_13_7.bnr_op_1 <X> T_13_7.lc_trk_g0_1
 (18 1)  (712 113)  (712 113)  routing T_13_7.bnr_op_1 <X> T_13_7.lc_trk_g0_1
 (0 2)  (694 114)  (694 114)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (1 2)  (695 114)  (695 114)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (696 114)  (696 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 115)  (694 115)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (8 5)  (702 117)  (702 117)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_v_b_4
 (10 5)  (704 117)  (704 117)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_v_b_4
 (21 8)  (715 120)  (715 120)  routing T_13_7.sp12_v_t_0 <X> T_13_7.lc_trk_g2_3
 (22 8)  (716 120)  (716 120)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (718 120)  (718 120)  routing T_13_7.sp12_v_t_0 <X> T_13_7.lc_trk_g2_3
 (26 8)  (720 120)  (720 120)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (29 8)  (723 120)  (723 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 120)  (725 120)  routing T_13_7.lc_trk_g2_5 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 120)  (726 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 120)  (727 120)  routing T_13_7.lc_trk_g2_5 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (41 8)  (735 120)  (735 120)  LC_4 Logic Functioning bit
 (43 8)  (737 120)  (737 120)  LC_4 Logic Functioning bit
 (45 8)  (739 120)  (739 120)  LC_4 Logic Functioning bit
 (21 9)  (715 121)  (715 121)  routing T_13_7.sp12_v_t_0 <X> T_13_7.lc_trk_g2_3
 (26 9)  (720 121)  (720 121)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 121)  (722 121)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 121)  (723 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (40 9)  (734 121)  (734 121)  LC_4 Logic Functioning bit
 (41 9)  (735 121)  (735 121)  LC_4 Logic Functioning bit
 (42 9)  (736 121)  (736 121)  LC_4 Logic Functioning bit
 (43 9)  (737 121)  (737 121)  LC_4 Logic Functioning bit
 (48 9)  (742 121)  (742 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (711 122)  (711 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (713 122)  (713 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (719 122)  (719 122)  routing T_13_7.wire_logic_cluster/lc_6/out <X> T_13_7.lc_trk_g2_6
 (18 11)  (712 123)  (712 123)  routing T_13_7.sp4_r_v_b_37 <X> T_13_7.lc_trk_g2_5
 (22 11)  (716 123)  (716 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (726 124)  (726 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 124)  (727 124)  routing T_13_7.lc_trk_g2_3 <X> T_13_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 124)  (730 124)  LC_6 Logic Functioning bit
 (37 12)  (731 124)  (731 124)  LC_6 Logic Functioning bit
 (38 12)  (732 124)  (732 124)  LC_6 Logic Functioning bit
 (39 12)  (733 124)  (733 124)  LC_6 Logic Functioning bit
 (45 12)  (739 124)  (739 124)  LC_6 Logic Functioning bit
 (31 13)  (725 125)  (725 125)  routing T_13_7.lc_trk_g2_3 <X> T_13_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (730 125)  (730 125)  LC_6 Logic Functioning bit
 (37 13)  (731 125)  (731 125)  LC_6 Logic Functioning bit
 (38 13)  (732 125)  (732 125)  LC_6 Logic Functioning bit
 (39 13)  (733 125)  (733 125)  LC_6 Logic Functioning bit
 (46 13)  (740 125)  (740 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (694 126)  (694 126)  routing T_13_7.glb_netwk_6 <X> T_13_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 126)  (695 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (698 126)  (698 126)  routing T_13_7.sp4_v_b_9 <X> T_13_7.sp4_v_t_44
 (0 15)  (694 127)  (694 127)  routing T_13_7.glb_netwk_6 <X> T_13_7.wire_logic_cluster/lc_7/s_r
 (8 15)  (702 127)  (702 127)  routing T_13_7.sp4_v_b_7 <X> T_13_7.sp4_v_t_47
 (10 15)  (704 127)  (704 127)  routing T_13_7.sp4_v_b_7 <X> T_13_7.sp4_v_t_47


LogicTile_14_7

 (15 0)  (763 112)  (763 112)  routing T_14_7.bot_op_1 <X> T_14_7.lc_trk_g0_1
 (17 0)  (765 112)  (765 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (779 112)  (779 112)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 112)  (780 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 112)  (781 112)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_0/in_3
 (39 0)  (787 112)  (787 112)  LC_0 Logic Functioning bit
 (45 0)  (793 112)  (793 112)  LC_0 Logic Functioning bit
 (27 1)  (775 113)  (775 113)  routing T_14_7.lc_trk_g1_1 <X> T_14_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 113)  (777 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 113)  (779 113)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 113)  (780 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (781 113)  (781 113)  routing T_14_7.lc_trk_g2_0 <X> T_14_7.input_2_0
 (38 1)  (786 113)  (786 113)  LC_0 Logic Functioning bit
 (0 2)  (748 114)  (748 114)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (1 2)  (749 114)  (749 114)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (2 2)  (750 114)  (750 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (773 114)  (773 114)  routing T_14_7.lft_op_6 <X> T_14_7.lc_trk_g0_6
 (0 3)  (748 115)  (748 115)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (17 3)  (765 115)  (765 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (770 115)  (770 115)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (772 115)  (772 115)  routing T_14_7.lft_op_6 <X> T_14_7.lc_trk_g0_6
 (16 4)  (764 116)  (764 116)  routing T_14_7.sp4_v_b_9 <X> T_14_7.lc_trk_g1_1
 (17 4)  (765 116)  (765 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (766 116)  (766 116)  routing T_14_7.sp4_v_b_9 <X> T_14_7.lc_trk_g1_1
 (26 4)  (774 116)  (774 116)  routing T_14_7.lc_trk_g0_6 <X> T_14_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (777 116)  (777 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 116)  (779 116)  routing T_14_7.lc_trk_g2_5 <X> T_14_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 116)  (780 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 116)  (781 116)  routing T_14_7.lc_trk_g2_5 <X> T_14_7.wire_logic_cluster/lc_2/in_3
 (41 4)  (789 116)  (789 116)  LC_2 Logic Functioning bit
 (43 4)  (791 116)  (791 116)  LC_2 Logic Functioning bit
 (18 5)  (766 117)  (766 117)  routing T_14_7.sp4_v_b_9 <X> T_14_7.lc_trk_g1_1
 (26 5)  (774 117)  (774 117)  routing T_14_7.lc_trk_g0_6 <X> T_14_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 117)  (777 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (40 5)  (788 117)  (788 117)  LC_2 Logic Functioning bit
 (41 5)  (789 117)  (789 117)  LC_2 Logic Functioning bit
 (42 5)  (790 117)  (790 117)  LC_2 Logic Functioning bit
 (43 5)  (791 117)  (791 117)  LC_2 Logic Functioning bit
 (0 6)  (748 118)  (748 118)  routing T_14_7.glb_netwk_6 <X> T_14_7.glb2local_0
 (1 6)  (749 118)  (749 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (779 118)  (779 118)  routing T_14_7.lc_trk_g0_4 <X> T_14_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 118)  (780 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (784 118)  (784 118)  LC_3 Logic Functioning bit
 (37 6)  (785 118)  (785 118)  LC_3 Logic Functioning bit
 (38 6)  (786 118)  (786 118)  LC_3 Logic Functioning bit
 (39 6)  (787 118)  (787 118)  LC_3 Logic Functioning bit
 (42 6)  (790 118)  (790 118)  LC_3 Logic Functioning bit
 (43 6)  (791 118)  (791 118)  LC_3 Logic Functioning bit
 (47 6)  (795 118)  (795 118)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (798 118)  (798 118)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (749 119)  (749 119)  routing T_14_7.glb_netwk_6 <X> T_14_7.glb2local_0
 (36 7)  (784 119)  (784 119)  LC_3 Logic Functioning bit
 (37 7)  (785 119)  (785 119)  LC_3 Logic Functioning bit
 (38 7)  (786 119)  (786 119)  LC_3 Logic Functioning bit
 (39 7)  (787 119)  (787 119)  LC_3 Logic Functioning bit
 (42 7)  (790 119)  (790 119)  LC_3 Logic Functioning bit
 (43 7)  (791 119)  (791 119)  LC_3 Logic Functioning bit
 (14 8)  (762 120)  (762 120)  routing T_14_7.wire_logic_cluster/lc_0/out <X> T_14_7.lc_trk_g2_0
 (17 9)  (765 121)  (765 121)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (16 10)  (764 122)  (764 122)  routing T_14_7.sp4_v_b_37 <X> T_14_7.lc_trk_g2_5
 (17 10)  (765 122)  (765 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (766 122)  (766 122)  routing T_14_7.sp4_v_b_37 <X> T_14_7.lc_trk_g2_5
 (21 10)  (769 122)  (769 122)  routing T_14_7.sp4_v_t_26 <X> T_14_7.lc_trk_g2_7
 (22 10)  (770 122)  (770 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (771 122)  (771 122)  routing T_14_7.sp4_v_t_26 <X> T_14_7.lc_trk_g2_7
 (26 10)  (774 122)  (774 122)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_5/in_0
 (32 10)  (780 122)  (780 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 122)  (781 122)  routing T_14_7.lc_trk_g2_0 <X> T_14_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 122)  (784 122)  LC_5 Logic Functioning bit
 (38 10)  (786 122)  (786 122)  LC_5 Logic Functioning bit
 (18 11)  (766 123)  (766 123)  routing T_14_7.sp4_v_b_37 <X> T_14_7.lc_trk_g2_5
 (21 11)  (769 123)  (769 123)  routing T_14_7.sp4_v_t_26 <X> T_14_7.lc_trk_g2_7
 (26 11)  (774 123)  (774 123)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 123)  (776 123)  routing T_14_7.lc_trk_g2_7 <X> T_14_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 123)  (777 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (785 123)  (785 123)  LC_5 Logic Functioning bit
 (39 11)  (787 123)  (787 123)  LC_5 Logic Functioning bit
 (51 11)  (799 123)  (799 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (801 123)  (801 123)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


LogicTile_15_7

 (26 0)  (828 112)  (828 112)  routing T_15_7.lc_trk_g0_6 <X> T_15_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (830 112)  (830 112)  routing T_15_7.lc_trk_g2_1 <X> T_15_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 112)  (831 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 112)  (833 112)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 112)  (834 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 112)  (835 112)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 112)  (836 112)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 112)  (838 112)  LC_0 Logic Functioning bit
 (38 0)  (840 112)  (840 112)  LC_0 Logic Functioning bit
 (41 0)  (843 112)  (843 112)  LC_0 Logic Functioning bit
 (43 0)  (845 112)  (845 112)  LC_0 Logic Functioning bit
 (45 0)  (847 112)  (847 112)  LC_0 Logic Functioning bit
 (14 1)  (816 113)  (816 113)  routing T_15_7.top_op_0 <X> T_15_7.lc_trk_g0_0
 (15 1)  (817 113)  (817 113)  routing T_15_7.top_op_0 <X> T_15_7.lc_trk_g0_0
 (17 1)  (819 113)  (819 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (828 113)  (828 113)  routing T_15_7.lc_trk_g0_6 <X> T_15_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 113)  (831 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (839 113)  (839 113)  LC_0 Logic Functioning bit
 (39 1)  (841 113)  (841 113)  LC_0 Logic Functioning bit
 (41 1)  (843 113)  (843 113)  LC_0 Logic Functioning bit
 (43 1)  (845 113)  (845 113)  LC_0 Logic Functioning bit
 (44 1)  (846 113)  (846 113)  LC_0 Logic Functioning bit
 (46 1)  (848 113)  (848 113)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (802 114)  (802 114)  routing T_15_7.glb_netwk_7 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (1 2)  (803 114)  (803 114)  routing T_15_7.glb_netwk_7 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (2 2)  (804 114)  (804 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (828 114)  (828 114)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (831 114)  (831 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 114)  (833 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 114)  (834 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 114)  (835 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 114)  (836 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 114)  (838 114)  LC_1 Logic Functioning bit
 (37 2)  (839 114)  (839 114)  LC_1 Logic Functioning bit
 (38 2)  (840 114)  (840 114)  LC_1 Logic Functioning bit
 (39 2)  (841 114)  (841 114)  LC_1 Logic Functioning bit
 (41 2)  (843 114)  (843 114)  LC_1 Logic Functioning bit
 (43 2)  (845 114)  (845 114)  LC_1 Logic Functioning bit
 (45 2)  (847 114)  (847 114)  LC_1 Logic Functioning bit
 (0 3)  (802 115)  (802 115)  routing T_15_7.glb_netwk_7 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (22 3)  (824 115)  (824 115)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 115)  (826 115)  routing T_15_7.top_op_6 <X> T_15_7.lc_trk_g0_6
 (25 3)  (827 115)  (827 115)  routing T_15_7.top_op_6 <X> T_15_7.lc_trk_g0_6
 (27 3)  (829 115)  (829 115)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 115)  (830 115)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 115)  (831 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 115)  (833 115)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 115)  (838 115)  LC_1 Logic Functioning bit
 (38 3)  (840 115)  (840 115)  LC_1 Logic Functioning bit
 (46 3)  (848 115)  (848 115)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (803 116)  (803 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (823 116)  (823 116)  routing T_15_7.lft_op_3 <X> T_15_7.lc_trk_g1_3
 (22 4)  (824 116)  (824 116)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (826 116)  (826 116)  routing T_15_7.lft_op_3 <X> T_15_7.lc_trk_g1_3
 (0 5)  (802 117)  (802 117)  routing T_15_7.lc_trk_g1_3 <X> T_15_7.wire_logic_cluster/lc_7/cen
 (1 5)  (803 117)  (803 117)  routing T_15_7.lc_trk_g1_3 <X> T_15_7.wire_logic_cluster/lc_7/cen
 (15 8)  (817 120)  (817 120)  routing T_15_7.sp4_h_r_25 <X> T_15_7.lc_trk_g2_1
 (16 8)  (818 120)  (818 120)  routing T_15_7.sp4_h_r_25 <X> T_15_7.lc_trk_g2_1
 (17 8)  (819 120)  (819 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (827 120)  (827 120)  routing T_15_7.sp4_v_t_23 <X> T_15_7.lc_trk_g2_2
 (27 8)  (829 120)  (829 120)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 120)  (830 120)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 120)  (831 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 120)  (833 120)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 120)  (834 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 120)  (835 120)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 120)  (836 120)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 120)  (838 120)  LC_4 Logic Functioning bit
 (38 8)  (840 120)  (840 120)  LC_4 Logic Functioning bit
 (41 8)  (843 120)  (843 120)  LC_4 Logic Functioning bit
 (43 8)  (845 120)  (845 120)  LC_4 Logic Functioning bit
 (45 8)  (847 120)  (847 120)  LC_4 Logic Functioning bit
 (51 8)  (853 120)  (853 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (820 121)  (820 121)  routing T_15_7.sp4_h_r_25 <X> T_15_7.lc_trk_g2_1
 (22 9)  (824 121)  (824 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (825 121)  (825 121)  routing T_15_7.sp4_v_t_23 <X> T_15_7.lc_trk_g2_2
 (25 9)  (827 121)  (827 121)  routing T_15_7.sp4_v_t_23 <X> T_15_7.lc_trk_g2_2
 (26 9)  (828 121)  (828 121)  routing T_15_7.lc_trk_g2_2 <X> T_15_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 121)  (830 121)  routing T_15_7.lc_trk_g2_2 <X> T_15_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 121)  (831 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 121)  (832 121)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (37 9)  (839 121)  (839 121)  LC_4 Logic Functioning bit
 (39 9)  (841 121)  (841 121)  LC_4 Logic Functioning bit
 (41 9)  (843 121)  (843 121)  LC_4 Logic Functioning bit
 (43 9)  (845 121)  (845 121)  LC_4 Logic Functioning bit
 (25 12)  (827 124)  (827 124)  routing T_15_7.sp4_h_r_34 <X> T_15_7.lc_trk_g3_2
 (22 13)  (824 125)  (824 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (825 125)  (825 125)  routing T_15_7.sp4_h_r_34 <X> T_15_7.lc_trk_g3_2
 (24 13)  (826 125)  (826 125)  routing T_15_7.sp4_h_r_34 <X> T_15_7.lc_trk_g3_2
 (0 14)  (802 126)  (802 126)  routing T_15_7.glb_netwk_6 <X> T_15_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 126)  (803 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (816 126)  (816 126)  routing T_15_7.sp4_h_r_36 <X> T_15_7.lc_trk_g3_4
 (22 14)  (824 126)  (824 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (825 126)  (825 126)  routing T_15_7.sp4_h_r_31 <X> T_15_7.lc_trk_g3_7
 (24 14)  (826 126)  (826 126)  routing T_15_7.sp4_h_r_31 <X> T_15_7.lc_trk_g3_7
 (0 15)  (802 127)  (802 127)  routing T_15_7.glb_netwk_6 <X> T_15_7.wire_logic_cluster/lc_7/s_r
 (15 15)  (817 127)  (817 127)  routing T_15_7.sp4_h_r_36 <X> T_15_7.lc_trk_g3_4
 (16 15)  (818 127)  (818 127)  routing T_15_7.sp4_h_r_36 <X> T_15_7.lc_trk_g3_4
 (17 15)  (819 127)  (819 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (823 127)  (823 127)  routing T_15_7.sp4_h_r_31 <X> T_15_7.lc_trk_g3_7


LogicTile_16_7

 (22 1)  (878 113)  (878 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (879 113)  (879 113)  routing T_16_7.sp12_h_l_17 <X> T_16_7.lc_trk_g0_2
 (25 1)  (881 113)  (881 113)  routing T_16_7.sp12_h_l_17 <X> T_16_7.lc_trk_g0_2
 (0 2)  (856 114)  (856 114)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (1 2)  (857 114)  (857 114)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (2 2)  (858 114)  (858 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 115)  (856 115)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (14 3)  (870 115)  (870 115)  routing T_16_7.sp4_h_r_4 <X> T_16_7.lc_trk_g0_4
 (15 3)  (871 115)  (871 115)  routing T_16_7.sp4_h_r_4 <X> T_16_7.lc_trk_g0_4
 (16 3)  (872 115)  (872 115)  routing T_16_7.sp4_h_r_4 <X> T_16_7.lc_trk_g0_4
 (17 3)  (873 115)  (873 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (857 116)  (857 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (865 116)  (865 116)  routing T_16_7.sp4_h_l_36 <X> T_16_7.sp4_h_r_4
 (10 4)  (866 116)  (866 116)  routing T_16_7.sp4_h_l_36 <X> T_16_7.sp4_h_r_4
 (1 5)  (857 117)  (857 117)  routing T_16_7.lc_trk_g0_2 <X> T_16_7.wire_logic_cluster/lc_7/cen
 (15 5)  (871 117)  (871 117)  routing T_16_7.bot_op_0 <X> T_16_7.lc_trk_g1_0
 (17 5)  (873 117)  (873 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 6)  (882 118)  (882 118)  routing T_16_7.lc_trk_g2_7 <X> T_16_7.wire_logic_cluster/lc_3/in_0
 (28 6)  (884 118)  (884 118)  routing T_16_7.lc_trk_g2_6 <X> T_16_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 118)  (885 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 118)  (886 118)  routing T_16_7.lc_trk_g2_6 <X> T_16_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 118)  (887 118)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 118)  (888 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (892 118)  (892 118)  LC_3 Logic Functioning bit
 (38 6)  (894 118)  (894 118)  LC_3 Logic Functioning bit
 (41 6)  (897 118)  (897 118)  LC_3 Logic Functioning bit
 (43 6)  (899 118)  (899 118)  LC_3 Logic Functioning bit
 (45 6)  (901 118)  (901 118)  LC_3 Logic Functioning bit
 (26 7)  (882 119)  (882 119)  routing T_16_7.lc_trk_g2_7 <X> T_16_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 119)  (884 119)  routing T_16_7.lc_trk_g2_7 <X> T_16_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 119)  (885 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 119)  (886 119)  routing T_16_7.lc_trk_g2_6 <X> T_16_7.wire_logic_cluster/lc_3/in_1
 (37 7)  (893 119)  (893 119)  LC_3 Logic Functioning bit
 (39 7)  (895 119)  (895 119)  LC_3 Logic Functioning bit
 (41 7)  (897 119)  (897 119)  LC_3 Logic Functioning bit
 (43 7)  (899 119)  (899 119)  LC_3 Logic Functioning bit
 (51 7)  (907 119)  (907 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (871 120)  (871 120)  routing T_16_7.sp4_v_t_28 <X> T_16_7.lc_trk_g2_1
 (16 8)  (872 120)  (872 120)  routing T_16_7.sp4_v_t_28 <X> T_16_7.lc_trk_g2_1
 (17 8)  (873 120)  (873 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (882 120)  (882 120)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_4/in_0
 (32 8)  (888 120)  (888 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 120)  (890 120)  routing T_16_7.lc_trk_g1_0 <X> T_16_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 120)  (892 120)  LC_4 Logic Functioning bit
 (37 8)  (893 120)  (893 120)  LC_4 Logic Functioning bit
 (39 8)  (895 120)  (895 120)  LC_4 Logic Functioning bit
 (43 8)  (899 120)  (899 120)  LC_4 Logic Functioning bit
 (45 8)  (901 120)  (901 120)  LC_4 Logic Functioning bit
 (29 9)  (885 121)  (885 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (888 121)  (888 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (889 121)  (889 121)  routing T_16_7.lc_trk_g3_1 <X> T_16_7.input_2_4
 (34 9)  (890 121)  (890 121)  routing T_16_7.lc_trk_g3_1 <X> T_16_7.input_2_4
 (36 9)  (892 121)  (892 121)  LC_4 Logic Functioning bit
 (37 9)  (893 121)  (893 121)  LC_4 Logic Functioning bit
 (38 9)  (894 121)  (894 121)  LC_4 Logic Functioning bit
 (42 9)  (898 121)  (898 121)  LC_4 Logic Functioning bit
 (46 9)  (902 121)  (902 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (871 122)  (871 122)  routing T_16_7.tnl_op_5 <X> T_16_7.lc_trk_g2_5
 (17 10)  (873 122)  (873 122)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (878 122)  (878 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (879 122)  (879 122)  routing T_16_7.sp4_v_b_47 <X> T_16_7.lc_trk_g2_7
 (24 10)  (880 122)  (880 122)  routing T_16_7.sp4_v_b_47 <X> T_16_7.lc_trk_g2_7
 (26 10)  (882 122)  (882 122)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (31 10)  (887 122)  (887 122)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 122)  (888 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (891 122)  (891 122)  routing T_16_7.lc_trk_g2_5 <X> T_16_7.input_2_5
 (36 10)  (892 122)  (892 122)  LC_5 Logic Functioning bit
 (37 10)  (893 122)  (893 122)  LC_5 Logic Functioning bit
 (41 10)  (897 122)  (897 122)  LC_5 Logic Functioning bit
 (43 10)  (899 122)  (899 122)  LC_5 Logic Functioning bit
 (45 10)  (901 122)  (901 122)  LC_5 Logic Functioning bit
 (17 11)  (873 123)  (873 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (874 123)  (874 123)  routing T_16_7.tnl_op_5 <X> T_16_7.lc_trk_g2_5
 (22 11)  (878 123)  (878 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (882 123)  (882 123)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 123)  (883 123)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 123)  (884 123)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 123)  (885 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 123)  (888 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (889 123)  (889 123)  routing T_16_7.lc_trk_g2_5 <X> T_16_7.input_2_5
 (36 11)  (892 123)  (892 123)  LC_5 Logic Functioning bit
 (37 11)  (893 123)  (893 123)  LC_5 Logic Functioning bit
 (40 11)  (896 123)  (896 123)  LC_5 Logic Functioning bit
 (42 11)  (898 123)  (898 123)  LC_5 Logic Functioning bit
 (46 11)  (902 123)  (902 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (872 124)  (872 124)  routing T_16_7.sp4_v_b_33 <X> T_16_7.lc_trk_g3_1
 (17 12)  (873 124)  (873 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (874 124)  (874 124)  routing T_16_7.sp4_v_b_33 <X> T_16_7.lc_trk_g3_1
 (26 12)  (882 124)  (882 124)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_6/in_0
 (32 12)  (888 124)  (888 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 124)  (889 124)  routing T_16_7.lc_trk_g2_1 <X> T_16_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (891 124)  (891 124)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.input_2_6
 (36 12)  (892 124)  (892 124)  LC_6 Logic Functioning bit
 (37 12)  (893 124)  (893 124)  LC_6 Logic Functioning bit
 (38 12)  (894 124)  (894 124)  LC_6 Logic Functioning bit
 (42 12)  (898 124)  (898 124)  LC_6 Logic Functioning bit
 (45 12)  (901 124)  (901 124)  LC_6 Logic Functioning bit
 (17 13)  (873 125)  (873 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (874 125)  (874 125)  routing T_16_7.sp4_v_b_33 <X> T_16_7.lc_trk_g3_1
 (29 13)  (885 125)  (885 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (888 125)  (888 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (889 125)  (889 125)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.input_2_6
 (36 13)  (892 125)  (892 125)  LC_6 Logic Functioning bit
 (37 13)  (893 125)  (893 125)  LC_6 Logic Functioning bit
 (39 13)  (895 125)  (895 125)  LC_6 Logic Functioning bit
 (43 13)  (899 125)  (899 125)  LC_6 Logic Functioning bit
 (51 13)  (907 125)  (907 125)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (856 126)  (856 126)  routing T_16_7.glb_netwk_6 <X> T_16_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 126)  (857 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (872 126)  (872 126)  routing T_16_7.sp4_v_t_16 <X> T_16_7.lc_trk_g3_5
 (17 14)  (873 126)  (873 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (874 126)  (874 126)  routing T_16_7.sp4_v_t_16 <X> T_16_7.lc_trk_g3_5
 (27 14)  (883 126)  (883 126)  routing T_16_7.lc_trk_g3_5 <X> T_16_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (884 126)  (884 126)  routing T_16_7.lc_trk_g3_5 <X> T_16_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 126)  (885 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 126)  (886 126)  routing T_16_7.lc_trk_g3_5 <X> T_16_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 126)  (887 126)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 126)  (888 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (892 126)  (892 126)  LC_7 Logic Functioning bit
 (38 14)  (894 126)  (894 126)  LC_7 Logic Functioning bit
 (41 14)  (897 126)  (897 126)  LC_7 Logic Functioning bit
 (43 14)  (899 126)  (899 126)  LC_7 Logic Functioning bit
 (45 14)  (901 126)  (901 126)  LC_7 Logic Functioning bit
 (51 14)  (907 126)  (907 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (856 127)  (856 127)  routing T_16_7.glb_netwk_6 <X> T_16_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (878 127)  (878 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (883 127)  (883 127)  routing T_16_7.lc_trk_g3_0 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 127)  (884 127)  routing T_16_7.lc_trk_g3_0 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 127)  (885 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (892 127)  (892 127)  LC_7 Logic Functioning bit
 (38 15)  (894 127)  (894 127)  LC_7 Logic Functioning bit
 (40 15)  (896 127)  (896 127)  LC_7 Logic Functioning bit
 (42 15)  (898 127)  (898 127)  LC_7 Logic Functioning bit


LogicTile_17_7

 (22 0)  (932 112)  (932 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (934 112)  (934 112)  routing T_17_7.bot_op_3 <X> T_17_7.lc_trk_g0_3
 (27 0)  (937 112)  (937 112)  routing T_17_7.lc_trk_g1_0 <X> T_17_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 112)  (939 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 112)  (942 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (947 112)  (947 112)  LC_0 Logic Functioning bit
 (39 0)  (949 112)  (949 112)  LC_0 Logic Functioning bit
 (41 0)  (951 112)  (951 112)  LC_0 Logic Functioning bit
 (43 0)  (953 112)  (953 112)  LC_0 Logic Functioning bit
 (45 0)  (955 112)  (955 112)  LC_0 Logic Functioning bit
 (46 0)  (956 112)  (956 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (925 113)  (925 113)  routing T_17_7.bot_op_0 <X> T_17_7.lc_trk_g0_0
 (17 1)  (927 113)  (927 113)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (37 1)  (947 113)  (947 113)  LC_0 Logic Functioning bit
 (39 1)  (949 113)  (949 113)  LC_0 Logic Functioning bit
 (41 1)  (951 113)  (951 113)  LC_0 Logic Functioning bit
 (43 1)  (953 113)  (953 113)  LC_0 Logic Functioning bit
 (49 1)  (959 113)  (959 113)  Carry_In_Mux bit 

 (0 2)  (910 114)  (910 114)  routing T_17_7.glb_netwk_7 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (1 2)  (911 114)  (911 114)  routing T_17_7.glb_netwk_7 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (2 2)  (912 114)  (912 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (920 114)  (920 114)  routing T_17_7.sp4_v_b_8 <X> T_17_7.sp4_h_l_36
 (0 3)  (910 115)  (910 115)  routing T_17_7.glb_netwk_7 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (14 4)  (924 116)  (924 116)  routing T_17_7.sp4_h_l_5 <X> T_17_7.lc_trk_g1_0
 (26 4)  (936 116)  (936 116)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (938 116)  (938 116)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 116)  (939 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 116)  (940 116)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (942 116)  (942 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (947 116)  (947 116)  LC_2 Logic Functioning bit
 (38 4)  (948 116)  (948 116)  LC_2 Logic Functioning bit
 (39 4)  (949 116)  (949 116)  LC_2 Logic Functioning bit
 (45 4)  (955 116)  (955 116)  LC_2 Logic Functioning bit
 (14 5)  (924 117)  (924 117)  routing T_17_7.sp4_h_l_5 <X> T_17_7.lc_trk_g1_0
 (15 5)  (925 117)  (925 117)  routing T_17_7.sp4_h_l_5 <X> T_17_7.lc_trk_g1_0
 (16 5)  (926 117)  (926 117)  routing T_17_7.sp4_h_l_5 <X> T_17_7.lc_trk_g1_0
 (17 5)  (927 117)  (927 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (937 117)  (937 117)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 117)  (938 117)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 117)  (939 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 117)  (941 117)  routing T_17_7.lc_trk_g0_3 <X> T_17_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 117)  (942 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (943 117)  (943 117)  routing T_17_7.lc_trk_g2_2 <X> T_17_7.input_2_2
 (35 5)  (945 117)  (945 117)  routing T_17_7.lc_trk_g2_2 <X> T_17_7.input_2_2
 (36 5)  (946 117)  (946 117)  LC_2 Logic Functioning bit
 (37 5)  (947 117)  (947 117)  LC_2 Logic Functioning bit
 (38 5)  (948 117)  (948 117)  LC_2 Logic Functioning bit
 (39 5)  (949 117)  (949 117)  LC_2 Logic Functioning bit
 (51 5)  (961 117)  (961 117)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (939 118)  (939 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (941 118)  (941 118)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 118)  (942 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 118)  (943 118)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 118)  (944 118)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 118)  (945 118)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.input_2_3
 (38 6)  (948 118)  (948 118)  LC_3 Logic Functioning bit
 (41 6)  (951 118)  (951 118)  LC_3 Logic Functioning bit
 (43 6)  (953 118)  (953 118)  LC_3 Logic Functioning bit
 (45 6)  (955 118)  (955 118)  LC_3 Logic Functioning bit
 (26 7)  (936 119)  (936 119)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (937 119)  (937 119)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 119)  (938 119)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 119)  (939 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (942 119)  (942 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (943 119)  (943 119)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.input_2_3
 (36 7)  (946 119)  (946 119)  LC_3 Logic Functioning bit
 (38 7)  (948 119)  (948 119)  LC_3 Logic Functioning bit
 (41 7)  (951 119)  (951 119)  LC_3 Logic Functioning bit
 (43 7)  (953 119)  (953 119)  LC_3 Logic Functioning bit
 (51 7)  (961 119)  (961 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (935 120)  (935 120)  routing T_17_7.rgt_op_2 <X> T_17_7.lc_trk_g2_2
 (22 9)  (932 121)  (932 121)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (934 121)  (934 121)  routing T_17_7.rgt_op_2 <X> T_17_7.lc_trk_g2_2
 (10 10)  (920 122)  (920 122)  routing T_17_7.sp4_v_b_2 <X> T_17_7.sp4_h_l_42
 (15 10)  (925 122)  (925 122)  routing T_17_7.rgt_op_5 <X> T_17_7.lc_trk_g2_5
 (17 10)  (927 122)  (927 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (928 122)  (928 122)  routing T_17_7.rgt_op_5 <X> T_17_7.lc_trk_g2_5
 (25 12)  (935 124)  (935 124)  routing T_17_7.rgt_op_2 <X> T_17_7.lc_trk_g3_2
 (22 13)  (932 125)  (932 125)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (934 125)  (934 125)  routing T_17_7.rgt_op_2 <X> T_17_7.lc_trk_g3_2
 (0 14)  (910 126)  (910 126)  routing T_17_7.glb_netwk_4 <X> T_17_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 126)  (911 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (919 126)  (919 126)  routing T_17_7.sp4_v_b_10 <X> T_17_7.sp4_h_l_47
 (15 14)  (925 126)  (925 126)  routing T_17_7.sp4_v_t_32 <X> T_17_7.lc_trk_g3_5
 (16 14)  (926 126)  (926 126)  routing T_17_7.sp4_v_t_32 <X> T_17_7.lc_trk_g3_5
 (17 14)  (927 126)  (927 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_18_7

 (14 0)  (978 112)  (978 112)  routing T_18_7.lft_op_0 <X> T_18_7.lc_trk_g0_0
 (21 0)  (985 112)  (985 112)  routing T_18_7.lft_op_3 <X> T_18_7.lc_trk_g0_3
 (22 0)  (986 112)  (986 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (988 112)  (988 112)  routing T_18_7.lft_op_3 <X> T_18_7.lc_trk_g0_3
 (25 0)  (989 112)  (989 112)  routing T_18_7.lft_op_2 <X> T_18_7.lc_trk_g0_2
 (15 1)  (979 113)  (979 113)  routing T_18_7.lft_op_0 <X> T_18_7.lc_trk_g0_0
 (17 1)  (981 113)  (981 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (986 113)  (986 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (988 113)  (988 113)  routing T_18_7.lft_op_2 <X> T_18_7.lc_trk_g0_2
 (29 2)  (993 114)  (993 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 114)  (996 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1001 114)  (1001 114)  LC_1 Logic Functioning bit
 (39 2)  (1003 114)  (1003 114)  LC_1 Logic Functioning bit
 (31 3)  (995 115)  (995 115)  routing T_18_7.lc_trk_g0_2 <X> T_18_7.wire_logic_cluster/lc_1/in_3
 (37 3)  (1001 115)  (1001 115)  LC_1 Logic Functioning bit
 (39 3)  (1003 115)  (1003 115)  LC_1 Logic Functioning bit
 (28 4)  (992 116)  (992 116)  routing T_18_7.lc_trk_g2_1 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 116)  (993 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 116)  (996 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (1006 116)  (1006 116)  LC_2 Logic Functioning bit
 (50 4)  (1014 116)  (1014 116)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (990 117)  (990 117)  routing T_18_7.lc_trk_g2_2 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 117)  (992 117)  routing T_18_7.lc_trk_g2_2 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 117)  (993 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (995 117)  (995 117)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (17 8)  (981 120)  (981 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (982 120)  (982 120)  routing T_18_7.bnl_op_1 <X> T_18_7.lc_trk_g2_1
 (25 8)  (989 120)  (989 120)  routing T_18_7.bnl_op_2 <X> T_18_7.lc_trk_g2_2
 (18 9)  (982 121)  (982 121)  routing T_18_7.bnl_op_1 <X> T_18_7.lc_trk_g2_1
 (22 9)  (986 121)  (986 121)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (989 121)  (989 121)  routing T_18_7.bnl_op_2 <X> T_18_7.lc_trk_g2_2
 (14 10)  (978 122)  (978 122)  routing T_18_7.bnl_op_4 <X> T_18_7.lc_trk_g2_4
 (21 10)  (985 122)  (985 122)  routing T_18_7.bnl_op_7 <X> T_18_7.lc_trk_g2_7
 (22 10)  (986 122)  (986 122)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (990 122)  (990 122)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (991 122)  (991 122)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 122)  (992 122)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 122)  (993 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 122)  (994 122)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (995 122)  (995 122)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 122)  (996 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 122)  (997 122)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (999 122)  (999 122)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_5
 (40 10)  (1004 122)  (1004 122)  LC_5 Logic Functioning bit
 (14 11)  (978 123)  (978 123)  routing T_18_7.bnl_op_4 <X> T_18_7.lc_trk_g2_4
 (17 11)  (981 123)  (981 123)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (985 123)  (985 123)  routing T_18_7.bnl_op_7 <X> T_18_7.lc_trk_g2_7
 (26 11)  (990 123)  (990 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (991 123)  (991 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (992 123)  (992 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 123)  (993 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (996 123)  (996 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (997 123)  (997 123)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_5
 (35 11)  (999 123)  (999 123)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_5
 (17 14)  (981 126)  (981 126)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (982 126)  (982 126)  routing T_18_7.bnl_op_5 <X> T_18_7.lc_trk_g3_5
 (25 14)  (989 126)  (989 126)  routing T_18_7.bnl_op_6 <X> T_18_7.lc_trk_g3_6
 (18 15)  (982 127)  (982 127)  routing T_18_7.bnl_op_5 <X> T_18_7.lc_trk_g3_5
 (22 15)  (986 127)  (986 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (989 127)  (989 127)  routing T_18_7.bnl_op_6 <X> T_18_7.lc_trk_g3_6


RAM_Tile_19_7

 (5 3)  (1023 115)  (1023 115)  routing T_19_7.sp4_h_l_37 <X> T_19_7.sp4_v_t_37
 (12 3)  (1030 115)  (1030 115)  routing T_19_7.sp4_h_l_39 <X> T_19_7.sp4_v_t_39
 (3 4)  (1021 116)  (1021 116)  routing T_19_7.sp12_v_t_23 <X> T_19_7.sp12_h_r_0


LogicTile_20_7

 (10 3)  (1070 115)  (1070 115)  routing T_20_7.sp4_h_l_45 <X> T_20_7.sp4_v_t_36
 (12 7)  (1072 119)  (1072 119)  routing T_20_7.sp4_h_l_40 <X> T_20_7.sp4_v_t_40
 (11 8)  (1071 120)  (1071 120)  routing T_20_7.sp4_h_r_3 <X> T_20_7.sp4_v_b_8
 (8 15)  (1068 127)  (1068 127)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_t_47


LogicTile_21_7

 (19 15)  (1133 127)  (1133 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_6

 (19 11)  (385 107)  (385 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_12_6

 (3 4)  (639 100)  (639 100)  routing T_12_6.sp12_v_b_0 <X> T_12_6.sp12_h_r_0
 (3 5)  (639 101)  (639 101)  routing T_12_6.sp12_v_b_0 <X> T_12_6.sp12_h_r_0


LogicTile_13_6

 (15 0)  (709 96)  (709 96)  routing T_13_6.bot_op_1 <X> T_13_6.lc_trk_g0_1
 (17 0)  (711 96)  (711 96)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (716 96)  (716 96)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (718 96)  (718 96)  routing T_13_6.bot_op_3 <X> T_13_6.lc_trk_g0_3
 (0 2)  (694 98)  (694 98)  routing T_13_6.glb_netwk_7 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (1 2)  (695 98)  (695 98)  routing T_13_6.glb_netwk_7 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (2 2)  (696 98)  (696 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 99)  (694 99)  routing T_13_6.glb_netwk_7 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (21 4)  (715 100)  (715 100)  routing T_13_6.wire_logic_cluster/lc_3/out <X> T_13_6.lc_trk_g1_3
 (22 4)  (716 100)  (716 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (709 102)  (709 102)  routing T_13_6.bot_op_5 <X> T_13_6.lc_trk_g1_5
 (17 6)  (711 102)  (711 102)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (716 102)  (716 102)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (718 102)  (718 102)  routing T_13_6.bot_op_7 <X> T_13_6.lc_trk_g1_7
 (27 6)  (721 102)  (721 102)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 102)  (722 102)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 102)  (723 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 102)  (724 102)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 102)  (726 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 102)  (728 102)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_logic_cluster/lc_3/in_3
 (38 6)  (732 102)  (732 102)  LC_3 Logic Functioning bit
 (39 6)  (733 102)  (733 102)  LC_3 Logic Functioning bit
 (42 6)  (736 102)  (736 102)  LC_3 Logic Functioning bit
 (43 6)  (737 102)  (737 102)  LC_3 Logic Functioning bit
 (45 6)  (739 102)  (739 102)  LC_3 Logic Functioning bit
 (26 7)  (720 103)  (720 103)  routing T_13_6.lc_trk_g0_3 <X> T_13_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 103)  (723 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 103)  (725 103)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 103)  (726 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (730 103)  (730 103)  LC_3 Logic Functioning bit
 (39 7)  (733 103)  (733 103)  LC_3 Logic Functioning bit
 (41 7)  (735 103)  (735 103)  LC_3 Logic Functioning bit
 (42 7)  (736 103)  (736 103)  LC_3 Logic Functioning bit
 (46 7)  (740 103)  (740 103)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 12)  (720 108)  (720 108)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 108)  (723 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 108)  (725 108)  routing T_13_6.lc_trk_g3_6 <X> T_13_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 108)  (726 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 108)  (727 108)  routing T_13_6.lc_trk_g3_6 <X> T_13_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 108)  (728 108)  routing T_13_6.lc_trk_g3_6 <X> T_13_6.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 108)  (729 108)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.input_2_6
 (36 12)  (730 108)  (730 108)  LC_6 Logic Functioning bit
 (38 12)  (732 108)  (732 108)  LC_6 Logic Functioning bit
 (39 12)  (733 108)  (733 108)  LC_6 Logic Functioning bit
 (42 12)  (736 108)  (736 108)  LC_6 Logic Functioning bit
 (45 12)  (739 108)  (739 108)  LC_6 Logic Functioning bit
 (53 12)  (747 108)  (747 108)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (27 13)  (721 109)  (721 109)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 109)  (723 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 109)  (725 109)  routing T_13_6.lc_trk_g3_6 <X> T_13_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 109)  (726 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (728 109)  (728 109)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.input_2_6
 (35 13)  (729 109)  (729 109)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.input_2_6
 (36 13)  (730 109)  (730 109)  LC_6 Logic Functioning bit
 (40 13)  (734 109)  (734 109)  LC_6 Logic Functioning bit
 (41 13)  (735 109)  (735 109)  LC_6 Logic Functioning bit
 (42 13)  (736 109)  (736 109)  LC_6 Logic Functioning bit
 (0 14)  (694 110)  (694 110)  routing T_13_6.glb_netwk_6 <X> T_13_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 110)  (695 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (709 110)  (709 110)  routing T_13_6.rgt_op_5 <X> T_13_6.lc_trk_g3_5
 (17 14)  (711 110)  (711 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (712 110)  (712 110)  routing T_13_6.rgt_op_5 <X> T_13_6.lc_trk_g3_5
 (25 14)  (719 110)  (719 110)  routing T_13_6.wire_logic_cluster/lc_6/out <X> T_13_6.lc_trk_g3_6
 (0 15)  (694 111)  (694 111)  routing T_13_6.glb_netwk_6 <X> T_13_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (716 111)  (716 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_6

 (31 0)  (779 96)  (779 96)  routing T_14_6.lc_trk_g1_4 <X> T_14_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 96)  (780 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 96)  (782 96)  routing T_14_6.lc_trk_g1_4 <X> T_14_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 96)  (784 96)  LC_0 Logic Functioning bit
 (37 0)  (785 96)  (785 96)  LC_0 Logic Functioning bit
 (38 0)  (786 96)  (786 96)  LC_0 Logic Functioning bit
 (39 0)  (787 96)  (787 96)  LC_0 Logic Functioning bit
 (41 0)  (789 96)  (789 96)  LC_0 Logic Functioning bit
 (45 0)  (793 96)  (793 96)  LC_0 Logic Functioning bit
 (14 1)  (762 97)  (762 97)  routing T_14_6.top_op_0 <X> T_14_6.lc_trk_g0_0
 (15 1)  (763 97)  (763 97)  routing T_14_6.top_op_0 <X> T_14_6.lc_trk_g0_0
 (17 1)  (765 97)  (765 97)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (776 97)  (776 97)  routing T_14_6.lc_trk_g2_0 <X> T_14_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 97)  (777 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (780 97)  (780 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (782 97)  (782 97)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.input_2_0
 (35 1)  (783 97)  (783 97)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.input_2_0
 (36 1)  (784 97)  (784 97)  LC_0 Logic Functioning bit
 (37 1)  (785 97)  (785 97)  LC_0 Logic Functioning bit
 (38 1)  (786 97)  (786 97)  LC_0 Logic Functioning bit
 (39 1)  (787 97)  (787 97)  LC_0 Logic Functioning bit
 (40 1)  (788 97)  (788 97)  LC_0 Logic Functioning bit
 (51 1)  (799 97)  (799 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (748 98)  (748 98)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (1 2)  (749 98)  (749 98)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (2 2)  (750 98)  (750 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (762 98)  (762 98)  routing T_14_6.wire_logic_cluster/lc_4/out <X> T_14_6.lc_trk_g0_4
 (29 2)  (777 98)  (777 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (785 98)  (785 98)  LC_1 Logic Functioning bit
 (39 2)  (787 98)  (787 98)  LC_1 Logic Functioning bit
 (40 2)  (788 98)  (788 98)  LC_1 Logic Functioning bit
 (42 2)  (790 98)  (790 98)  LC_1 Logic Functioning bit
 (45 2)  (793 98)  (793 98)  LC_1 Logic Functioning bit
 (0 3)  (748 99)  (748 99)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (17 3)  (765 99)  (765 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (775 99)  (775 99)  routing T_14_6.lc_trk_g3_0 <X> T_14_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 99)  (776 99)  routing T_14_6.lc_trk_g3_0 <X> T_14_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 99)  (777 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (53 3)  (801 99)  (801 99)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (752 100)  (752 100)  routing T_14_6.sp4_v_t_38 <X> T_14_6.sp4_v_b_3
 (14 4)  (762 100)  (762 100)  routing T_14_6.sp4_v_b_8 <X> T_14_6.lc_trk_g1_0
 (21 4)  (769 100)  (769 100)  routing T_14_6.wire_logic_cluster/lc_3/out <X> T_14_6.lc_trk_g1_3
 (22 4)  (770 100)  (770 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (10 5)  (758 101)  (758 101)  routing T_14_6.sp4_h_r_11 <X> T_14_6.sp4_v_b_4
 (14 5)  (762 101)  (762 101)  routing T_14_6.sp4_v_b_8 <X> T_14_6.lc_trk_g1_0
 (16 5)  (764 101)  (764 101)  routing T_14_6.sp4_v_b_8 <X> T_14_6.lc_trk_g1_0
 (17 5)  (765 101)  (765 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (3 6)  (751 102)  (751 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (14 6)  (762 102)  (762 102)  routing T_14_6.sp4_v_t_1 <X> T_14_6.lc_trk_g1_4
 (17 6)  (765 102)  (765 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (766 102)  (766 102)  routing T_14_6.wire_logic_cluster/lc_5/out <X> T_14_6.lc_trk_g1_5
 (21 6)  (769 102)  (769 102)  routing T_14_6.wire_logic_cluster/lc_7/out <X> T_14_6.lc_trk_g1_7
 (22 6)  (770 102)  (770 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (775 102)  (775 102)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 102)  (777 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 102)  (780 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 102)  (781 102)  routing T_14_6.lc_trk_g2_0 <X> T_14_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (785 102)  (785 102)  LC_3 Logic Functioning bit
 (39 6)  (787 102)  (787 102)  LC_3 Logic Functioning bit
 (41 6)  (789 102)  (789 102)  LC_3 Logic Functioning bit
 (43 6)  (791 102)  (791 102)  LC_3 Logic Functioning bit
 (45 6)  (793 102)  (793 102)  LC_3 Logic Functioning bit
 (3 7)  (751 103)  (751 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (14 7)  (762 103)  (762 103)  routing T_14_6.sp4_v_t_1 <X> T_14_6.lc_trk_g1_4
 (16 7)  (764 103)  (764 103)  routing T_14_6.sp4_v_t_1 <X> T_14_6.lc_trk_g1_4
 (17 7)  (765 103)  (765 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (770 103)  (770 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (771 103)  (771 103)  routing T_14_6.sp4_v_b_22 <X> T_14_6.lc_trk_g1_6
 (24 7)  (772 103)  (772 103)  routing T_14_6.sp4_v_b_22 <X> T_14_6.lc_trk_g1_6
 (30 7)  (778 103)  (778 103)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.wire_logic_cluster/lc_3/in_1
 (37 7)  (785 103)  (785 103)  LC_3 Logic Functioning bit
 (39 7)  (787 103)  (787 103)  LC_3 Logic Functioning bit
 (41 7)  (789 103)  (789 103)  LC_3 Logic Functioning bit
 (43 7)  (791 103)  (791 103)  LC_3 Logic Functioning bit
 (51 7)  (799 103)  (799 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (762 104)  (762 104)  routing T_14_6.wire_logic_cluster/lc_0/out <X> T_14_6.lc_trk_g2_0
 (26 8)  (774 104)  (774 104)  routing T_14_6.lc_trk_g0_4 <X> T_14_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 104)  (775 104)  routing T_14_6.lc_trk_g1_4 <X> T_14_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 104)  (777 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 104)  (778 104)  routing T_14_6.lc_trk_g1_4 <X> T_14_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 104)  (779 104)  routing T_14_6.lc_trk_g3_6 <X> T_14_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 104)  (780 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 104)  (781 104)  routing T_14_6.lc_trk_g3_6 <X> T_14_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 104)  (782 104)  routing T_14_6.lc_trk_g3_6 <X> T_14_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 104)  (784 104)  LC_4 Logic Functioning bit
 (37 8)  (785 104)  (785 104)  LC_4 Logic Functioning bit
 (38 8)  (786 104)  (786 104)  LC_4 Logic Functioning bit
 (39 8)  (787 104)  (787 104)  LC_4 Logic Functioning bit
 (45 8)  (793 104)  (793 104)  LC_4 Logic Functioning bit
 (47 8)  (795 104)  (795 104)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (765 105)  (765 105)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (777 105)  (777 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 105)  (779 105)  routing T_14_6.lc_trk_g3_6 <X> T_14_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (784 105)  (784 105)  LC_4 Logic Functioning bit
 (37 9)  (785 105)  (785 105)  LC_4 Logic Functioning bit
 (38 9)  (786 105)  (786 105)  LC_4 Logic Functioning bit
 (39 9)  (787 105)  (787 105)  LC_4 Logic Functioning bit
 (40 9)  (788 105)  (788 105)  LC_4 Logic Functioning bit
 (42 9)  (790 105)  (790 105)  LC_4 Logic Functioning bit
 (44 9)  (792 105)  (792 105)  LC_4 Logic Functioning bit
 (51 9)  (799 105)  (799 105)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (775 106)  (775 106)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 106)  (776 106)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 106)  (777 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 106)  (779 106)  routing T_14_6.lc_trk_g1_5 <X> T_14_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 106)  (780 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 106)  (782 106)  routing T_14_6.lc_trk_g1_5 <X> T_14_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 106)  (784 106)  LC_5 Logic Functioning bit
 (38 10)  (786 106)  (786 106)  LC_5 Logic Functioning bit
 (40 10)  (788 106)  (788 106)  LC_5 Logic Functioning bit
 (42 10)  (790 106)  (790 106)  LC_5 Logic Functioning bit
 (45 10)  (793 106)  (793 106)  LC_5 Logic Functioning bit
 (30 11)  (778 107)  (778 107)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (36 11)  (784 107)  (784 107)  LC_5 Logic Functioning bit
 (38 11)  (786 107)  (786 107)  LC_5 Logic Functioning bit
 (40 11)  (788 107)  (788 107)  LC_5 Logic Functioning bit
 (42 11)  (790 107)  (790 107)  LC_5 Logic Functioning bit
 (51 11)  (799 107)  (799 107)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (762 108)  (762 108)  routing T_14_6.bnl_op_0 <X> T_14_6.lc_trk_g3_0
 (21 12)  (769 108)  (769 108)  routing T_14_6.bnl_op_3 <X> T_14_6.lc_trk_g3_3
 (22 12)  (770 108)  (770 108)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (774 108)  (774 108)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 108)  (775 108)  routing T_14_6.lc_trk_g1_0 <X> T_14_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 108)  (777 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 108)  (779 108)  routing T_14_6.lc_trk_g1_6 <X> T_14_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 108)  (780 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 108)  (782 108)  routing T_14_6.lc_trk_g1_6 <X> T_14_6.wire_logic_cluster/lc_6/in_3
 (45 12)  (793 108)  (793 108)  LC_6 Logic Functioning bit
 (14 13)  (762 109)  (762 109)  routing T_14_6.bnl_op_0 <X> T_14_6.lc_trk_g3_0
 (17 13)  (765 109)  (765 109)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (769 109)  (769 109)  routing T_14_6.bnl_op_3 <X> T_14_6.lc_trk_g3_3
 (27 13)  (775 109)  (775 109)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 109)  (776 109)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 109)  (777 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 109)  (779 109)  routing T_14_6.lc_trk_g1_6 <X> T_14_6.wire_logic_cluster/lc_6/in_3
 (41 13)  (789 109)  (789 109)  LC_6 Logic Functioning bit
 (43 13)  (791 109)  (791 109)  LC_6 Logic Functioning bit
 (48 13)  (796 109)  (796 109)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (748 110)  (748 110)  routing T_14_6.glb_netwk_6 <X> T_14_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 110)  (749 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (763 110)  (763 110)  routing T_14_6.sp4_v_t_32 <X> T_14_6.lc_trk_g3_5
 (16 14)  (764 110)  (764 110)  routing T_14_6.sp4_v_t_32 <X> T_14_6.lc_trk_g3_5
 (17 14)  (765 110)  (765 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (773 110)  (773 110)  routing T_14_6.rgt_op_6 <X> T_14_6.lc_trk_g3_6
 (27 14)  (775 110)  (775 110)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 110)  (776 110)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 110)  (777 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 110)  (779 110)  routing T_14_6.lc_trk_g1_7 <X> T_14_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 110)  (780 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 110)  (782 110)  routing T_14_6.lc_trk_g1_7 <X> T_14_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 110)  (784 110)  LC_7 Logic Functioning bit
 (38 14)  (786 110)  (786 110)  LC_7 Logic Functioning bit
 (40 14)  (788 110)  (788 110)  LC_7 Logic Functioning bit
 (42 14)  (790 110)  (790 110)  LC_7 Logic Functioning bit
 (45 14)  (793 110)  (793 110)  LC_7 Logic Functioning bit
 (0 15)  (748 111)  (748 111)  routing T_14_6.glb_netwk_6 <X> T_14_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (770 111)  (770 111)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (772 111)  (772 111)  routing T_14_6.rgt_op_6 <X> T_14_6.lc_trk_g3_6
 (30 15)  (778 111)  (778 111)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 111)  (779 111)  routing T_14_6.lc_trk_g1_7 <X> T_14_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (784 111)  (784 111)  LC_7 Logic Functioning bit
 (38 15)  (786 111)  (786 111)  LC_7 Logic Functioning bit
 (40 15)  (788 111)  (788 111)  LC_7 Logic Functioning bit
 (42 15)  (790 111)  (790 111)  LC_7 Logic Functioning bit


LogicTile_15_6

 (21 0)  (823 96)  (823 96)  routing T_15_6.lft_op_3 <X> T_15_6.lc_trk_g0_3
 (22 0)  (824 96)  (824 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (826 96)  (826 96)  routing T_15_6.lft_op_3 <X> T_15_6.lc_trk_g0_3
 (26 0)  (828 96)  (828 96)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (831 96)  (831 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 96)  (832 96)  routing T_15_6.lc_trk_g0_5 <X> T_15_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 96)  (834 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (839 96)  (839 96)  LC_0 Logic Functioning bit
 (39 0)  (841 96)  (841 96)  LC_0 Logic Functioning bit
 (53 0)  (855 96)  (855 96)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (828 97)  (828 97)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 97)  (829 97)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 97)  (830 97)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 97)  (831 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (40 1)  (842 97)  (842 97)  LC_0 Logic Functioning bit
 (42 1)  (844 97)  (844 97)  LC_0 Logic Functioning bit
 (49 1)  (851 97)  (851 97)  Carry_In_Mux bit 

 (0 2)  (802 98)  (802 98)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (1 2)  (803 98)  (803 98)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (2 2)  (804 98)  (804 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (819 98)  (819 98)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (823 98)  (823 98)  routing T_15_6.sp12_h_l_4 <X> T_15_6.lc_trk_g0_7
 (22 2)  (824 98)  (824 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (826 98)  (826 98)  routing T_15_6.sp12_h_l_4 <X> T_15_6.lc_trk_g0_7
 (25 2)  (827 98)  (827 98)  routing T_15_6.sp4_v_b_6 <X> T_15_6.lc_trk_g0_6
 (31 2)  (833 98)  (833 98)  routing T_15_6.lc_trk_g1_5 <X> T_15_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 98)  (834 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 98)  (836 98)  routing T_15_6.lc_trk_g1_5 <X> T_15_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 98)  (838 98)  LC_1 Logic Functioning bit
 (37 2)  (839 98)  (839 98)  LC_1 Logic Functioning bit
 (38 2)  (840 98)  (840 98)  LC_1 Logic Functioning bit
 (39 2)  (841 98)  (841 98)  LC_1 Logic Functioning bit
 (45 2)  (847 98)  (847 98)  LC_1 Logic Functioning bit
 (0 3)  (802 99)  (802 99)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (21 3)  (823 99)  (823 99)  routing T_15_6.sp12_h_l_4 <X> T_15_6.lc_trk_g0_7
 (22 3)  (824 99)  (824 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (825 99)  (825 99)  routing T_15_6.sp4_v_b_6 <X> T_15_6.lc_trk_g0_6
 (36 3)  (838 99)  (838 99)  LC_1 Logic Functioning bit
 (37 3)  (839 99)  (839 99)  LC_1 Logic Functioning bit
 (38 3)  (840 99)  (840 99)  LC_1 Logic Functioning bit
 (39 3)  (841 99)  (841 99)  LC_1 Logic Functioning bit
 (53 3)  (855 99)  (855 99)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (816 100)  (816 100)  routing T_15_6.lft_op_0 <X> T_15_6.lc_trk_g1_0
 (15 5)  (817 101)  (817 101)  routing T_15_6.lft_op_0 <X> T_15_6.lc_trk_g1_0
 (17 5)  (819 101)  (819 101)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 6)  (817 102)  (817 102)  routing T_15_6.bot_op_5 <X> T_15_6.lc_trk_g1_5
 (17 6)  (819 102)  (819 102)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (823 102)  (823 102)  routing T_15_6.sp4_v_b_7 <X> T_15_6.lc_trk_g1_7
 (22 6)  (824 102)  (824 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (825 102)  (825 102)  routing T_15_6.sp4_v_b_7 <X> T_15_6.lc_trk_g1_7
 (26 6)  (828 102)  (828 102)  routing T_15_6.lc_trk_g0_7 <X> T_15_6.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 102)  (831 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 102)  (832 102)  routing T_15_6.lc_trk_g0_6 <X> T_15_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 102)  (833 102)  routing T_15_6.lc_trk_g1_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 102)  (834 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 102)  (836 102)  routing T_15_6.lc_trk_g1_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (837 102)  (837 102)  routing T_15_6.lc_trk_g1_4 <X> T_15_6.input_2_3
 (36 6)  (838 102)  (838 102)  LC_3 Logic Functioning bit
 (42 6)  (844 102)  (844 102)  LC_3 Logic Functioning bit
 (43 6)  (845 102)  (845 102)  LC_3 Logic Functioning bit
 (46 6)  (848 102)  (848 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (816 103)  (816 103)  routing T_15_6.sp4_r_v_b_28 <X> T_15_6.lc_trk_g1_4
 (17 7)  (819 103)  (819 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (828 103)  (828 103)  routing T_15_6.lc_trk_g0_7 <X> T_15_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 103)  (831 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 103)  (832 103)  routing T_15_6.lc_trk_g0_6 <X> T_15_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 103)  (833 103)  routing T_15_6.lc_trk_g1_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 103)  (834 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (836 103)  (836 103)  routing T_15_6.lc_trk_g1_4 <X> T_15_6.input_2_3
 (42 7)  (844 103)  (844 103)  LC_3 Logic Functioning bit
 (0 8)  (802 104)  (802 104)  routing T_15_6.glb_netwk_6 <X> T_15_6.glb2local_1
 (1 8)  (803 104)  (803 104)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (5 8)  (807 104)  (807 104)  routing T_15_6.sp4_v_t_43 <X> T_15_6.sp4_h_r_6
 (14 8)  (816 104)  (816 104)  routing T_15_6.wire_logic_cluster/lc_0/out <X> T_15_6.lc_trk_g2_0
 (1 9)  (803 105)  (803 105)  routing T_15_6.glb_netwk_6 <X> T_15_6.glb2local_1
 (17 9)  (819 105)  (819 105)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 12)  (831 108)  (831 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 108)  (834 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 108)  (836 108)  routing T_15_6.lc_trk_g1_0 <X> T_15_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 108)  (838 108)  LC_6 Logic Functioning bit
 (38 12)  (840 108)  (840 108)  LC_6 Logic Functioning bit
 (53 12)  (855 108)  (855 108)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (832 109)  (832 109)  routing T_15_6.lc_trk_g0_3 <X> T_15_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (838 109)  (838 109)  LC_6 Logic Functioning bit
 (38 13)  (840 109)  (840 109)  LC_6 Logic Functioning bit
 (21 14)  (823 110)  (823 110)  routing T_15_6.wire_logic_cluster/lc_7/out <X> T_15_6.lc_trk_g3_7
 (22 14)  (824 110)  (824 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (834 110)  (834 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 110)  (835 110)  routing T_15_6.lc_trk_g2_0 <X> T_15_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 110)  (838 110)  LC_7 Logic Functioning bit
 (37 14)  (839 110)  (839 110)  LC_7 Logic Functioning bit
 (38 14)  (840 110)  (840 110)  LC_7 Logic Functioning bit
 (39 14)  (841 110)  (841 110)  LC_7 Logic Functioning bit
 (45 14)  (847 110)  (847 110)  LC_7 Logic Functioning bit
 (36 15)  (838 111)  (838 111)  LC_7 Logic Functioning bit
 (37 15)  (839 111)  (839 111)  LC_7 Logic Functioning bit
 (38 15)  (840 111)  (840 111)  LC_7 Logic Functioning bit
 (39 15)  (841 111)  (841 111)  LC_7 Logic Functioning bit


LogicTile_16_6

 (32 0)  (888 96)  (888 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 96)  (889 96)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 96)  (890 96)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 96)  (892 96)  LC_0 Logic Functioning bit
 (37 0)  (893 96)  (893 96)  LC_0 Logic Functioning bit
 (38 0)  (894 96)  (894 96)  LC_0 Logic Functioning bit
 (39 0)  (895 96)  (895 96)  LC_0 Logic Functioning bit
 (45 0)  (901 96)  (901 96)  LC_0 Logic Functioning bit
 (31 1)  (887 97)  (887 97)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (892 97)  (892 97)  LC_0 Logic Functioning bit
 (37 1)  (893 97)  (893 97)  LC_0 Logic Functioning bit
 (38 1)  (894 97)  (894 97)  LC_0 Logic Functioning bit
 (39 1)  (895 97)  (895 97)  LC_0 Logic Functioning bit
 (0 2)  (856 98)  (856 98)  routing T_16_6.glb_netwk_7 <X> T_16_6.wire_logic_cluster/lc_7/clk
 (1 2)  (857 98)  (857 98)  routing T_16_6.glb_netwk_7 <X> T_16_6.wire_logic_cluster/lc_7/clk
 (2 2)  (858 98)  (858 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 99)  (856 99)  routing T_16_6.glb_netwk_7 <X> T_16_6.wire_logic_cluster/lc_7/clk
 (1 4)  (857 100)  (857 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (877 100)  (877 100)  routing T_16_6.sp4_h_r_19 <X> T_16_6.lc_trk_g1_3
 (22 4)  (878 100)  (878 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (879 100)  (879 100)  routing T_16_6.sp4_h_r_19 <X> T_16_6.lc_trk_g1_3
 (24 4)  (880 100)  (880 100)  routing T_16_6.sp4_h_r_19 <X> T_16_6.lc_trk_g1_3
 (0 5)  (856 101)  (856 101)  routing T_16_6.lc_trk_g1_3 <X> T_16_6.wire_logic_cluster/lc_7/cen
 (1 5)  (857 101)  (857 101)  routing T_16_6.lc_trk_g1_3 <X> T_16_6.wire_logic_cluster/lc_7/cen
 (21 5)  (877 101)  (877 101)  routing T_16_6.sp4_h_r_19 <X> T_16_6.lc_trk_g1_3
 (22 13)  (878 109)  (878 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_17_6

 (22 0)  (932 96)  (932 96)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (934 96)  (934 96)  routing T_17_6.top_op_3 <X> T_17_6.lc_trk_g0_3
 (29 0)  (939 96)  (939 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 96)  (942 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 96)  (943 96)  routing T_17_6.lc_trk_g3_0 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 96)  (944 96)  routing T_17_6.lc_trk_g3_0 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 96)  (946 96)  LC_0 Logic Functioning bit
 (37 0)  (947 96)  (947 96)  LC_0 Logic Functioning bit
 (38 0)  (948 96)  (948 96)  LC_0 Logic Functioning bit
 (39 0)  (949 96)  (949 96)  LC_0 Logic Functioning bit
 (44 0)  (954 96)  (954 96)  LC_0 Logic Functioning bit
 (21 1)  (931 97)  (931 97)  routing T_17_6.top_op_3 <X> T_17_6.lc_trk_g0_3
 (22 1)  (932 97)  (932 97)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (934 97)  (934 97)  routing T_17_6.top_op_2 <X> T_17_6.lc_trk_g0_2
 (25 1)  (935 97)  (935 97)  routing T_17_6.top_op_2 <X> T_17_6.lc_trk_g0_2
 (30 1)  (940 97)  (940 97)  routing T_17_6.lc_trk_g0_3 <X> T_17_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 97)  (942 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (943 97)  (943 97)  routing T_17_6.lc_trk_g2_0 <X> T_17_6.input_2_0
 (40 1)  (950 97)  (950 97)  LC_0 Logic Functioning bit
 (41 1)  (951 97)  (951 97)  LC_0 Logic Functioning bit
 (42 1)  (952 97)  (952 97)  LC_0 Logic Functioning bit
 (43 1)  (953 97)  (953 97)  LC_0 Logic Functioning bit
 (0 2)  (910 98)  (910 98)  routing T_17_6.glb_netwk_7 <X> T_17_6.wire_logic_cluster/lc_7/clk
 (1 2)  (911 98)  (911 98)  routing T_17_6.glb_netwk_7 <X> T_17_6.wire_logic_cluster/lc_7/clk
 (2 2)  (912 98)  (912 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (937 98)  (937 98)  routing T_17_6.lc_trk_g3_1 <X> T_17_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 98)  (938 98)  routing T_17_6.lc_trk_g3_1 <X> T_17_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 98)  (939 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 98)  (942 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (946 98)  (946 98)  LC_1 Logic Functioning bit
 (37 2)  (947 98)  (947 98)  LC_1 Logic Functioning bit
 (38 2)  (948 98)  (948 98)  LC_1 Logic Functioning bit
 (39 2)  (949 98)  (949 98)  LC_1 Logic Functioning bit
 (44 2)  (954 98)  (954 98)  LC_1 Logic Functioning bit
 (45 2)  (955 98)  (955 98)  LC_1 Logic Functioning bit
 (46 2)  (956 98)  (956 98)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (910 99)  (910 99)  routing T_17_6.glb_netwk_7 <X> T_17_6.wire_logic_cluster/lc_7/clk
 (40 3)  (950 99)  (950 99)  LC_1 Logic Functioning bit
 (41 3)  (951 99)  (951 99)  LC_1 Logic Functioning bit
 (42 3)  (952 99)  (952 99)  LC_1 Logic Functioning bit
 (43 3)  (953 99)  (953 99)  LC_1 Logic Functioning bit
 (25 4)  (935 100)  (935 100)  routing T_17_6.wire_logic_cluster/lc_2/out <X> T_17_6.lc_trk_g1_2
 (27 4)  (937 100)  (937 100)  routing T_17_6.lc_trk_g1_2 <X> T_17_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 100)  (939 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 100)  (942 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (946 100)  (946 100)  LC_2 Logic Functioning bit
 (37 4)  (947 100)  (947 100)  LC_2 Logic Functioning bit
 (38 4)  (948 100)  (948 100)  LC_2 Logic Functioning bit
 (39 4)  (949 100)  (949 100)  LC_2 Logic Functioning bit
 (44 4)  (954 100)  (954 100)  LC_2 Logic Functioning bit
 (45 4)  (955 100)  (955 100)  LC_2 Logic Functioning bit
 (46 4)  (956 100)  (956 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (932 101)  (932 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (940 101)  (940 101)  routing T_17_6.lc_trk_g1_2 <X> T_17_6.wire_logic_cluster/lc_2/in_1
 (40 5)  (950 101)  (950 101)  LC_2 Logic Functioning bit
 (41 5)  (951 101)  (951 101)  LC_2 Logic Functioning bit
 (42 5)  (952 101)  (952 101)  LC_2 Logic Functioning bit
 (43 5)  (953 101)  (953 101)  LC_2 Logic Functioning bit
 (17 6)  (927 102)  (927 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (928 102)  (928 102)  routing T_17_6.wire_logic_cluster/lc_5/out <X> T_17_6.lc_trk_g1_5
 (25 6)  (935 102)  (935 102)  routing T_17_6.wire_logic_cluster/lc_6/out <X> T_17_6.lc_trk_g1_6
 (29 6)  (939 102)  (939 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 102)  (942 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (946 102)  (946 102)  LC_3 Logic Functioning bit
 (37 6)  (947 102)  (947 102)  LC_3 Logic Functioning bit
 (38 6)  (948 102)  (948 102)  LC_3 Logic Functioning bit
 (39 6)  (949 102)  (949 102)  LC_3 Logic Functioning bit
 (44 6)  (954 102)  (954 102)  LC_3 Logic Functioning bit
 (22 7)  (932 103)  (932 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (940 103)  (940 103)  routing T_17_6.lc_trk_g0_2 <X> T_17_6.wire_logic_cluster/lc_3/in_1
 (40 7)  (950 103)  (950 103)  LC_3 Logic Functioning bit
 (41 7)  (951 103)  (951 103)  LC_3 Logic Functioning bit
 (42 7)  (952 103)  (952 103)  LC_3 Logic Functioning bit
 (43 7)  (953 103)  (953 103)  LC_3 Logic Functioning bit
 (4 8)  (914 104)  (914 104)  routing T_17_6.sp4_h_l_43 <X> T_17_6.sp4_v_b_6
 (27 8)  (937 104)  (937 104)  routing T_17_6.lc_trk_g3_4 <X> T_17_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (938 104)  (938 104)  routing T_17_6.lc_trk_g3_4 <X> T_17_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 104)  (939 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 104)  (940 104)  routing T_17_6.lc_trk_g3_4 <X> T_17_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 104)  (942 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (946 104)  (946 104)  LC_4 Logic Functioning bit
 (37 8)  (947 104)  (947 104)  LC_4 Logic Functioning bit
 (38 8)  (948 104)  (948 104)  LC_4 Logic Functioning bit
 (39 8)  (949 104)  (949 104)  LC_4 Logic Functioning bit
 (44 8)  (954 104)  (954 104)  LC_4 Logic Functioning bit
 (45 8)  (955 104)  (955 104)  LC_4 Logic Functioning bit
 (46 8)  (956 104)  (956 104)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (915 105)  (915 105)  routing T_17_6.sp4_h_l_43 <X> T_17_6.sp4_v_b_6
 (15 9)  (925 105)  (925 105)  routing T_17_6.sp4_v_t_29 <X> T_17_6.lc_trk_g2_0
 (16 9)  (926 105)  (926 105)  routing T_17_6.sp4_v_t_29 <X> T_17_6.lc_trk_g2_0
 (17 9)  (927 105)  (927 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (40 9)  (950 105)  (950 105)  LC_4 Logic Functioning bit
 (41 9)  (951 105)  (951 105)  LC_4 Logic Functioning bit
 (42 9)  (952 105)  (952 105)  LC_4 Logic Functioning bit
 (43 9)  (953 105)  (953 105)  LC_4 Logic Functioning bit
 (27 10)  (937 106)  (937 106)  routing T_17_6.lc_trk_g1_5 <X> T_17_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 106)  (939 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 106)  (940 106)  routing T_17_6.lc_trk_g1_5 <X> T_17_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 106)  (942 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (946 106)  (946 106)  LC_5 Logic Functioning bit
 (37 10)  (947 106)  (947 106)  LC_5 Logic Functioning bit
 (38 10)  (948 106)  (948 106)  LC_5 Logic Functioning bit
 (39 10)  (949 106)  (949 106)  LC_5 Logic Functioning bit
 (44 10)  (954 106)  (954 106)  LC_5 Logic Functioning bit
 (45 10)  (955 106)  (955 106)  LC_5 Logic Functioning bit
 (46 10)  (956 106)  (956 106)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (950 107)  (950 107)  LC_5 Logic Functioning bit
 (41 11)  (951 107)  (951 107)  LC_5 Logic Functioning bit
 (42 11)  (952 107)  (952 107)  LC_5 Logic Functioning bit
 (43 11)  (953 107)  (953 107)  LC_5 Logic Functioning bit
 (17 12)  (927 108)  (927 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 108)  (928 108)  routing T_17_6.wire_logic_cluster/lc_1/out <X> T_17_6.lc_trk_g3_1
 (27 12)  (937 108)  (937 108)  routing T_17_6.lc_trk_g1_6 <X> T_17_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 108)  (939 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 108)  (940 108)  routing T_17_6.lc_trk_g1_6 <X> T_17_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 108)  (942 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (946 108)  (946 108)  LC_6 Logic Functioning bit
 (37 12)  (947 108)  (947 108)  LC_6 Logic Functioning bit
 (38 12)  (948 108)  (948 108)  LC_6 Logic Functioning bit
 (39 12)  (949 108)  (949 108)  LC_6 Logic Functioning bit
 (44 12)  (954 108)  (954 108)  LC_6 Logic Functioning bit
 (45 12)  (955 108)  (955 108)  LC_6 Logic Functioning bit
 (15 13)  (925 109)  (925 109)  routing T_17_6.sp4_v_t_29 <X> T_17_6.lc_trk_g3_0
 (16 13)  (926 109)  (926 109)  routing T_17_6.sp4_v_t_29 <X> T_17_6.lc_trk_g3_0
 (17 13)  (927 109)  (927 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (30 13)  (940 109)  (940 109)  routing T_17_6.lc_trk_g1_6 <X> T_17_6.wire_logic_cluster/lc_6/in_1
 (40 13)  (950 109)  (950 109)  LC_6 Logic Functioning bit
 (41 13)  (951 109)  (951 109)  LC_6 Logic Functioning bit
 (42 13)  (952 109)  (952 109)  LC_6 Logic Functioning bit
 (43 13)  (953 109)  (953 109)  LC_6 Logic Functioning bit
 (46 13)  (956 109)  (956 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (910 110)  (910 110)  routing T_17_6.glb_netwk_4 <X> T_17_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 110)  (911 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (924 110)  (924 110)  routing T_17_6.wire_logic_cluster/lc_4/out <X> T_17_6.lc_trk_g3_4
 (21 14)  (931 110)  (931 110)  routing T_17_6.wire_logic_cluster/lc_7/out <X> T_17_6.lc_trk_g3_7
 (22 14)  (932 110)  (932 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (937 110)  (937 110)  routing T_17_6.lc_trk_g3_7 <X> T_17_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (938 110)  (938 110)  routing T_17_6.lc_trk_g3_7 <X> T_17_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 110)  (939 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 110)  (940 110)  routing T_17_6.lc_trk_g3_7 <X> T_17_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 110)  (942 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (946 110)  (946 110)  LC_7 Logic Functioning bit
 (37 14)  (947 110)  (947 110)  LC_7 Logic Functioning bit
 (38 14)  (948 110)  (948 110)  LC_7 Logic Functioning bit
 (39 14)  (949 110)  (949 110)  LC_7 Logic Functioning bit
 (44 14)  (954 110)  (954 110)  LC_7 Logic Functioning bit
 (45 14)  (955 110)  (955 110)  LC_7 Logic Functioning bit
 (17 15)  (927 111)  (927 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (940 111)  (940 111)  routing T_17_6.lc_trk_g3_7 <X> T_17_6.wire_logic_cluster/lc_7/in_1
 (40 15)  (950 111)  (950 111)  LC_7 Logic Functioning bit
 (41 15)  (951 111)  (951 111)  LC_7 Logic Functioning bit
 (42 15)  (952 111)  (952 111)  LC_7 Logic Functioning bit
 (43 15)  (953 111)  (953 111)  LC_7 Logic Functioning bit
 (46 15)  (956 111)  (956 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_19_6

 (5 3)  (1023 99)  (1023 99)  routing T_19_6.sp4_h_l_37 <X> T_19_6.sp4_v_t_37
 (12 3)  (1030 99)  (1030 99)  routing T_19_6.sp4_h_l_39 <X> T_19_6.sp4_v_t_39
 (19 10)  (1037 106)  (1037 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_20_6

 (11 2)  (1071 98)  (1071 98)  routing T_20_6.sp4_h_l_44 <X> T_20_6.sp4_v_t_39
 (5 7)  (1065 103)  (1065 103)  routing T_20_6.sp4_h_l_38 <X> T_20_6.sp4_v_t_38
 (6 10)  (1066 106)  (1066 106)  routing T_20_6.sp4_h_l_36 <X> T_20_6.sp4_v_t_43
 (8 11)  (1068 107)  (1068 107)  routing T_20_6.sp4_h_l_42 <X> T_20_6.sp4_v_t_42


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5



LogicTile_5_5



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5

 (26 0)  (662 80)  (662 80)  routing T_12_5.lc_trk_g2_4 <X> T_12_5.wire_logic_cluster/lc_0/in_0
 (28 0)  (664 80)  (664 80)  routing T_12_5.lc_trk_g2_1 <X> T_12_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 80)  (665 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 80)  (667 80)  routing T_12_5.lc_trk_g3_6 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 80)  (668 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 80)  (669 80)  routing T_12_5.lc_trk_g3_6 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (670 80)  (670 80)  routing T_12_5.lc_trk_g3_6 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (28 1)  (664 81)  (664 81)  routing T_12_5.lc_trk_g2_4 <X> T_12_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 81)  (665 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (667 81)  (667 81)  routing T_12_5.lc_trk_g3_6 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (41 1)  (677 81)  (677 81)  LC_0 Logic Functioning bit
 (43 1)  (679 81)  (679 81)  LC_0 Logic Functioning bit
 (15 8)  (651 88)  (651 88)  routing T_12_5.sp4_h_r_25 <X> T_12_5.lc_trk_g2_1
 (16 8)  (652 88)  (652 88)  routing T_12_5.sp4_h_r_25 <X> T_12_5.lc_trk_g2_1
 (17 8)  (653 88)  (653 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (654 89)  (654 89)  routing T_12_5.sp4_h_r_25 <X> T_12_5.lc_trk_g2_1
 (14 11)  (650 91)  (650 91)  routing T_12_5.sp4_h_l_17 <X> T_12_5.lc_trk_g2_4
 (15 11)  (651 91)  (651 91)  routing T_12_5.sp4_h_l_17 <X> T_12_5.lc_trk_g2_4
 (16 11)  (652 91)  (652 91)  routing T_12_5.sp4_h_l_17 <X> T_12_5.lc_trk_g2_4
 (17 11)  (653 91)  (653 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 14)  (661 94)  (661 94)  routing T_12_5.sp4_h_r_38 <X> T_12_5.lc_trk_g3_6
 (22 15)  (658 95)  (658 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (659 95)  (659 95)  routing T_12_5.sp4_h_r_38 <X> T_12_5.lc_trk_g3_6
 (24 15)  (660 95)  (660 95)  routing T_12_5.sp4_h_r_38 <X> T_12_5.lc_trk_g3_6


LogicTile_13_5

 (22 0)  (716 80)  (716 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (718 80)  (718 80)  routing T_13_5.top_op_3 <X> T_13_5.lc_trk_g0_3
 (26 0)  (720 80)  (720 80)  routing T_13_5.lc_trk_g3_7 <X> T_13_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 80)  (721 80)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 80)  (723 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 80)  (724 80)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 80)  (726 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (729 80)  (729 80)  routing T_13_5.lc_trk_g2_6 <X> T_13_5.input_2_0
 (40 0)  (734 80)  (734 80)  LC_0 Logic Functioning bit
 (21 1)  (715 81)  (715 81)  routing T_13_5.top_op_3 <X> T_13_5.lc_trk_g0_3
 (26 1)  (720 81)  (720 81)  routing T_13_5.lc_trk_g3_7 <X> T_13_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 81)  (721 81)  routing T_13_5.lc_trk_g3_7 <X> T_13_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 81)  (722 81)  routing T_13_5.lc_trk_g3_7 <X> T_13_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 81)  (723 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 81)  (724 81)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (725 81)  (725 81)  routing T_13_5.lc_trk_g0_3 <X> T_13_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 81)  (726 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (727 81)  (727 81)  routing T_13_5.lc_trk_g2_6 <X> T_13_5.input_2_0
 (35 1)  (729 81)  (729 81)  routing T_13_5.lc_trk_g2_6 <X> T_13_5.input_2_0
 (53 1)  (747 81)  (747 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 2)  (719 82)  (719 82)  routing T_13_5.wire_logic_cluster/lc_6/out <X> T_13_5.lc_trk_g0_6
 (27 2)  (721 82)  (721 82)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 82)  (722 82)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 82)  (723 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 82)  (725 82)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 82)  (726 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 82)  (728 82)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 82)  (730 82)  LC_1 Logic Functioning bit
 (38 2)  (732 82)  (732 82)  LC_1 Logic Functioning bit
 (50 2)  (744 82)  (744 82)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (716 83)  (716 83)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (722 83)  (722 83)  routing T_13_5.lc_trk_g2_1 <X> T_13_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 83)  (723 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 83)  (724 83)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (725 83)  (725 83)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_1/in_3
 (39 3)  (733 83)  (733 83)  LC_1 Logic Functioning bit
 (40 3)  (734 83)  (734 83)  LC_1 Logic Functioning bit
 (22 4)  (716 84)  (716 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (718 84)  (718 84)  routing T_13_5.top_op_3 <X> T_13_5.lc_trk_g1_3
 (26 4)  (720 84)  (720 84)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 84)  (721 84)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 84)  (723 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 84)  (724 84)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 84)  (726 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (729 84)  (729 84)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.input_2_2
 (37 4)  (731 84)  (731 84)  LC_2 Logic Functioning bit
 (39 4)  (733 84)  (733 84)  LC_2 Logic Functioning bit
 (42 4)  (736 84)  (736 84)  LC_2 Logic Functioning bit
 (21 5)  (715 85)  (715 85)  routing T_13_5.top_op_3 <X> T_13_5.lc_trk_g1_3
 (26 5)  (720 85)  (720 85)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 85)  (721 85)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 85)  (723 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 85)  (724 85)  routing T_13_5.lc_trk_g1_6 <X> T_13_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 85)  (725 85)  routing T_13_5.lc_trk_g0_3 <X> T_13_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 85)  (726 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (727 85)  (727 85)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.input_2_2
 (34 5)  (728 85)  (728 85)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.input_2_2
 (36 5)  (730 85)  (730 85)  LC_2 Logic Functioning bit
 (38 5)  (732 85)  (732 85)  LC_2 Logic Functioning bit
 (41 5)  (735 85)  (735 85)  LC_2 Logic Functioning bit
 (43 5)  (737 85)  (737 85)  LC_2 Logic Functioning bit
 (22 6)  (716 86)  (716 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (717 86)  (717 86)  routing T_13_5.sp4_h_r_7 <X> T_13_5.lc_trk_g1_7
 (24 6)  (718 86)  (718 86)  routing T_13_5.sp4_h_r_7 <X> T_13_5.lc_trk_g1_7
 (29 6)  (723 86)  (723 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 86)  (724 86)  routing T_13_5.lc_trk_g0_6 <X> T_13_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 86)  (726 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 86)  (727 86)  routing T_13_5.lc_trk_g2_0 <X> T_13_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 86)  (730 86)  LC_3 Logic Functioning bit
 (37 6)  (731 86)  (731 86)  LC_3 Logic Functioning bit
 (38 6)  (732 86)  (732 86)  LC_3 Logic Functioning bit
 (39 6)  (733 86)  (733 86)  LC_3 Logic Functioning bit
 (40 6)  (734 86)  (734 86)  LC_3 Logic Functioning bit
 (42 6)  (736 86)  (736 86)  LC_3 Logic Functioning bit
 (50 6)  (744 86)  (744 86)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (698 87)  (698 87)  routing T_13_5.sp4_h_r_7 <X> T_13_5.sp4_h_l_38
 (6 7)  (700 87)  (700 87)  routing T_13_5.sp4_h_r_7 <X> T_13_5.sp4_h_l_38
 (21 7)  (715 87)  (715 87)  routing T_13_5.sp4_h_r_7 <X> T_13_5.lc_trk_g1_7
 (22 7)  (716 87)  (716 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (718 87)  (718 87)  routing T_13_5.top_op_6 <X> T_13_5.lc_trk_g1_6
 (25 7)  (719 87)  (719 87)  routing T_13_5.top_op_6 <X> T_13_5.lc_trk_g1_6
 (28 7)  (722 87)  (722 87)  routing T_13_5.lc_trk_g2_1 <X> T_13_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 87)  (723 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 87)  (724 87)  routing T_13_5.lc_trk_g0_6 <X> T_13_5.wire_logic_cluster/lc_3/in_1
 (37 7)  (731 87)  (731 87)  LC_3 Logic Functioning bit
 (42 7)  (736 87)  (736 87)  LC_3 Logic Functioning bit
 (14 8)  (708 88)  (708 88)  routing T_13_5.wire_logic_cluster/lc_0/out <X> T_13_5.lc_trk_g2_0
 (15 8)  (709 88)  (709 88)  routing T_13_5.tnr_op_1 <X> T_13_5.lc_trk_g2_1
 (17 8)  (711 88)  (711 88)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (715 88)  (715 88)  routing T_13_5.rgt_op_3 <X> T_13_5.lc_trk_g2_3
 (22 8)  (716 88)  (716 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (718 88)  (718 88)  routing T_13_5.rgt_op_3 <X> T_13_5.lc_trk_g2_3
 (26 8)  (720 88)  (720 88)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_4/in_0
 (32 8)  (726 88)  (726 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 88)  (727 88)  routing T_13_5.lc_trk_g2_3 <X> T_13_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (731 88)  (731 88)  LC_4 Logic Functioning bit
 (39 8)  (733 88)  (733 88)  LC_4 Logic Functioning bit
 (17 9)  (711 89)  (711 89)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (720 89)  (720 89)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (721 89)  (721 89)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 89)  (723 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 89)  (725 89)  routing T_13_5.lc_trk_g2_3 <X> T_13_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 89)  (730 89)  LC_4 Logic Functioning bit
 (38 9)  (732 89)  (732 89)  LC_4 Logic Functioning bit
 (25 10)  (719 90)  (719 90)  routing T_13_5.rgt_op_6 <X> T_13_5.lc_trk_g2_6
 (27 10)  (721 90)  (721 90)  routing T_13_5.lc_trk_g1_3 <X> T_13_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 90)  (723 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 90)  (725 90)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 90)  (726 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 90)  (727 90)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 90)  (728 90)  routing T_13_5.lc_trk_g3_5 <X> T_13_5.wire_logic_cluster/lc_5/in_3
 (50 10)  (744 90)  (744 90)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (716 91)  (716 91)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (718 91)  (718 91)  routing T_13_5.rgt_op_6 <X> T_13_5.lc_trk_g2_6
 (28 11)  (722 91)  (722 91)  routing T_13_5.lc_trk_g2_1 <X> T_13_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 91)  (723 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 91)  (724 91)  routing T_13_5.lc_trk_g1_3 <X> T_13_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (730 91)  (730 91)  LC_5 Logic Functioning bit
 (39 11)  (733 91)  (733 91)  LC_5 Logic Functioning bit
 (21 12)  (715 92)  (715 92)  routing T_13_5.rgt_op_3 <X> T_13_5.lc_trk_g3_3
 (22 12)  (716 92)  (716 92)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (718 92)  (718 92)  routing T_13_5.rgt_op_3 <X> T_13_5.lc_trk_g3_3
 (26 12)  (720 92)  (720 92)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 92)  (722 92)  routing T_13_5.lc_trk_g2_3 <X> T_13_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 92)  (723 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 92)  (726 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 92)  (727 92)  routing T_13_5.lc_trk_g2_1 <X> T_13_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (731 92)  (731 92)  LC_6 Logic Functioning bit
 (39 12)  (733 92)  (733 92)  LC_6 Logic Functioning bit
 (5 13)  (699 93)  (699 93)  routing T_13_5.sp4_h_r_9 <X> T_13_5.sp4_v_b_9
 (26 13)  (720 93)  (720 93)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 93)  (721 93)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 93)  (723 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 93)  (724 93)  routing T_13_5.lc_trk_g2_3 <X> T_13_5.wire_logic_cluster/lc_6/in_1
 (37 13)  (731 93)  (731 93)  LC_6 Logic Functioning bit
 (39 13)  (733 93)  (733 93)  LC_6 Logic Functioning bit
 (41 13)  (735 93)  (735 93)  LC_6 Logic Functioning bit
 (43 13)  (737 93)  (737 93)  LC_6 Logic Functioning bit
 (7 14)  (701 94)  (701 94)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (709 94)  (709 94)  routing T_13_5.tnr_op_5 <X> T_13_5.lc_trk_g3_5
 (17 14)  (711 94)  (711 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (716 94)  (716 94)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (718 94)  (718 94)  routing T_13_5.tnr_op_7 <X> T_13_5.lc_trk_g3_7
 (27 14)  (721 94)  (721 94)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 94)  (723 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 94)  (724 94)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 94)  (726 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 94)  (727 94)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (728 94)  (728 94)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 94)  (730 94)  LC_7 Logic Functioning bit
 (43 14)  (737 94)  (737 94)  LC_7 Logic Functioning bit
 (7 15)  (701 95)  (701 95)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (722 95)  (722 95)  routing T_13_5.lc_trk_g2_1 <X> T_13_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 95)  (723 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 95)  (724 95)  routing T_13_5.lc_trk_g1_7 <X> T_13_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 95)  (725 95)  routing T_13_5.lc_trk_g3_3 <X> T_13_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (726 95)  (726 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (729 95)  (729 95)  routing T_13_5.lc_trk_g0_3 <X> T_13_5.input_2_7
 (42 15)  (736 95)  (736 95)  LC_7 Logic Functioning bit


LogicTile_14_5

 (21 0)  (769 80)  (769 80)  routing T_14_5.wire_logic_cluster/lc_3/out <X> T_14_5.lc_trk_g0_3
 (22 0)  (770 80)  (770 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (777 80)  (777 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 80)  (780 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 80)  (781 80)  routing T_14_5.lc_trk_g2_3 <X> T_14_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 80)  (783 80)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.input_2_0
 (41 0)  (789 80)  (789 80)  LC_0 Logic Functioning bit
 (27 1)  (775 81)  (775 81)  routing T_14_5.lc_trk_g1_1 <X> T_14_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 81)  (777 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 81)  (778 81)  routing T_14_5.lc_trk_g0_3 <X> T_14_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (779 81)  (779 81)  routing T_14_5.lc_trk_g2_3 <X> T_14_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 81)  (780 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (782 81)  (782 81)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.input_2_0
 (36 1)  (784 81)  (784 81)  LC_0 Logic Functioning bit
 (40 1)  (788 81)  (788 81)  LC_0 Logic Functioning bit
 (0 2)  (748 82)  (748 82)  routing T_14_5.glb_netwk_7 <X> T_14_5.wire_logic_cluster/lc_7/clk
 (1 2)  (749 82)  (749 82)  routing T_14_5.glb_netwk_7 <X> T_14_5.wire_logic_cluster/lc_7/clk
 (2 2)  (750 82)  (750 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (757 82)  (757 82)  routing T_14_5.sp4_v_b_1 <X> T_14_5.sp4_h_l_36
 (22 2)  (770 82)  (770 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (772 82)  (772 82)  routing T_14_5.top_op_7 <X> T_14_5.lc_trk_g0_7
 (26 2)  (774 82)  (774 82)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (775 82)  (775 82)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 82)  (777 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 82)  (778 82)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 82)  (780 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 82)  (781 82)  routing T_14_5.lc_trk_g3_1 <X> T_14_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 82)  (782 82)  routing T_14_5.lc_trk_g3_1 <X> T_14_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 82)  (784 82)  LC_1 Logic Functioning bit
 (38 2)  (786 82)  (786 82)  LC_1 Logic Functioning bit
 (39 2)  (787 82)  (787 82)  LC_1 Logic Functioning bit
 (43 2)  (791 82)  (791 82)  LC_1 Logic Functioning bit
 (45 2)  (793 82)  (793 82)  LC_1 Logic Functioning bit
 (46 2)  (794 82)  (794 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (796 82)  (796 82)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (798 82)  (798 82)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (800 82)  (800 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (748 83)  (748 83)  routing T_14_5.glb_netwk_7 <X> T_14_5.wire_logic_cluster/lc_7/clk
 (21 3)  (769 83)  (769 83)  routing T_14_5.top_op_7 <X> T_14_5.lc_trk_g0_7
 (22 3)  (770 83)  (770 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (771 83)  (771 83)  routing T_14_5.sp4_h_r_6 <X> T_14_5.lc_trk_g0_6
 (24 3)  (772 83)  (772 83)  routing T_14_5.sp4_h_r_6 <X> T_14_5.lc_trk_g0_6
 (25 3)  (773 83)  (773 83)  routing T_14_5.sp4_h_r_6 <X> T_14_5.lc_trk_g0_6
 (26 3)  (774 83)  (774 83)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 83)  (775 83)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 83)  (776 83)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 83)  (777 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (784 83)  (784 83)  LC_1 Logic Functioning bit
 (37 3)  (785 83)  (785 83)  LC_1 Logic Functioning bit
 (38 3)  (786 83)  (786 83)  LC_1 Logic Functioning bit
 (39 3)  (787 83)  (787 83)  LC_1 Logic Functioning bit
 (5 4)  (753 84)  (753 84)  routing T_14_5.sp4_v_b_3 <X> T_14_5.sp4_h_r_3
 (14 4)  (762 84)  (762 84)  routing T_14_5.wire_logic_cluster/lc_0/out <X> T_14_5.lc_trk_g1_0
 (15 4)  (763 84)  (763 84)  routing T_14_5.top_op_1 <X> T_14_5.lc_trk_g1_1
 (17 4)  (765 84)  (765 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (6 5)  (754 85)  (754 85)  routing T_14_5.sp4_v_b_3 <X> T_14_5.sp4_h_r_3
 (9 5)  (757 85)  (757 85)  routing T_14_5.sp4_v_t_45 <X> T_14_5.sp4_v_b_4
 (10 5)  (758 85)  (758 85)  routing T_14_5.sp4_v_t_45 <X> T_14_5.sp4_v_b_4
 (17 5)  (765 85)  (765 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (766 85)  (766 85)  routing T_14_5.top_op_1 <X> T_14_5.lc_trk_g1_1
 (8 6)  (756 86)  (756 86)  routing T_14_5.sp4_v_t_47 <X> T_14_5.sp4_h_l_41
 (9 6)  (757 86)  (757 86)  routing T_14_5.sp4_v_t_47 <X> T_14_5.sp4_h_l_41
 (10 6)  (758 86)  (758 86)  routing T_14_5.sp4_v_t_47 <X> T_14_5.sp4_h_l_41
 (15 6)  (763 86)  (763 86)  routing T_14_5.top_op_5 <X> T_14_5.lc_trk_g1_5
 (17 6)  (765 86)  (765 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (776 86)  (776 86)  routing T_14_5.lc_trk_g2_0 <X> T_14_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 86)  (777 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 86)  (779 86)  routing T_14_5.lc_trk_g0_6 <X> T_14_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 86)  (780 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (784 86)  (784 86)  LC_3 Logic Functioning bit
 (38 6)  (786 86)  (786 86)  LC_3 Logic Functioning bit
 (41 6)  (789 86)  (789 86)  LC_3 Logic Functioning bit
 (43 6)  (791 86)  (791 86)  LC_3 Logic Functioning bit
 (45 6)  (793 86)  (793 86)  LC_3 Logic Functioning bit
 (18 7)  (766 87)  (766 87)  routing T_14_5.top_op_5 <X> T_14_5.lc_trk_g1_5
 (26 7)  (774 87)  (774 87)  routing T_14_5.lc_trk_g0_3 <X> T_14_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 87)  (777 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 87)  (779 87)  routing T_14_5.lc_trk_g0_6 <X> T_14_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (784 87)  (784 87)  LC_3 Logic Functioning bit
 (38 7)  (786 87)  (786 87)  LC_3 Logic Functioning bit
 (40 7)  (788 87)  (788 87)  LC_3 Logic Functioning bit
 (41 7)  (789 87)  (789 87)  LC_3 Logic Functioning bit
 (42 7)  (790 87)  (790 87)  LC_3 Logic Functioning bit
 (43 7)  (791 87)  (791 87)  LC_3 Logic Functioning bit
 (2 8)  (750 88)  (750 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (753 88)  (753 88)  routing T_14_5.sp4_v_t_43 <X> T_14_5.sp4_h_r_6
 (10 8)  (758 88)  (758 88)  routing T_14_5.sp4_v_t_39 <X> T_14_5.sp4_h_r_7
 (22 8)  (770 88)  (770 88)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (772 88)  (772 88)  routing T_14_5.tnl_op_3 <X> T_14_5.lc_trk_g2_3
 (27 8)  (775 88)  (775 88)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 88)  (776 88)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 88)  (777 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 88)  (778 88)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 88)  (779 88)  routing T_14_5.lc_trk_g0_7 <X> T_14_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 88)  (780 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (784 88)  (784 88)  LC_4 Logic Functioning bit
 (37 8)  (785 88)  (785 88)  LC_4 Logic Functioning bit
 (43 8)  (791 88)  (791 88)  LC_4 Logic Functioning bit
 (14 9)  (762 89)  (762 89)  routing T_14_5.sp12_v_b_16 <X> T_14_5.lc_trk_g2_0
 (16 9)  (764 89)  (764 89)  routing T_14_5.sp12_v_b_16 <X> T_14_5.lc_trk_g2_0
 (17 9)  (765 89)  (765 89)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (769 89)  (769 89)  routing T_14_5.tnl_op_3 <X> T_14_5.lc_trk_g2_3
 (26 9)  (774 89)  (774 89)  routing T_14_5.lc_trk_g3_3 <X> T_14_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 89)  (775 89)  routing T_14_5.lc_trk_g3_3 <X> T_14_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (776 89)  (776 89)  routing T_14_5.lc_trk_g3_3 <X> T_14_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 89)  (777 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 89)  (778 89)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (779 89)  (779 89)  routing T_14_5.lc_trk_g0_7 <X> T_14_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 89)  (780 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (782 89)  (782 89)  routing T_14_5.lc_trk_g1_1 <X> T_14_5.input_2_4
 (36 9)  (784 89)  (784 89)  LC_4 Logic Functioning bit
 (37 9)  (785 89)  (785 89)  LC_4 Logic Functioning bit
 (42 9)  (790 89)  (790 89)  LC_4 Logic Functioning bit
 (43 9)  (791 89)  (791 89)  LC_4 Logic Functioning bit
 (25 10)  (773 90)  (773 90)  routing T_14_5.wire_logic_cluster/lc_6/out <X> T_14_5.lc_trk_g2_6
 (28 10)  (776 90)  (776 90)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 90)  (777 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 90)  (778 90)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 90)  (780 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 90)  (782 90)  routing T_14_5.lc_trk_g1_1 <X> T_14_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 90)  (784 90)  LC_5 Logic Functioning bit
 (37 10)  (785 90)  (785 90)  LC_5 Logic Functioning bit
 (38 10)  (786 90)  (786 90)  LC_5 Logic Functioning bit
 (42 10)  (790 90)  (790 90)  LC_5 Logic Functioning bit
 (50 10)  (798 90)  (798 90)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (799 90)  (799 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (770 91)  (770 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (778 91)  (778 91)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (784 91)  (784 91)  LC_5 Logic Functioning bit
 (37 11)  (785 91)  (785 91)  LC_5 Logic Functioning bit
 (38 11)  (786 91)  (786 91)  LC_5 Logic Functioning bit
 (42 11)  (790 91)  (790 91)  LC_5 Logic Functioning bit
 (46 11)  (794 91)  (794 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (765 92)  (765 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 92)  (766 92)  routing T_14_5.wire_logic_cluster/lc_1/out <X> T_14_5.lc_trk_g3_1
 (22 12)  (770 92)  (770 92)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (772 92)  (772 92)  routing T_14_5.tnl_op_3 <X> T_14_5.lc_trk_g3_3
 (26 12)  (774 92)  (774 92)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 92)  (775 92)  routing T_14_5.lc_trk_g1_0 <X> T_14_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 92)  (777 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 92)  (779 92)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 92)  (780 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 92)  (781 92)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 92)  (782 92)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 92)  (783 92)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.input_2_6
 (36 12)  (784 92)  (784 92)  LC_6 Logic Functioning bit
 (38 12)  (786 92)  (786 92)  LC_6 Logic Functioning bit
 (43 12)  (791 92)  (791 92)  LC_6 Logic Functioning bit
 (45 12)  (793 92)  (793 92)  LC_6 Logic Functioning bit
 (9 13)  (757 93)  (757 93)  routing T_14_5.sp4_v_t_47 <X> T_14_5.sp4_v_b_10
 (21 13)  (769 93)  (769 93)  routing T_14_5.tnl_op_3 <X> T_14_5.lc_trk_g3_3
 (26 13)  (774 93)  (774 93)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 93)  (776 93)  routing T_14_5.lc_trk_g2_6 <X> T_14_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 93)  (777 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 93)  (779 93)  routing T_14_5.lc_trk_g3_6 <X> T_14_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 93)  (780 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (782 93)  (782 93)  routing T_14_5.lc_trk_g1_5 <X> T_14_5.input_2_6
 (36 13)  (784 93)  (784 93)  LC_6 Logic Functioning bit
 (37 13)  (785 93)  (785 93)  LC_6 Logic Functioning bit
 (39 13)  (787 93)  (787 93)  LC_6 Logic Functioning bit
 (40 13)  (788 93)  (788 93)  LC_6 Logic Functioning bit
 (42 13)  (790 93)  (790 93)  LC_6 Logic Functioning bit
 (0 14)  (748 94)  (748 94)  routing T_14_5.glb_netwk_6 <X> T_14_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 94)  (749 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 94)  (755 94)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (748 95)  (748 95)  routing T_14_5.glb_netwk_6 <X> T_14_5.wire_logic_cluster/lc_7/s_r
 (7 15)  (755 95)  (755 95)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (770 95)  (770 95)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (772 95)  (772 95)  routing T_14_5.tnl_op_6 <X> T_14_5.lc_trk_g3_6
 (25 15)  (773 95)  (773 95)  routing T_14_5.tnl_op_6 <X> T_14_5.lc_trk_g3_6


LogicTile_15_5

 (14 0)  (816 80)  (816 80)  routing T_15_5.bnr_op_0 <X> T_15_5.lc_trk_g0_0
 (25 0)  (827 80)  (827 80)  routing T_15_5.bnr_op_2 <X> T_15_5.lc_trk_g0_2
 (28 0)  (830 80)  (830 80)  routing T_15_5.lc_trk_g2_7 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 80)  (831 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 80)  (832 80)  routing T_15_5.lc_trk_g2_7 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 80)  (833 80)  routing T_15_5.lc_trk_g0_5 <X> T_15_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 80)  (834 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (837 80)  (837 80)  routing T_15_5.lc_trk_g1_5 <X> T_15_5.input_2_0
 (36 0)  (838 80)  (838 80)  LC_0 Logic Functioning bit
 (37 0)  (839 80)  (839 80)  LC_0 Logic Functioning bit
 (38 0)  (840 80)  (840 80)  LC_0 Logic Functioning bit
 (39 0)  (841 80)  (841 80)  LC_0 Logic Functioning bit
 (44 0)  (846 80)  (846 80)  LC_0 Logic Functioning bit
 (14 1)  (816 81)  (816 81)  routing T_15_5.bnr_op_0 <X> T_15_5.lc_trk_g0_0
 (17 1)  (819 81)  (819 81)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (824 81)  (824 81)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (827 81)  (827 81)  routing T_15_5.bnr_op_2 <X> T_15_5.lc_trk_g0_2
 (30 1)  (832 81)  (832 81)  routing T_15_5.lc_trk_g2_7 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 81)  (834 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (836 81)  (836 81)  routing T_15_5.lc_trk_g1_5 <X> T_15_5.input_2_0
 (40 1)  (842 81)  (842 81)  LC_0 Logic Functioning bit
 (41 1)  (843 81)  (843 81)  LC_0 Logic Functioning bit
 (42 1)  (844 81)  (844 81)  LC_0 Logic Functioning bit
 (43 1)  (845 81)  (845 81)  LC_0 Logic Functioning bit
 (15 2)  (817 82)  (817 82)  routing T_15_5.lft_op_5 <X> T_15_5.lc_trk_g0_5
 (17 2)  (819 82)  (819 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (820 82)  (820 82)  routing T_15_5.lft_op_5 <X> T_15_5.lc_trk_g0_5
 (22 2)  (824 82)  (824 82)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (828 82)  (828 82)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (829 82)  (829 82)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 82)  (831 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 82)  (834 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (839 82)  (839 82)  LC_1 Logic Functioning bit
 (39 2)  (841 82)  (841 82)  LC_1 Logic Functioning bit
 (44 2)  (846 82)  (846 82)  LC_1 Logic Functioning bit
 (17 3)  (819 83)  (819 83)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (828 83)  (828 83)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 83)  (831 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 83)  (832 83)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_1/in_1
 (41 3)  (843 83)  (843 83)  LC_1 Logic Functioning bit
 (43 3)  (845 83)  (845 83)  LC_1 Logic Functioning bit
 (51 3)  (853 83)  (853 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (817 84)  (817 84)  routing T_15_5.top_op_1 <X> T_15_5.lc_trk_g1_1
 (17 4)  (819 84)  (819 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (823 84)  (823 84)  routing T_15_5.bnr_op_3 <X> T_15_5.lc_trk_g1_3
 (22 4)  (824 84)  (824 84)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (828 84)  (828 84)  routing T_15_5.lc_trk_g0_4 <X> T_15_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 84)  (829 84)  routing T_15_5.lc_trk_g1_2 <X> T_15_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 84)  (831 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (834 84)  (834 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (839 84)  (839 84)  LC_2 Logic Functioning bit
 (39 4)  (841 84)  (841 84)  LC_2 Logic Functioning bit
 (44 4)  (846 84)  (846 84)  LC_2 Logic Functioning bit
 (18 5)  (820 85)  (820 85)  routing T_15_5.top_op_1 <X> T_15_5.lc_trk_g1_1
 (21 5)  (823 85)  (823 85)  routing T_15_5.bnr_op_3 <X> T_15_5.lc_trk_g1_3
 (22 5)  (824 85)  (824 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (826 85)  (826 85)  routing T_15_5.bot_op_2 <X> T_15_5.lc_trk_g1_2
 (29 5)  (831 85)  (831 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 85)  (832 85)  routing T_15_5.lc_trk_g1_2 <X> T_15_5.wire_logic_cluster/lc_2/in_1
 (41 5)  (843 85)  (843 85)  LC_2 Logic Functioning bit
 (43 5)  (845 85)  (845 85)  LC_2 Logic Functioning bit
 (46 5)  (848 85)  (848 85)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 6)  (802 86)  (802 86)  routing T_15_5.glb_netwk_6 <X> T_15_5.glb2local_0
 (1 6)  (803 86)  (803 86)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (817 86)  (817 86)  routing T_15_5.lft_op_5 <X> T_15_5.lc_trk_g1_5
 (17 6)  (819 86)  (819 86)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (820 86)  (820 86)  routing T_15_5.lft_op_5 <X> T_15_5.lc_trk_g1_5
 (29 6)  (831 86)  (831 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 86)  (834 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (838 86)  (838 86)  LC_3 Logic Functioning bit
 (37 6)  (839 86)  (839 86)  LC_3 Logic Functioning bit
 (38 6)  (840 86)  (840 86)  LC_3 Logic Functioning bit
 (39 6)  (841 86)  (841 86)  LC_3 Logic Functioning bit
 (44 6)  (846 86)  (846 86)  LC_3 Logic Functioning bit
 (1 7)  (803 87)  (803 87)  routing T_15_5.glb_netwk_6 <X> T_15_5.glb2local_0
 (22 7)  (824 87)  (824 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (827 87)  (827 87)  routing T_15_5.sp4_r_v_b_30 <X> T_15_5.lc_trk_g1_6
 (30 7)  (832 87)  (832 87)  routing T_15_5.lc_trk_g0_2 <X> T_15_5.wire_logic_cluster/lc_3/in_1
 (40 7)  (842 87)  (842 87)  LC_3 Logic Functioning bit
 (41 7)  (843 87)  (843 87)  LC_3 Logic Functioning bit
 (42 7)  (844 87)  (844 87)  LC_3 Logic Functioning bit
 (43 7)  (845 87)  (845 87)  LC_3 Logic Functioning bit
 (26 8)  (828 88)  (828 88)  routing T_15_5.lc_trk_g0_4 <X> T_15_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (829 88)  (829 88)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 88)  (830 88)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 88)  (831 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 88)  (834 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (839 88)  (839 88)  LC_4 Logic Functioning bit
 (39 8)  (841 88)  (841 88)  LC_4 Logic Functioning bit
 (44 8)  (846 88)  (846 88)  LC_4 Logic Functioning bit
 (53 8)  (855 88)  (855 88)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (29 9)  (831 89)  (831 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (843 89)  (843 89)  LC_4 Logic Functioning bit
 (43 9)  (845 89)  (845 89)  LC_4 Logic Functioning bit
 (21 10)  (823 90)  (823 90)  routing T_15_5.rgt_op_7 <X> T_15_5.lc_trk_g2_7
 (22 10)  (824 90)  (824 90)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (826 90)  (826 90)  routing T_15_5.rgt_op_7 <X> T_15_5.lc_trk_g2_7
 (26 10)  (828 90)  (828 90)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 90)  (829 90)  routing T_15_5.lc_trk_g1_1 <X> T_15_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 90)  (831 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 90)  (834 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (839 90)  (839 90)  LC_5 Logic Functioning bit
 (39 10)  (841 90)  (841 90)  LC_5 Logic Functioning bit
 (44 10)  (846 90)  (846 90)  LC_5 Logic Functioning bit
 (53 10)  (855 90)  (855 90)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (828 91)  (828 91)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 91)  (831 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (843 91)  (843 91)  LC_5 Logic Functioning bit
 (43 11)  (845 91)  (845 91)  LC_5 Logic Functioning bit
 (0 12)  (802 92)  (802 92)  routing T_15_5.glb_netwk_6 <X> T_15_5.glb2local_3
 (1 12)  (803 92)  (803 92)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (14 12)  (816 92)  (816 92)  routing T_15_5.rgt_op_0 <X> T_15_5.lc_trk_g3_0
 (26 12)  (828 92)  (828 92)  routing T_15_5.lc_trk_g0_4 <X> T_15_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (829 92)  (829 92)  routing T_15_5.lc_trk_g1_6 <X> T_15_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 92)  (831 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 92)  (832 92)  routing T_15_5.lc_trk_g1_6 <X> T_15_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 92)  (834 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (839 92)  (839 92)  LC_6 Logic Functioning bit
 (39 12)  (841 92)  (841 92)  LC_6 Logic Functioning bit
 (44 12)  (846 92)  (846 92)  LC_6 Logic Functioning bit
 (1 13)  (803 93)  (803 93)  routing T_15_5.glb_netwk_6 <X> T_15_5.glb2local_3
 (7 13)  (809 93)  (809 93)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (817 93)  (817 93)  routing T_15_5.rgt_op_0 <X> T_15_5.lc_trk_g3_0
 (17 13)  (819 93)  (819 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (831 93)  (831 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 93)  (832 93)  routing T_15_5.lc_trk_g1_6 <X> T_15_5.wire_logic_cluster/lc_6/in_1
 (41 13)  (843 93)  (843 93)  LC_6 Logic Functioning bit
 (43 13)  (845 93)  (845 93)  LC_6 Logic Functioning bit
 (51 13)  (853 93)  (853 93)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (7 14)  (809 94)  (809 94)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (828 94)  (828 94)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 94)  (831 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 94)  (834 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (839 94)  (839 94)  LC_7 Logic Functioning bit
 (39 14)  (841 94)  (841 94)  LC_7 Logic Functioning bit
 (44 14)  (846 94)  (846 94)  LC_7 Logic Functioning bit
 (53 14)  (855 94)  (855 94)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (7 15)  (809 95)  (809 95)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (828 95)  (828 95)  routing T_15_5.lc_trk_g0_7 <X> T_15_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 95)  (831 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (41 15)  (843 95)  (843 95)  LC_7 Logic Functioning bit
 (43 15)  (845 95)  (845 95)  LC_7 Logic Functioning bit


LogicTile_16_5

 (12 0)  (868 80)  (868 80)  routing T_16_5.sp4_v_b_8 <X> T_16_5.sp4_h_r_2
 (14 0)  (870 80)  (870 80)  routing T_16_5.wire_logic_cluster/lc_0/out <X> T_16_5.lc_trk_g0_0
 (31 0)  (887 80)  (887 80)  routing T_16_5.lc_trk_g1_4 <X> T_16_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 80)  (888 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 80)  (890 80)  routing T_16_5.lc_trk_g1_4 <X> T_16_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 80)  (892 80)  LC_0 Logic Functioning bit
 (37 0)  (893 80)  (893 80)  LC_0 Logic Functioning bit
 (38 0)  (894 80)  (894 80)  LC_0 Logic Functioning bit
 (39 0)  (895 80)  (895 80)  LC_0 Logic Functioning bit
 (45 0)  (901 80)  (901 80)  LC_0 Logic Functioning bit
 (11 1)  (867 81)  (867 81)  routing T_16_5.sp4_v_b_8 <X> T_16_5.sp4_h_r_2
 (13 1)  (869 81)  (869 81)  routing T_16_5.sp4_v_b_8 <X> T_16_5.sp4_h_r_2
 (17 1)  (873 81)  (873 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (878 81)  (878 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (879 81)  (879 81)  routing T_16_5.sp4_h_r_2 <X> T_16_5.lc_trk_g0_2
 (24 1)  (880 81)  (880 81)  routing T_16_5.sp4_h_r_2 <X> T_16_5.lc_trk_g0_2
 (25 1)  (881 81)  (881 81)  routing T_16_5.sp4_h_r_2 <X> T_16_5.lc_trk_g0_2
 (36 1)  (892 81)  (892 81)  LC_0 Logic Functioning bit
 (37 1)  (893 81)  (893 81)  LC_0 Logic Functioning bit
 (38 1)  (894 81)  (894 81)  LC_0 Logic Functioning bit
 (39 1)  (895 81)  (895 81)  LC_0 Logic Functioning bit
 (0 2)  (856 82)  (856 82)  routing T_16_5.glb_netwk_7 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (1 2)  (857 82)  (857 82)  routing T_16_5.glb_netwk_7 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (2 2)  (858 82)  (858 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (873 82)  (873 82)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (883 82)  (883 82)  routing T_16_5.lc_trk_g1_3 <X> T_16_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 82)  (885 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 82)  (887 82)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 82)  (888 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 82)  (890 82)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 82)  (891 82)  routing T_16_5.lc_trk_g2_7 <X> T_16_5.input_2_1
 (0 3)  (856 83)  (856 83)  routing T_16_5.glb_netwk_7 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (14 3)  (870 83)  (870 83)  routing T_16_5.sp12_h_r_20 <X> T_16_5.lc_trk_g0_4
 (16 3)  (872 83)  (872 83)  routing T_16_5.sp12_h_r_20 <X> T_16_5.lc_trk_g0_4
 (17 3)  (873 83)  (873 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (878 83)  (878 83)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (882 83)  (882 83)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 83)  (883 83)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 83)  (885 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 83)  (886 83)  routing T_16_5.lc_trk_g1_3 <X> T_16_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (887 83)  (887 83)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (888 83)  (888 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (889 83)  (889 83)  routing T_16_5.lc_trk_g2_7 <X> T_16_5.input_2_1
 (35 3)  (891 83)  (891 83)  routing T_16_5.lc_trk_g2_7 <X> T_16_5.input_2_1
 (40 3)  (896 83)  (896 83)  LC_1 Logic Functioning bit
 (14 4)  (870 84)  (870 84)  routing T_16_5.lft_op_0 <X> T_16_5.lc_trk_g1_0
 (22 4)  (878 84)  (878 84)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (880 84)  (880 84)  routing T_16_5.bot_op_3 <X> T_16_5.lc_trk_g1_3
 (27 4)  (883 84)  (883 84)  routing T_16_5.lc_trk_g1_6 <X> T_16_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 84)  (885 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 84)  (886 84)  routing T_16_5.lc_trk_g1_6 <X> T_16_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 84)  (888 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 84)  (889 84)  routing T_16_5.lc_trk_g2_3 <X> T_16_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 84)  (891 84)  routing T_16_5.lc_trk_g0_4 <X> T_16_5.input_2_2
 (36 4)  (892 84)  (892 84)  LC_2 Logic Functioning bit
 (38 4)  (894 84)  (894 84)  LC_2 Logic Functioning bit
 (41 4)  (897 84)  (897 84)  LC_2 Logic Functioning bit
 (43 4)  (899 84)  (899 84)  LC_2 Logic Functioning bit
 (15 5)  (871 85)  (871 85)  routing T_16_5.lft_op_0 <X> T_16_5.lc_trk_g1_0
 (17 5)  (873 85)  (873 85)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (878 85)  (878 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (880 85)  (880 85)  routing T_16_5.bot_op_2 <X> T_16_5.lc_trk_g1_2
 (28 5)  (884 85)  (884 85)  routing T_16_5.lc_trk_g2_0 <X> T_16_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 85)  (885 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 85)  (886 85)  routing T_16_5.lc_trk_g1_6 <X> T_16_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (887 85)  (887 85)  routing T_16_5.lc_trk_g2_3 <X> T_16_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 85)  (888 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (893 85)  (893 85)  LC_2 Logic Functioning bit
 (39 5)  (895 85)  (895 85)  LC_2 Logic Functioning bit
 (40 5)  (896 85)  (896 85)  LC_2 Logic Functioning bit
 (41 5)  (897 85)  (897 85)  LC_2 Logic Functioning bit
 (42 5)  (898 85)  (898 85)  LC_2 Logic Functioning bit
 (14 6)  (870 86)  (870 86)  routing T_16_5.lft_op_4 <X> T_16_5.lc_trk_g1_4
 (15 6)  (871 86)  (871 86)  routing T_16_5.sp4_v_b_21 <X> T_16_5.lc_trk_g1_5
 (16 6)  (872 86)  (872 86)  routing T_16_5.sp4_v_b_21 <X> T_16_5.lc_trk_g1_5
 (17 6)  (873 86)  (873 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (877 86)  (877 86)  routing T_16_5.wire_logic_cluster/lc_7/out <X> T_16_5.lc_trk_g1_7
 (22 6)  (878 86)  (878 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (881 86)  (881 86)  routing T_16_5.sp4_v_t_3 <X> T_16_5.lc_trk_g1_6
 (32 6)  (888 86)  (888 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 86)  (889 86)  routing T_16_5.lc_trk_g3_3 <X> T_16_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 86)  (890 86)  routing T_16_5.lc_trk_g3_3 <X> T_16_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 86)  (892 86)  LC_3 Logic Functioning bit
 (37 6)  (893 86)  (893 86)  LC_3 Logic Functioning bit
 (38 6)  (894 86)  (894 86)  LC_3 Logic Functioning bit
 (39 6)  (895 86)  (895 86)  LC_3 Logic Functioning bit
 (42 6)  (898 86)  (898 86)  LC_3 Logic Functioning bit
 (43 6)  (899 86)  (899 86)  LC_3 Logic Functioning bit
 (48 6)  (904 86)  (904 86)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (906 86)  (906 86)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (871 87)  (871 87)  routing T_16_5.lft_op_4 <X> T_16_5.lc_trk_g1_4
 (17 7)  (873 87)  (873 87)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (878 87)  (878 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (879 87)  (879 87)  routing T_16_5.sp4_v_t_3 <X> T_16_5.lc_trk_g1_6
 (25 7)  (881 87)  (881 87)  routing T_16_5.sp4_v_t_3 <X> T_16_5.lc_trk_g1_6
 (31 7)  (887 87)  (887 87)  routing T_16_5.lc_trk_g3_3 <X> T_16_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 87)  (892 87)  LC_3 Logic Functioning bit
 (37 7)  (893 87)  (893 87)  LC_3 Logic Functioning bit
 (38 7)  (894 87)  (894 87)  LC_3 Logic Functioning bit
 (39 7)  (895 87)  (895 87)  LC_3 Logic Functioning bit
 (42 7)  (898 87)  (898 87)  LC_3 Logic Functioning bit
 (43 7)  (899 87)  (899 87)  LC_3 Logic Functioning bit
 (0 8)  (856 88)  (856 88)  routing T_16_5.glb_netwk_6 <X> T_16_5.glb2local_1
 (1 8)  (857 88)  (857 88)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (17 8)  (873 88)  (873 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (874 88)  (874 88)  routing T_16_5.wire_logic_cluster/lc_1/out <X> T_16_5.lc_trk_g2_1
 (22 8)  (878 88)  (878 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (879 88)  (879 88)  routing T_16_5.sp4_h_r_27 <X> T_16_5.lc_trk_g2_3
 (24 8)  (880 88)  (880 88)  routing T_16_5.sp4_h_r_27 <X> T_16_5.lc_trk_g2_3
 (25 8)  (881 88)  (881 88)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g2_2
 (26 8)  (882 88)  (882 88)  routing T_16_5.lc_trk_g2_6 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (883 88)  (883 88)  routing T_16_5.lc_trk_g1_0 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 88)  (885 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 88)  (888 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 88)  (889 88)  routing T_16_5.lc_trk_g3_2 <X> T_16_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 88)  (890 88)  routing T_16_5.lc_trk_g3_2 <X> T_16_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (891 88)  (891 88)  routing T_16_5.lc_trk_g0_6 <X> T_16_5.input_2_4
 (41 8)  (897 88)  (897 88)  LC_4 Logic Functioning bit
 (43 8)  (899 88)  (899 88)  LC_4 Logic Functioning bit
 (1 9)  (857 89)  (857 89)  routing T_16_5.glb_netwk_6 <X> T_16_5.glb2local_1
 (15 9)  (871 89)  (871 89)  routing T_16_5.sp4_v_t_29 <X> T_16_5.lc_trk_g2_0
 (16 9)  (872 89)  (872 89)  routing T_16_5.sp4_v_t_29 <X> T_16_5.lc_trk_g2_0
 (17 9)  (873 89)  (873 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (877 89)  (877 89)  routing T_16_5.sp4_h_r_27 <X> T_16_5.lc_trk_g2_3
 (22 9)  (878 89)  (878 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (879 89)  (879 89)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g2_2
 (24 9)  (880 89)  (880 89)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g2_2
 (26 9)  (882 89)  (882 89)  routing T_16_5.lc_trk_g2_6 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 89)  (884 89)  routing T_16_5.lc_trk_g2_6 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 89)  (885 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 89)  (887 89)  routing T_16_5.lc_trk_g3_2 <X> T_16_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 89)  (888 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (891 89)  (891 89)  routing T_16_5.lc_trk_g0_6 <X> T_16_5.input_2_4
 (38 9)  (894 89)  (894 89)  LC_4 Logic Functioning bit
 (41 9)  (897 89)  (897 89)  LC_4 Logic Functioning bit
 (51 9)  (907 89)  (907 89)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (0 10)  (856 90)  (856 90)  routing T_16_5.glb_netwk_6 <X> T_16_5.glb2local_2
 (1 10)  (857 90)  (857 90)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (873 90)  (873 90)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (874 90)  (874 90)  routing T_16_5.bnl_op_5 <X> T_16_5.lc_trk_g2_5
 (22 10)  (878 90)  (878 90)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (880 90)  (880 90)  routing T_16_5.tnl_op_7 <X> T_16_5.lc_trk_g2_7
 (25 10)  (881 90)  (881 90)  routing T_16_5.wire_logic_cluster/lc_6/out <X> T_16_5.lc_trk_g2_6
 (26 10)  (882 90)  (882 90)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (885 90)  (885 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 90)  (888 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (891 90)  (891 90)  routing T_16_5.lc_trk_g0_5 <X> T_16_5.input_2_5
 (40 10)  (896 90)  (896 90)  LC_5 Logic Functioning bit
 (1 11)  (857 91)  (857 91)  routing T_16_5.glb_netwk_6 <X> T_16_5.glb2local_2
 (18 11)  (874 91)  (874 91)  routing T_16_5.bnl_op_5 <X> T_16_5.lc_trk_g2_5
 (21 11)  (877 91)  (877 91)  routing T_16_5.tnl_op_7 <X> T_16_5.lc_trk_g2_7
 (22 11)  (878 91)  (878 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (882 91)  (882 91)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 91)  (883 91)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 91)  (884 91)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 91)  (885 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 91)  (887 91)  routing T_16_5.lc_trk_g0_2 <X> T_16_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 91)  (888 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (22 12)  (878 92)  (878 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (881 92)  (881 92)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g3_2
 (26 12)  (882 92)  (882 92)  routing T_16_5.lc_trk_g1_5 <X> T_16_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (884 92)  (884 92)  routing T_16_5.lc_trk_g2_5 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 92)  (885 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 92)  (886 92)  routing T_16_5.lc_trk_g2_5 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 92)  (888 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 92)  (889 92)  routing T_16_5.lc_trk_g2_1 <X> T_16_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (893 92)  (893 92)  LC_6 Logic Functioning bit
 (50 12)  (906 92)  (906 92)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (877 93)  (877 93)  routing T_16_5.sp4_r_v_b_43 <X> T_16_5.lc_trk_g3_3
 (22 13)  (878 93)  (878 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (879 93)  (879 93)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g3_2
 (24 13)  (880 93)  (880 93)  routing T_16_5.sp4_h_r_34 <X> T_16_5.lc_trk_g3_2
 (27 13)  (883 93)  (883 93)  routing T_16_5.lc_trk_g1_5 <X> T_16_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 93)  (885 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (7 14)  (863 94)  (863 94)  Column buffer control bit: LH_colbuf_cntl_7

 (28 14)  (884 94)  (884 94)  routing T_16_5.lc_trk_g2_2 <X> T_16_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 94)  (885 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 94)  (887 94)  routing T_16_5.lc_trk_g0_6 <X> T_16_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 94)  (888 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (897 94)  (897 94)  LC_7 Logic Functioning bit
 (45 14)  (901 94)  (901 94)  LC_7 Logic Functioning bit
 (50 14)  (906 94)  (906 94)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (863 95)  (863 95)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (878 95)  (878 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (879 95)  (879 95)  routing T_16_5.sp4_v_b_46 <X> T_16_5.lc_trk_g3_6
 (24 15)  (880 95)  (880 95)  routing T_16_5.sp4_v_b_46 <X> T_16_5.lc_trk_g3_6
 (27 15)  (883 95)  (883 95)  routing T_16_5.lc_trk_g1_0 <X> T_16_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 95)  (885 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 95)  (886 95)  routing T_16_5.lc_trk_g2_2 <X> T_16_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 95)  (887 95)  routing T_16_5.lc_trk_g0_6 <X> T_16_5.wire_logic_cluster/lc_7/in_3
 (37 15)  (893 95)  (893 95)  LC_7 Logic Functioning bit
 (40 15)  (896 95)  (896 95)  LC_7 Logic Functioning bit
 (42 15)  (898 95)  (898 95)  LC_7 Logic Functioning bit


LogicTile_17_5

 (14 0)  (924 80)  (924 80)  routing T_17_5.bnr_op_0 <X> T_17_5.lc_trk_g0_0
 (25 0)  (935 80)  (935 80)  routing T_17_5.bnr_op_2 <X> T_17_5.lc_trk_g0_2
 (31 0)  (941 80)  (941 80)  routing T_17_5.lc_trk_g1_6 <X> T_17_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 80)  (942 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 80)  (944 80)  routing T_17_5.lc_trk_g1_6 <X> T_17_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 80)  (946 80)  LC_0 Logic Functioning bit
 (37 0)  (947 80)  (947 80)  LC_0 Logic Functioning bit
 (38 0)  (948 80)  (948 80)  LC_0 Logic Functioning bit
 (39 0)  (949 80)  (949 80)  LC_0 Logic Functioning bit
 (45 0)  (955 80)  (955 80)  LC_0 Logic Functioning bit
 (8 1)  (918 81)  (918 81)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_b_1
 (9 1)  (919 81)  (919 81)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_b_1
 (10 1)  (920 81)  (920 81)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_b_1
 (14 1)  (924 81)  (924 81)  routing T_17_5.bnr_op_0 <X> T_17_5.lc_trk_g0_0
 (17 1)  (927 81)  (927 81)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (932 81)  (932 81)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (935 81)  (935 81)  routing T_17_5.bnr_op_2 <X> T_17_5.lc_trk_g0_2
 (31 1)  (941 81)  (941 81)  routing T_17_5.lc_trk_g1_6 <X> T_17_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (946 81)  (946 81)  LC_0 Logic Functioning bit
 (37 1)  (947 81)  (947 81)  LC_0 Logic Functioning bit
 (38 1)  (948 81)  (948 81)  LC_0 Logic Functioning bit
 (39 1)  (949 81)  (949 81)  LC_0 Logic Functioning bit
 (51 1)  (961 81)  (961 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (910 82)  (910 82)  routing T_17_5.glb_netwk_7 <X> T_17_5.wire_logic_cluster/lc_7/clk
 (1 2)  (911 82)  (911 82)  routing T_17_5.glb_netwk_7 <X> T_17_5.wire_logic_cluster/lc_7/clk
 (2 2)  (912 82)  (912 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (931 82)  (931 82)  routing T_17_5.bnr_op_7 <X> T_17_5.lc_trk_g0_7
 (22 2)  (932 82)  (932 82)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (32 2)  (942 82)  (942 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 82)  (944 82)  routing T_17_5.lc_trk_g1_3 <X> T_17_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 82)  (946 82)  LC_1 Logic Functioning bit
 (37 2)  (947 82)  (947 82)  LC_1 Logic Functioning bit
 (38 2)  (948 82)  (948 82)  LC_1 Logic Functioning bit
 (39 2)  (949 82)  (949 82)  LC_1 Logic Functioning bit
 (45 2)  (955 82)  (955 82)  LC_1 Logic Functioning bit
 (0 3)  (910 83)  (910 83)  routing T_17_5.glb_netwk_7 <X> T_17_5.wire_logic_cluster/lc_7/clk
 (21 3)  (931 83)  (931 83)  routing T_17_5.bnr_op_7 <X> T_17_5.lc_trk_g0_7
 (31 3)  (941 83)  (941 83)  routing T_17_5.lc_trk_g1_3 <X> T_17_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 83)  (946 83)  LC_1 Logic Functioning bit
 (37 3)  (947 83)  (947 83)  LC_1 Logic Functioning bit
 (38 3)  (948 83)  (948 83)  LC_1 Logic Functioning bit
 (39 3)  (949 83)  (949 83)  LC_1 Logic Functioning bit
 (51 3)  (961 83)  (961 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (910 84)  (910 84)  routing T_17_5.lc_trk_g2_2 <X> T_17_5.wire_logic_cluster/lc_7/cen
 (1 4)  (911 84)  (911 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (931 84)  (931 84)  routing T_17_5.bnr_op_3 <X> T_17_5.lc_trk_g1_3
 (22 4)  (932 84)  (932 84)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (31 4)  (941 84)  (941 84)  routing T_17_5.lc_trk_g1_4 <X> T_17_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 84)  (942 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 84)  (944 84)  routing T_17_5.lc_trk_g1_4 <X> T_17_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 84)  (946 84)  LC_2 Logic Functioning bit
 (37 4)  (947 84)  (947 84)  LC_2 Logic Functioning bit
 (38 4)  (948 84)  (948 84)  LC_2 Logic Functioning bit
 (39 4)  (949 84)  (949 84)  LC_2 Logic Functioning bit
 (45 4)  (955 84)  (955 84)  LC_2 Logic Functioning bit
 (1 5)  (911 85)  (911 85)  routing T_17_5.lc_trk_g2_2 <X> T_17_5.wire_logic_cluster/lc_7/cen
 (21 5)  (931 85)  (931 85)  routing T_17_5.bnr_op_3 <X> T_17_5.lc_trk_g1_3
 (36 5)  (946 85)  (946 85)  LC_2 Logic Functioning bit
 (37 5)  (947 85)  (947 85)  LC_2 Logic Functioning bit
 (38 5)  (948 85)  (948 85)  LC_2 Logic Functioning bit
 (39 5)  (949 85)  (949 85)  LC_2 Logic Functioning bit
 (51 5)  (961 85)  (961 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (924 86)  (924 86)  routing T_17_5.bnr_op_4 <X> T_17_5.lc_trk_g1_4
 (25 6)  (935 86)  (935 86)  routing T_17_5.bnr_op_6 <X> T_17_5.lc_trk_g1_6
 (26 6)  (936 86)  (936 86)  routing T_17_5.lc_trk_g3_6 <X> T_17_5.wire_logic_cluster/lc_3/in_0
 (36 6)  (946 86)  (946 86)  LC_3 Logic Functioning bit
 (38 6)  (948 86)  (948 86)  LC_3 Logic Functioning bit
 (41 6)  (951 86)  (951 86)  LC_3 Logic Functioning bit
 (43 6)  (953 86)  (953 86)  LC_3 Logic Functioning bit
 (45 6)  (955 86)  (955 86)  LC_3 Logic Functioning bit
 (14 7)  (924 87)  (924 87)  routing T_17_5.bnr_op_4 <X> T_17_5.lc_trk_g1_4
 (17 7)  (927 87)  (927 87)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (932 87)  (932 87)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (935 87)  (935 87)  routing T_17_5.bnr_op_6 <X> T_17_5.lc_trk_g1_6
 (26 7)  (936 87)  (936 87)  routing T_17_5.lc_trk_g3_6 <X> T_17_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (937 87)  (937 87)  routing T_17_5.lc_trk_g3_6 <X> T_17_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 87)  (938 87)  routing T_17_5.lc_trk_g3_6 <X> T_17_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 87)  (939 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (947 87)  (947 87)  LC_3 Logic Functioning bit
 (39 7)  (949 87)  (949 87)  LC_3 Logic Functioning bit
 (40 7)  (950 87)  (950 87)  LC_3 Logic Functioning bit
 (42 7)  (952 87)  (952 87)  LC_3 Logic Functioning bit
 (51 7)  (961 87)  (961 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (935 88)  (935 88)  routing T_17_5.sp4_h_r_42 <X> T_17_5.lc_trk_g2_2
 (31 8)  (941 88)  (941 88)  routing T_17_5.lc_trk_g0_7 <X> T_17_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 88)  (942 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (946 88)  (946 88)  LC_4 Logic Functioning bit
 (37 8)  (947 88)  (947 88)  LC_4 Logic Functioning bit
 (38 8)  (948 88)  (948 88)  LC_4 Logic Functioning bit
 (39 8)  (949 88)  (949 88)  LC_4 Logic Functioning bit
 (45 8)  (955 88)  (955 88)  LC_4 Logic Functioning bit
 (51 8)  (961 88)  (961 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (932 89)  (932 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (933 89)  (933 89)  routing T_17_5.sp4_h_r_42 <X> T_17_5.lc_trk_g2_2
 (24 9)  (934 89)  (934 89)  routing T_17_5.sp4_h_r_42 <X> T_17_5.lc_trk_g2_2
 (25 9)  (935 89)  (935 89)  routing T_17_5.sp4_h_r_42 <X> T_17_5.lc_trk_g2_2
 (31 9)  (941 89)  (941 89)  routing T_17_5.lc_trk_g0_7 <X> T_17_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (946 89)  (946 89)  LC_4 Logic Functioning bit
 (37 9)  (947 89)  (947 89)  LC_4 Logic Functioning bit
 (38 9)  (948 89)  (948 89)  LC_4 Logic Functioning bit
 (39 9)  (949 89)  (949 89)  LC_4 Logic Functioning bit
 (32 10)  (942 90)  (942 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (946 90)  (946 90)  LC_5 Logic Functioning bit
 (37 10)  (947 90)  (947 90)  LC_5 Logic Functioning bit
 (38 10)  (948 90)  (948 90)  LC_5 Logic Functioning bit
 (39 10)  (949 90)  (949 90)  LC_5 Logic Functioning bit
 (45 10)  (955 90)  (955 90)  LC_5 Logic Functioning bit
 (31 11)  (941 91)  (941 91)  routing T_17_5.lc_trk_g0_2 <X> T_17_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (946 91)  (946 91)  LC_5 Logic Functioning bit
 (37 11)  (947 91)  (947 91)  LC_5 Logic Functioning bit
 (38 11)  (948 91)  (948 91)  LC_5 Logic Functioning bit
 (39 11)  (949 91)  (949 91)  LC_5 Logic Functioning bit
 (51 11)  (961 91)  (961 91)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (914 92)  (914 92)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_b_9
 (5 13)  (915 93)  (915 93)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_b_9
 (7 13)  (917 93)  (917 93)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (917 94)  (917 94)  Column buffer control bit: LH_colbuf_cntl_7

 (29 14)  (939 94)  (939 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (946 94)  (946 94)  LC_7 Logic Functioning bit
 (38 14)  (948 94)  (948 94)  LC_7 Logic Functioning bit
 (41 14)  (951 94)  (951 94)  LC_7 Logic Functioning bit
 (43 14)  (953 94)  (953 94)  LC_7 Logic Functioning bit
 (45 14)  (955 94)  (955 94)  LC_7 Logic Functioning bit
 (51 14)  (961 94)  (961 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (917 95)  (917 95)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (932 95)  (932 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (36 15)  (946 95)  (946 95)  LC_7 Logic Functioning bit
 (38 15)  (948 95)  (948 95)  LC_7 Logic Functioning bit
 (41 15)  (951 95)  (951 95)  LC_7 Logic Functioning bit
 (43 15)  (953 95)  (953 95)  LC_7 Logic Functioning bit


LogicTile_18_5

 (3 2)  (967 82)  (967 82)  routing T_18_5.sp12_v_t_23 <X> T_18_5.sp12_h_l_23
 (7 14)  (971 94)  (971 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (971 95)  (971 95)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_19_5

 (8 13)  (1026 93)  (1026 93)  routing T_19_5.sp4_h_l_41 <X> T_19_5.sp4_v_b_10
 (9 13)  (1027 93)  (1027 93)  routing T_19_5.sp4_h_l_41 <X> T_19_5.sp4_v_b_10
 (10 13)  (1028 93)  (1028 93)  routing T_19_5.sp4_h_l_41 <X> T_19_5.sp4_v_b_10
 (7 14)  (1025 94)  (1025 94)  Column buffer control bit: MEMB_colbuf_cntl_7



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4

 (6 8)  (330 72)  (330 72)  routing T_6_4.sp4_h_r_1 <X> T_6_4.sp4_v_b_6


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



LogicTile_10_4

 (5 1)  (533 65)  (533 65)  routing T_10_4.sp4_h_r_0 <X> T_10_4.sp4_v_b_0
 (9 2)  (537 66)  (537 66)  routing T_10_4.sp4_h_r_10 <X> T_10_4.sp4_h_l_36
 (10 2)  (538 66)  (538 66)  routing T_10_4.sp4_h_r_10 <X> T_10_4.sp4_h_l_36


LogicTile_11_4

 (6 0)  (588 64)  (588 64)  routing T_11_4.sp4_h_r_7 <X> T_11_4.sp4_v_b_0


LogicTile_12_4

 (14 1)  (650 65)  (650 65)  routing T_12_4.top_op_0 <X> T_12_4.lc_trk_g0_0
 (15 1)  (651 65)  (651 65)  routing T_12_4.top_op_0 <X> T_12_4.lc_trk_g0_0
 (17 1)  (653 65)  (653 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (636 66)  (636 66)  routing T_12_4.glb_netwk_7 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (1 2)  (637 66)  (637 66)  routing T_12_4.glb_netwk_7 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (2 2)  (638 66)  (638 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (665 66)  (665 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (667 66)  (667 66)  routing T_12_4.lc_trk_g2_6 <X> T_12_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 66)  (668 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 66)  (669 66)  routing T_12_4.lc_trk_g2_6 <X> T_12_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 66)  (672 66)  LC_1 Logic Functioning bit
 (37 2)  (673 66)  (673 66)  LC_1 Logic Functioning bit
 (38 2)  (674 66)  (674 66)  LC_1 Logic Functioning bit
 (39 2)  (675 66)  (675 66)  LC_1 Logic Functioning bit
 (45 2)  (681 66)  (681 66)  LC_1 Logic Functioning bit
 (0 3)  (636 67)  (636 67)  routing T_12_4.glb_netwk_7 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (28 3)  (664 67)  (664 67)  routing T_12_4.lc_trk_g2_1 <X> T_12_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 67)  (665 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 67)  (667 67)  routing T_12_4.lc_trk_g2_6 <X> T_12_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (672 67)  (672 67)  LC_1 Logic Functioning bit
 (37 3)  (673 67)  (673 67)  LC_1 Logic Functioning bit
 (38 3)  (674 67)  (674 67)  LC_1 Logic Functioning bit
 (39 3)  (675 67)  (675 67)  LC_1 Logic Functioning bit
 (40 3)  (676 67)  (676 67)  LC_1 Logic Functioning bit
 (42 3)  (678 67)  (678 67)  LC_1 Logic Functioning bit
 (44 3)  (680 67)  (680 67)  LC_1 Logic Functioning bit
 (47 3)  (683 67)  (683 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (689 67)  (689 67)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (641 68)  (641 68)  routing T_12_4.sp4_v_b_3 <X> T_12_4.sp4_h_r_3
 (6 5)  (642 69)  (642 69)  routing T_12_4.sp4_v_b_3 <X> T_12_4.sp4_h_r_3
 (5 8)  (641 72)  (641 72)  routing T_12_4.sp4_v_b_0 <X> T_12_4.sp4_h_r_6
 (17 8)  (653 72)  (653 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (654 72)  (654 72)  routing T_12_4.wire_logic_cluster/lc_1/out <X> T_12_4.lc_trk_g2_1
 (4 9)  (640 73)  (640 73)  routing T_12_4.sp4_v_b_0 <X> T_12_4.sp4_h_r_6
 (6 9)  (642 73)  (642 73)  routing T_12_4.sp4_v_b_0 <X> T_12_4.sp4_h_r_6
 (22 11)  (658 75)  (658 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (659 75)  (659 75)  routing T_12_4.sp4_h_r_30 <X> T_12_4.lc_trk_g2_6
 (24 11)  (660 75)  (660 75)  routing T_12_4.sp4_h_r_30 <X> T_12_4.lc_trk_g2_6
 (25 11)  (661 75)  (661 75)  routing T_12_4.sp4_h_r_30 <X> T_12_4.lc_trk_g2_6
 (0 14)  (636 78)  (636 78)  routing T_12_4.glb_netwk_6 <X> T_12_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 78)  (637 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (643 78)  (643 78)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (636 79)  (636 79)  routing T_12_4.glb_netwk_6 <X> T_12_4.wire_logic_cluster/lc_7/s_r
 (7 15)  (643 79)  (643 79)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_4

 (29 0)  (723 64)  (723 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 64)  (724 64)  routing T_13_4.lc_trk_g0_5 <X> T_13_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (725 64)  (725 64)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 64)  (726 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 64)  (728 64)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (731 64)  (731 64)  LC_0 Logic Functioning bit
 (39 0)  (733 64)  (733 64)  LC_0 Logic Functioning bit
 (22 1)  (716 65)  (716 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (721 65)  (721 65)  routing T_13_4.lc_trk_g1_1 <X> T_13_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 65)  (723 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (725 65)  (725 65)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_0/in_3
 (37 1)  (731 65)  (731 65)  LC_0 Logic Functioning bit
 (39 1)  (733 65)  (733 65)  LC_0 Logic Functioning bit
 (41 1)  (735 65)  (735 65)  LC_0 Logic Functioning bit
 (43 1)  (737 65)  (737 65)  LC_0 Logic Functioning bit
 (0 2)  (694 66)  (694 66)  routing T_13_4.glb_netwk_7 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (1 2)  (695 66)  (695 66)  routing T_13_4.glb_netwk_7 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (2 2)  (696 66)  (696 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 66)  (709 66)  routing T_13_4.sp4_v_b_21 <X> T_13_4.lc_trk_g0_5
 (16 2)  (710 66)  (710 66)  routing T_13_4.sp4_v_b_21 <X> T_13_4.lc_trk_g0_5
 (17 2)  (711 66)  (711 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (720 66)  (720 66)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 66)  (721 66)  routing T_13_4.lc_trk_g1_5 <X> T_13_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 66)  (723 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 66)  (724 66)  routing T_13_4.lc_trk_g1_5 <X> T_13_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 66)  (725 66)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 66)  (726 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 66)  (727 66)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 66)  (730 66)  LC_1 Logic Functioning bit
 (38 2)  (732 66)  (732 66)  LC_1 Logic Functioning bit
 (39 2)  (733 66)  (733 66)  LC_1 Logic Functioning bit
 (40 2)  (734 66)  (734 66)  LC_1 Logic Functioning bit
 (41 2)  (735 66)  (735 66)  LC_1 Logic Functioning bit
 (50 2)  (744 66)  (744 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (694 67)  (694 67)  routing T_13_4.glb_netwk_7 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (26 3)  (720 67)  (720 67)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 67)  (721 67)  routing T_13_4.lc_trk_g1_6 <X> T_13_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 67)  (723 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 67)  (725 67)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_1/in_3
 (37 3)  (731 67)  (731 67)  LC_1 Logic Functioning bit
 (38 3)  (732 67)  (732 67)  LC_1 Logic Functioning bit
 (41 3)  (735 67)  (735 67)  LC_1 Logic Functioning bit
 (1 4)  (695 68)  (695 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (697 68)  (697 68)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_r_0
 (15 4)  (709 68)  (709 68)  routing T_13_4.sp4_v_b_17 <X> T_13_4.lc_trk_g1_1
 (16 4)  (710 68)  (710 68)  routing T_13_4.sp4_v_b_17 <X> T_13_4.lc_trk_g1_1
 (17 4)  (711 68)  (711 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (716 68)  (716 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (695 69)  (695 69)  routing T_13_4.lc_trk_g0_2 <X> T_13_4.wire_logic_cluster/lc_7/cen
 (4 5)  (698 69)  (698 69)  routing T_13_4.sp4_v_t_47 <X> T_13_4.sp4_h_r_3
 (21 5)  (715 69)  (715 69)  routing T_13_4.sp4_r_v_b_27 <X> T_13_4.lc_trk_g1_3
 (15 6)  (709 70)  (709 70)  routing T_13_4.bot_op_5 <X> T_13_4.lc_trk_g1_5
 (17 6)  (711 70)  (711 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (719 70)  (719 70)  routing T_13_4.sp4_h_l_11 <X> T_13_4.lc_trk_g1_6
 (26 6)  (720 70)  (720 70)  routing T_13_4.lc_trk_g1_4 <X> T_13_4.wire_logic_cluster/lc_3/in_0
 (28 6)  (722 70)  (722 70)  routing T_13_4.lc_trk_g2_2 <X> T_13_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 70)  (723 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (725 70)  (725 70)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 70)  (726 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 70)  (727 70)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_3/in_3
 (45 6)  (739 70)  (739 70)  LC_3 Logic Functioning bit
 (46 6)  (740 70)  (740 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (709 71)  (709 71)  routing T_13_4.sp4_v_t_9 <X> T_13_4.lc_trk_g1_4
 (16 7)  (710 71)  (710 71)  routing T_13_4.sp4_v_t_9 <X> T_13_4.lc_trk_g1_4
 (17 7)  (711 71)  (711 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (716 71)  (716 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (717 71)  (717 71)  routing T_13_4.sp4_h_l_11 <X> T_13_4.lc_trk_g1_6
 (24 7)  (718 71)  (718 71)  routing T_13_4.sp4_h_l_11 <X> T_13_4.lc_trk_g1_6
 (25 7)  (719 71)  (719 71)  routing T_13_4.sp4_h_l_11 <X> T_13_4.lc_trk_g1_6
 (27 7)  (721 71)  (721 71)  routing T_13_4.lc_trk_g1_4 <X> T_13_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 71)  (723 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 71)  (724 71)  routing T_13_4.lc_trk_g2_2 <X> T_13_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 71)  (725 71)  routing T_13_4.lc_trk_g2_6 <X> T_13_4.wire_logic_cluster/lc_3/in_3
 (41 7)  (735 71)  (735 71)  LC_3 Logic Functioning bit
 (43 7)  (737 71)  (737 71)  LC_3 Logic Functioning bit
 (22 8)  (716 72)  (716 72)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (717 72)  (717 72)  routing T_13_4.sp12_v_b_11 <X> T_13_4.lc_trk_g2_3
 (8 9)  (702 73)  (702 73)  routing T_13_4.sp4_h_r_7 <X> T_13_4.sp4_v_b_7
 (22 9)  (716 73)  (716 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 10)  (709 74)  (709 74)  routing T_13_4.sp4_v_t_32 <X> T_13_4.lc_trk_g2_5
 (16 10)  (710 74)  (710 74)  routing T_13_4.sp4_v_t_32 <X> T_13_4.lc_trk_g2_5
 (17 10)  (711 74)  (711 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (715 74)  (715 74)  routing T_13_4.wire_logic_cluster/lc_7/out <X> T_13_4.lc_trk_g2_7
 (22 10)  (716 74)  (716 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (721 74)  (721 74)  routing T_13_4.lc_trk_g1_3 <X> T_13_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 74)  (723 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (726 74)  (726 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 74)  (727 74)  routing T_13_4.lc_trk_g3_1 <X> T_13_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 74)  (728 74)  routing T_13_4.lc_trk_g3_1 <X> T_13_4.wire_logic_cluster/lc_5/in_3
 (37 10)  (731 74)  (731 74)  LC_5 Logic Functioning bit
 (43 10)  (737 74)  (737 74)  LC_5 Logic Functioning bit
 (51 10)  (745 74)  (745 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (19 11)  (713 75)  (713 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (716 75)  (716 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (720 75)  (720 75)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 75)  (721 75)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 75)  (722 75)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 75)  (723 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 75)  (724 75)  routing T_13_4.lc_trk_g1_3 <X> T_13_4.wire_logic_cluster/lc_5/in_1
 (32 11)  (726 75)  (726 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (727 75)  (727 75)  routing T_13_4.lc_trk_g2_3 <X> T_13_4.input_2_5
 (35 11)  (729 75)  (729 75)  routing T_13_4.lc_trk_g2_3 <X> T_13_4.input_2_5
 (36 11)  (730 75)  (730 75)  LC_5 Logic Functioning bit
 (38 11)  (732 75)  (732 75)  LC_5 Logic Functioning bit
 (42 11)  (736 75)  (736 75)  LC_5 Logic Functioning bit
 (15 12)  (709 76)  (709 76)  routing T_13_4.sp4_v_t_28 <X> T_13_4.lc_trk_g3_1
 (16 12)  (710 76)  (710 76)  routing T_13_4.sp4_v_t_28 <X> T_13_4.lc_trk_g3_1
 (17 12)  (711 76)  (711 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (722 76)  (722 76)  routing T_13_4.lc_trk_g2_7 <X> T_13_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 76)  (723 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 76)  (724 76)  routing T_13_4.lc_trk_g2_7 <X> T_13_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 76)  (725 76)  routing T_13_4.lc_trk_g3_4 <X> T_13_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 76)  (726 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 76)  (727 76)  routing T_13_4.lc_trk_g3_4 <X> T_13_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 76)  (728 76)  routing T_13_4.lc_trk_g3_4 <X> T_13_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 76)  (730 76)  LC_6 Logic Functioning bit
 (38 12)  (732 76)  (732 76)  LC_6 Logic Functioning bit
 (50 12)  (744 76)  (744 76)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (745 76)  (745 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (716 77)  (716 77)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (717 77)  (717 77)  routing T_13_4.sp12_v_t_9 <X> T_13_4.lc_trk_g3_2
 (26 13)  (720 77)  (720 77)  routing T_13_4.lc_trk_g1_3 <X> T_13_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 77)  (721 77)  routing T_13_4.lc_trk_g1_3 <X> T_13_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 77)  (723 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 77)  (724 77)  routing T_13_4.lc_trk_g2_7 <X> T_13_4.wire_logic_cluster/lc_6/in_1
 (36 13)  (730 77)  (730 77)  LC_6 Logic Functioning bit
 (37 13)  (731 77)  (731 77)  LC_6 Logic Functioning bit
 (38 13)  (732 77)  (732 77)  LC_6 Logic Functioning bit
 (0 14)  (694 78)  (694 78)  routing T_13_4.glb_netwk_6 <X> T_13_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 78)  (695 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 78)  (701 78)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (716 78)  (716 78)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (717 78)  (717 78)  routing T_13_4.sp12_v_b_23 <X> T_13_4.lc_trk_g3_7
 (26 14)  (720 78)  (720 78)  routing T_13_4.lc_trk_g2_5 <X> T_13_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (721 78)  (721 78)  routing T_13_4.lc_trk_g3_7 <X> T_13_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 78)  (722 78)  routing T_13_4.lc_trk_g3_7 <X> T_13_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 78)  (723 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 78)  (724 78)  routing T_13_4.lc_trk_g3_7 <X> T_13_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 78)  (726 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 78)  (727 78)  routing T_13_4.lc_trk_g3_1 <X> T_13_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (728 78)  (728 78)  routing T_13_4.lc_trk_g3_1 <X> T_13_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (729 78)  (729 78)  routing T_13_4.lc_trk_g3_6 <X> T_13_4.input_2_7
 (38 14)  (732 78)  (732 78)  LC_7 Logic Functioning bit
 (39 14)  (733 78)  (733 78)  LC_7 Logic Functioning bit
 (52 14)  (746 78)  (746 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (694 79)  (694 79)  routing T_13_4.glb_netwk_6 <X> T_13_4.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 79)  (701 79)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (710 79)  (710 79)  routing T_13_4.sp12_v_b_12 <X> T_13_4.lc_trk_g3_4
 (17 15)  (711 79)  (711 79)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (715 79)  (715 79)  routing T_13_4.sp12_v_b_23 <X> T_13_4.lc_trk_g3_7
 (22 15)  (716 79)  (716 79)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (717 79)  (717 79)  routing T_13_4.sp12_v_t_21 <X> T_13_4.lc_trk_g3_6
 (25 15)  (719 79)  (719 79)  routing T_13_4.sp12_v_t_21 <X> T_13_4.lc_trk_g3_6
 (28 15)  (722 79)  (722 79)  routing T_13_4.lc_trk_g2_5 <X> T_13_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 79)  (723 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 79)  (724 79)  routing T_13_4.lc_trk_g3_7 <X> T_13_4.wire_logic_cluster/lc_7/in_1
 (32 15)  (726 79)  (726 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (727 79)  (727 79)  routing T_13_4.lc_trk_g3_6 <X> T_13_4.input_2_7
 (34 15)  (728 79)  (728 79)  routing T_13_4.lc_trk_g3_6 <X> T_13_4.input_2_7
 (35 15)  (729 79)  (729 79)  routing T_13_4.lc_trk_g3_6 <X> T_13_4.input_2_7
 (38 15)  (732 79)  (732 79)  LC_7 Logic Functioning bit


LogicTile_14_4

 (17 0)  (765 64)  (765 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (769 64)  (769 64)  routing T_14_4.lft_op_3 <X> T_14_4.lc_trk_g0_3
 (22 0)  (770 64)  (770 64)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (772 64)  (772 64)  routing T_14_4.lft_op_3 <X> T_14_4.lc_trk_g0_3
 (26 0)  (774 64)  (774 64)  routing T_14_4.lc_trk_g3_7 <X> T_14_4.wire_logic_cluster/lc_0/in_0
 (28 0)  (776 64)  (776 64)  routing T_14_4.lc_trk_g2_7 <X> T_14_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 64)  (777 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 64)  (778 64)  routing T_14_4.lc_trk_g2_7 <X> T_14_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 64)  (780 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (784 64)  (784 64)  LC_0 Logic Functioning bit
 (38 0)  (786 64)  (786 64)  LC_0 Logic Functioning bit
 (41 0)  (789 64)  (789 64)  LC_0 Logic Functioning bit
 (43 0)  (791 64)  (791 64)  LC_0 Logic Functioning bit
 (4 1)  (752 65)  (752 65)  routing T_14_4.sp4_v_t_42 <X> T_14_4.sp4_h_r_0
 (26 1)  (774 65)  (774 65)  routing T_14_4.lc_trk_g3_7 <X> T_14_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 65)  (775 65)  routing T_14_4.lc_trk_g3_7 <X> T_14_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 65)  (776 65)  routing T_14_4.lc_trk_g3_7 <X> T_14_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 65)  (777 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 65)  (778 65)  routing T_14_4.lc_trk_g2_7 <X> T_14_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (779 65)  (779 65)  routing T_14_4.lc_trk_g0_3 <X> T_14_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 65)  (780 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (781 65)  (781 65)  routing T_14_4.lc_trk_g3_3 <X> T_14_4.input_2_0
 (34 1)  (782 65)  (782 65)  routing T_14_4.lc_trk_g3_3 <X> T_14_4.input_2_0
 (35 1)  (783 65)  (783 65)  routing T_14_4.lc_trk_g3_3 <X> T_14_4.input_2_0
 (37 1)  (785 65)  (785 65)  LC_0 Logic Functioning bit
 (39 1)  (787 65)  (787 65)  LC_0 Logic Functioning bit
 (40 1)  (788 65)  (788 65)  LC_0 Logic Functioning bit
 (42 1)  (790 65)  (790 65)  LC_0 Logic Functioning bit
 (43 1)  (791 65)  (791 65)  LC_0 Logic Functioning bit
 (0 2)  (748 66)  (748 66)  routing T_14_4.glb_netwk_7 <X> T_14_4.wire_logic_cluster/lc_7/clk
 (1 2)  (749 66)  (749 66)  routing T_14_4.glb_netwk_7 <X> T_14_4.wire_logic_cluster/lc_7/clk
 (2 2)  (750 66)  (750 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (753 66)  (753 66)  routing T_14_4.sp4_v_t_37 <X> T_14_4.sp4_h_l_37
 (14 2)  (762 66)  (762 66)  routing T_14_4.wire_logic_cluster/lc_4/out <X> T_14_4.lc_trk_g0_4
 (22 2)  (770 66)  (770 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (772 66)  (772 66)  routing T_14_4.bot_op_7 <X> T_14_4.lc_trk_g0_7
 (29 2)  (777 66)  (777 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 66)  (778 66)  routing T_14_4.lc_trk_g0_4 <X> T_14_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (779 66)  (779 66)  routing T_14_4.lc_trk_g2_4 <X> T_14_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 66)  (780 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 66)  (781 66)  routing T_14_4.lc_trk_g2_4 <X> T_14_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 66)  (784 66)  LC_1 Logic Functioning bit
 (38 2)  (786 66)  (786 66)  LC_1 Logic Functioning bit
 (39 2)  (787 66)  (787 66)  LC_1 Logic Functioning bit
 (42 2)  (790 66)  (790 66)  LC_1 Logic Functioning bit
 (45 2)  (793 66)  (793 66)  LC_1 Logic Functioning bit
 (46 2)  (794 66)  (794 66)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (798 66)  (798 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (748 67)  (748 67)  routing T_14_4.glb_netwk_7 <X> T_14_4.wire_logic_cluster/lc_7/clk
 (6 3)  (754 67)  (754 67)  routing T_14_4.sp4_v_t_37 <X> T_14_4.sp4_h_l_37
 (17 3)  (765 67)  (765 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (776 67)  (776 67)  routing T_14_4.lc_trk_g2_1 <X> T_14_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 67)  (777 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (785 67)  (785 67)  LC_1 Logic Functioning bit
 (40 3)  (788 67)  (788 67)  LC_1 Logic Functioning bit
 (41 3)  (789 67)  (789 67)  LC_1 Logic Functioning bit
 (43 3)  (791 67)  (791 67)  LC_1 Logic Functioning bit
 (15 4)  (763 68)  (763 68)  routing T_14_4.lft_op_1 <X> T_14_4.lc_trk_g1_1
 (17 4)  (765 68)  (765 68)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (766 68)  (766 68)  routing T_14_4.lft_op_1 <X> T_14_4.lc_trk_g1_1
 (17 6)  (765 70)  (765 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (766 70)  (766 70)  routing T_14_4.wire_logic_cluster/lc_5/out <X> T_14_4.lc_trk_g1_5
 (22 6)  (770 70)  (770 70)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (772 70)  (772 70)  routing T_14_4.bot_op_7 <X> T_14_4.lc_trk_g1_7
 (22 7)  (770 71)  (770 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (772 71)  (772 71)  routing T_14_4.bot_op_6 <X> T_14_4.lc_trk_g1_6
 (10 8)  (758 72)  (758 72)  routing T_14_4.sp4_v_t_39 <X> T_14_4.sp4_h_r_7
 (17 8)  (765 72)  (765 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (766 72)  (766 72)  routing T_14_4.wire_logic_cluster/lc_1/out <X> T_14_4.lc_trk_g2_1
 (26 8)  (774 72)  (774 72)  routing T_14_4.lc_trk_g1_5 <X> T_14_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (777 72)  (777 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (780 72)  (780 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (783 72)  (783 72)  routing T_14_4.lc_trk_g2_6 <X> T_14_4.input_2_4
 (36 8)  (784 72)  (784 72)  LC_4 Logic Functioning bit
 (27 9)  (775 73)  (775 73)  routing T_14_4.lc_trk_g1_5 <X> T_14_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 73)  (777 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 73)  (779 73)  routing T_14_4.lc_trk_g0_3 <X> T_14_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 73)  (780 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (781 73)  (781 73)  routing T_14_4.lc_trk_g2_6 <X> T_14_4.input_2_4
 (35 9)  (783 73)  (783 73)  routing T_14_4.lc_trk_g2_6 <X> T_14_4.input_2_4
 (37 9)  (785 73)  (785 73)  LC_4 Logic Functioning bit
 (39 9)  (787 73)  (787 73)  LC_4 Logic Functioning bit
 (5 10)  (753 74)  (753 74)  routing T_14_4.sp4_v_t_43 <X> T_14_4.sp4_h_l_43
 (14 10)  (762 74)  (762 74)  routing T_14_4.sp4_v_t_17 <X> T_14_4.lc_trk_g2_4
 (17 10)  (765 74)  (765 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 74)  (766 74)  routing T_14_4.wire_logic_cluster/lc_5/out <X> T_14_4.lc_trk_g2_5
 (21 10)  (769 74)  (769 74)  routing T_14_4.sp4_v_t_26 <X> T_14_4.lc_trk_g2_7
 (22 10)  (770 74)  (770 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (771 74)  (771 74)  routing T_14_4.sp4_v_t_26 <X> T_14_4.lc_trk_g2_7
 (26 10)  (774 74)  (774 74)  routing T_14_4.lc_trk_g0_7 <X> T_14_4.wire_logic_cluster/lc_5/in_0
 (28 10)  (776 74)  (776 74)  routing T_14_4.lc_trk_g2_4 <X> T_14_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 74)  (777 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 74)  (778 74)  routing T_14_4.lc_trk_g2_4 <X> T_14_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 74)  (780 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 74)  (782 74)  routing T_14_4.lc_trk_g1_1 <X> T_14_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 74)  (783 74)  routing T_14_4.lc_trk_g2_5 <X> T_14_4.input_2_5
 (37 10)  (785 74)  (785 74)  LC_5 Logic Functioning bit
 (38 10)  (786 74)  (786 74)  LC_5 Logic Functioning bit
 (42 10)  (790 74)  (790 74)  LC_5 Logic Functioning bit
 (43 10)  (791 74)  (791 74)  LC_5 Logic Functioning bit
 (45 10)  (793 74)  (793 74)  LC_5 Logic Functioning bit
 (51 10)  (799 74)  (799 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (754 75)  (754 75)  routing T_14_4.sp4_v_t_43 <X> T_14_4.sp4_h_l_43
 (16 11)  (764 75)  (764 75)  routing T_14_4.sp4_v_t_17 <X> T_14_4.lc_trk_g2_4
 (17 11)  (765 75)  (765 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (769 75)  (769 75)  routing T_14_4.sp4_v_t_26 <X> T_14_4.lc_trk_g2_7
 (22 11)  (770 75)  (770 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (771 75)  (771 75)  routing T_14_4.sp4_h_r_30 <X> T_14_4.lc_trk_g2_6
 (24 11)  (772 75)  (772 75)  routing T_14_4.sp4_h_r_30 <X> T_14_4.lc_trk_g2_6
 (25 11)  (773 75)  (773 75)  routing T_14_4.sp4_h_r_30 <X> T_14_4.lc_trk_g2_6
 (26 11)  (774 75)  (774 75)  routing T_14_4.lc_trk_g0_7 <X> T_14_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 75)  (777 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 75)  (780 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (781 75)  (781 75)  routing T_14_4.lc_trk_g2_5 <X> T_14_4.input_2_5
 (37 11)  (785 75)  (785 75)  LC_5 Logic Functioning bit
 (38 11)  (786 75)  (786 75)  LC_5 Logic Functioning bit
 (40 11)  (788 75)  (788 75)  LC_5 Logic Functioning bit
 (41 11)  (789 75)  (789 75)  LC_5 Logic Functioning bit
 (10 12)  (758 76)  (758 76)  routing T_14_4.sp4_v_t_40 <X> T_14_4.sp4_h_r_10
 (22 12)  (770 76)  (770 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (771 76)  (771 76)  routing T_14_4.sp4_h_r_27 <X> T_14_4.lc_trk_g3_3
 (24 12)  (772 76)  (772 76)  routing T_14_4.sp4_h_r_27 <X> T_14_4.lc_trk_g3_3
 (21 13)  (769 77)  (769 77)  routing T_14_4.sp4_h_r_27 <X> T_14_4.lc_trk_g3_3
 (0 14)  (748 78)  (748 78)  routing T_14_4.glb_netwk_6 <X> T_14_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 78)  (749 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 78)  (755 78)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (769 78)  (769 78)  routing T_14_4.bnl_op_7 <X> T_14_4.lc_trk_g3_7
 (22 14)  (770 78)  (770 78)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (775 78)  (775 78)  routing T_14_4.lc_trk_g1_5 <X> T_14_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 78)  (777 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 78)  (778 78)  routing T_14_4.lc_trk_g1_5 <X> T_14_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (779 78)  (779 78)  routing T_14_4.lc_trk_g1_7 <X> T_14_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 78)  (780 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 78)  (782 78)  routing T_14_4.lc_trk_g1_7 <X> T_14_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (783 78)  (783 78)  routing T_14_4.lc_trk_g1_6 <X> T_14_4.input_2_7
 (40 14)  (788 78)  (788 78)  LC_7 Logic Functioning bit
 (51 14)  (799 78)  (799 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (801 78)  (801 78)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (748 79)  (748 79)  routing T_14_4.glb_netwk_6 <X> T_14_4.wire_logic_cluster/lc_7/s_r
 (7 15)  (755 79)  (755 79)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (769 79)  (769 79)  routing T_14_4.bnl_op_7 <X> T_14_4.lc_trk_g3_7
 (28 15)  (776 79)  (776 79)  routing T_14_4.lc_trk_g2_1 <X> T_14_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 79)  (777 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (779 79)  (779 79)  routing T_14_4.lc_trk_g1_7 <X> T_14_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 79)  (780 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (782 79)  (782 79)  routing T_14_4.lc_trk_g1_6 <X> T_14_4.input_2_7
 (35 15)  (783 79)  (783 79)  routing T_14_4.lc_trk_g1_6 <X> T_14_4.input_2_7
 (48 15)  (796 79)  (796 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_4

 (21 0)  (823 64)  (823 64)  routing T_15_4.wire_logic_cluster/lc_3/out <X> T_15_4.lc_trk_g0_3
 (22 0)  (824 64)  (824 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (828 64)  (828 64)  routing T_15_4.lc_trk_g0_4 <X> T_15_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (831 64)  (831 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 64)  (834 64)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (839 64)  (839 64)  LC_0 Logic Functioning bit
 (39 0)  (841 64)  (841 64)  LC_0 Logic Functioning bit
 (53 0)  (855 64)  (855 64)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (831 65)  (831 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 65)  (832 65)  routing T_15_4.lc_trk_g0_3 <X> T_15_4.wire_logic_cluster/lc_0/in_1
 (41 1)  (843 65)  (843 65)  LC_0 Logic Functioning bit
 (43 1)  (845 65)  (845 65)  LC_0 Logic Functioning bit
 (49 1)  (851 65)  (851 65)  Carry_In_Mux bit 

 (0 2)  (802 66)  (802 66)  routing T_15_4.glb_netwk_7 <X> T_15_4.wire_logic_cluster/lc_7/clk
 (1 2)  (803 66)  (803 66)  routing T_15_4.glb_netwk_7 <X> T_15_4.wire_logic_cluster/lc_7/clk
 (2 2)  (804 66)  (804 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (834 66)  (834 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 66)  (836 66)  routing T_15_4.lc_trk_g1_1 <X> T_15_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 66)  (838 66)  LC_1 Logic Functioning bit
 (37 2)  (839 66)  (839 66)  LC_1 Logic Functioning bit
 (38 2)  (840 66)  (840 66)  LC_1 Logic Functioning bit
 (39 2)  (841 66)  (841 66)  LC_1 Logic Functioning bit
 (45 2)  (847 66)  (847 66)  LC_1 Logic Functioning bit
 (0 3)  (802 67)  (802 67)  routing T_15_4.glb_netwk_7 <X> T_15_4.wire_logic_cluster/lc_7/clk
 (17 3)  (819 67)  (819 67)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (824 67)  (824 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 67)  (826 67)  routing T_15_4.top_op_6 <X> T_15_4.lc_trk_g0_6
 (25 3)  (827 67)  (827 67)  routing T_15_4.top_op_6 <X> T_15_4.lc_trk_g0_6
 (36 3)  (838 67)  (838 67)  LC_1 Logic Functioning bit
 (37 3)  (839 67)  (839 67)  LC_1 Logic Functioning bit
 (38 3)  (840 67)  (840 67)  LC_1 Logic Functioning bit
 (39 3)  (841 67)  (841 67)  LC_1 Logic Functioning bit
 (15 4)  (817 68)  (817 68)  routing T_15_4.bot_op_1 <X> T_15_4.lc_trk_g1_1
 (17 4)  (819 68)  (819 68)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (32 4)  (834 68)  (834 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 68)  (836 68)  routing T_15_4.lc_trk_g1_2 <X> T_15_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 68)  (838 68)  LC_2 Logic Functioning bit
 (37 4)  (839 68)  (839 68)  LC_2 Logic Functioning bit
 (38 4)  (840 68)  (840 68)  LC_2 Logic Functioning bit
 (39 4)  (841 68)  (841 68)  LC_2 Logic Functioning bit
 (45 4)  (847 68)  (847 68)  LC_2 Logic Functioning bit
 (53 4)  (855 68)  (855 68)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (824 69)  (824 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (826 69)  (826 69)  routing T_15_4.top_op_2 <X> T_15_4.lc_trk_g1_2
 (25 5)  (827 69)  (827 69)  routing T_15_4.top_op_2 <X> T_15_4.lc_trk_g1_2
 (31 5)  (833 69)  (833 69)  routing T_15_4.lc_trk_g1_2 <X> T_15_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 69)  (838 69)  LC_2 Logic Functioning bit
 (37 5)  (839 69)  (839 69)  LC_2 Logic Functioning bit
 (38 5)  (840 69)  (840 69)  LC_2 Logic Functioning bit
 (39 5)  (841 69)  (841 69)  LC_2 Logic Functioning bit
 (0 6)  (802 70)  (802 70)  routing T_15_4.glb_netwk_6 <X> T_15_4.glb2local_0
 (1 6)  (803 70)  (803 70)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (32 6)  (834 70)  (834 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 70)  (835 70)  routing T_15_4.lc_trk_g2_0 <X> T_15_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 70)  (838 70)  LC_3 Logic Functioning bit
 (37 6)  (839 70)  (839 70)  LC_3 Logic Functioning bit
 (38 6)  (840 70)  (840 70)  LC_3 Logic Functioning bit
 (39 6)  (841 70)  (841 70)  LC_3 Logic Functioning bit
 (45 6)  (847 70)  (847 70)  LC_3 Logic Functioning bit
 (1 7)  (803 71)  (803 71)  routing T_15_4.glb_netwk_6 <X> T_15_4.glb2local_0
 (36 7)  (838 71)  (838 71)  LC_3 Logic Functioning bit
 (37 7)  (839 71)  (839 71)  LC_3 Logic Functioning bit
 (38 7)  (840 71)  (840 71)  LC_3 Logic Functioning bit
 (39 7)  (841 71)  (841 71)  LC_3 Logic Functioning bit
 (52 7)  (854 71)  (854 71)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (816 72)  (816 72)  routing T_15_4.wire_logic_cluster/lc_0/out <X> T_15_4.lc_trk_g2_0
 (17 9)  (819 73)  (819 73)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (8 10)  (810 74)  (810 74)  routing T_15_4.sp4_h_r_11 <X> T_15_4.sp4_h_l_42
 (10 10)  (812 74)  (812 74)  routing T_15_4.sp4_h_r_11 <X> T_15_4.sp4_h_l_42
 (31 10)  (833 74)  (833 74)  routing T_15_4.lc_trk_g0_6 <X> T_15_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 74)  (834 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (838 74)  (838 74)  LC_5 Logic Functioning bit
 (37 10)  (839 74)  (839 74)  LC_5 Logic Functioning bit
 (38 10)  (840 74)  (840 74)  LC_5 Logic Functioning bit
 (39 10)  (841 74)  (841 74)  LC_5 Logic Functioning bit
 (45 10)  (847 74)  (847 74)  LC_5 Logic Functioning bit
 (31 11)  (833 75)  (833 75)  routing T_15_4.lc_trk_g0_6 <X> T_15_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (838 75)  (838 75)  LC_5 Logic Functioning bit
 (37 11)  (839 75)  (839 75)  LC_5 Logic Functioning bit
 (38 11)  (840 75)  (840 75)  LC_5 Logic Functioning bit
 (39 11)  (841 75)  (841 75)  LC_5 Logic Functioning bit
 (53 11)  (855 75)  (855 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (806 76)  (806 76)  routing T_15_4.sp4_v_t_44 <X> T_15_4.sp4_v_b_9
 (12 12)  (814 76)  (814 76)  routing T_15_4.sp4_v_t_46 <X> T_15_4.sp4_h_r_11
 (15 12)  (817 76)  (817 76)  routing T_15_4.tnl_op_1 <X> T_15_4.lc_trk_g3_1
 (17 12)  (819 76)  (819 76)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (824 76)  (824 76)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (826 76)  (826 76)  routing T_15_4.tnl_op_3 <X> T_15_4.lc_trk_g3_3
 (18 13)  (820 77)  (820 77)  routing T_15_4.tnl_op_1 <X> T_15_4.lc_trk_g3_1
 (21 13)  (823 77)  (823 77)  routing T_15_4.tnl_op_3 <X> T_15_4.lc_trk_g3_3
 (7 14)  (809 78)  (809 78)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (829 78)  (829 78)  routing T_15_4.lc_trk_g3_1 <X> T_15_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 78)  (830 78)  routing T_15_4.lc_trk_g3_1 <X> T_15_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 78)  (831 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 78)  (834 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 78)  (835 78)  routing T_15_4.lc_trk_g3_3 <X> T_15_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (836 78)  (836 78)  routing T_15_4.lc_trk_g3_3 <X> T_15_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (839 78)  (839 78)  LC_7 Logic Functioning bit
 (39 14)  (841 78)  (841 78)  LC_7 Logic Functioning bit
 (7 15)  (809 79)  (809 79)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (833 79)  (833 79)  routing T_15_4.lc_trk_g3_3 <X> T_15_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 79)  (839 79)  LC_7 Logic Functioning bit
 (39 15)  (841 79)  (841 79)  LC_7 Logic Functioning bit
 (46 15)  (848 79)  (848 79)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_4

 (31 0)  (887 64)  (887 64)  routing T_16_4.lc_trk_g2_7 <X> T_16_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 64)  (888 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 64)  (889 64)  routing T_16_4.lc_trk_g2_7 <X> T_16_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 64)  (892 64)  LC_0 Logic Functioning bit
 (37 0)  (893 64)  (893 64)  LC_0 Logic Functioning bit
 (38 0)  (894 64)  (894 64)  LC_0 Logic Functioning bit
 (39 0)  (895 64)  (895 64)  LC_0 Logic Functioning bit
 (45 0)  (901 64)  (901 64)  LC_0 Logic Functioning bit
 (31 1)  (887 65)  (887 65)  routing T_16_4.lc_trk_g2_7 <X> T_16_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (892 65)  (892 65)  LC_0 Logic Functioning bit
 (37 1)  (893 65)  (893 65)  LC_0 Logic Functioning bit
 (38 1)  (894 65)  (894 65)  LC_0 Logic Functioning bit
 (39 1)  (895 65)  (895 65)  LC_0 Logic Functioning bit
 (51 1)  (907 65)  (907 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (856 66)  (856 66)  routing T_16_4.glb_netwk_7 <X> T_16_4.wire_logic_cluster/lc_7/clk
 (1 2)  (857 66)  (857 66)  routing T_16_4.glb_netwk_7 <X> T_16_4.wire_logic_cluster/lc_7/clk
 (2 2)  (858 66)  (858 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 67)  (856 67)  routing T_16_4.glb_netwk_7 <X> T_16_4.wire_logic_cluster/lc_7/clk
 (17 3)  (873 67)  (873 67)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (878 67)  (878 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (880 67)  (880 67)  routing T_16_4.top_op_6 <X> T_16_4.lc_trk_g0_6
 (25 3)  (881 67)  (881 67)  routing T_16_4.top_op_6 <X> T_16_4.lc_trk_g0_6
 (26 4)  (882 68)  (882 68)  routing T_16_4.lc_trk_g0_6 <X> T_16_4.wire_logic_cluster/lc_2/in_0
 (28 4)  (884 68)  (884 68)  routing T_16_4.lc_trk_g2_3 <X> T_16_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 68)  (885 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 68)  (888 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 68)  (889 68)  routing T_16_4.lc_trk_g3_0 <X> T_16_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 68)  (890 68)  routing T_16_4.lc_trk_g3_0 <X> T_16_4.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 68)  (891 68)  routing T_16_4.lc_trk_g0_4 <X> T_16_4.input_2_2
 (41 4)  (897 68)  (897 68)  LC_2 Logic Functioning bit
 (43 4)  (899 68)  (899 68)  LC_2 Logic Functioning bit
 (45 4)  (901 68)  (901 68)  LC_2 Logic Functioning bit
 (26 5)  (882 69)  (882 69)  routing T_16_4.lc_trk_g0_6 <X> T_16_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 69)  (885 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 69)  (886 69)  routing T_16_4.lc_trk_g2_3 <X> T_16_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 69)  (888 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (894 69)  (894 69)  LC_2 Logic Functioning bit
 (41 5)  (897 69)  (897 69)  LC_2 Logic Functioning bit
 (0 6)  (856 70)  (856 70)  routing T_16_4.glb_netwk_6 <X> T_16_4.glb2local_0
 (1 6)  (857 70)  (857 70)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (32 6)  (888 70)  (888 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 70)  (889 70)  routing T_16_4.lc_trk_g3_1 <X> T_16_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 70)  (890 70)  routing T_16_4.lc_trk_g3_1 <X> T_16_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 70)  (892 70)  LC_3 Logic Functioning bit
 (37 6)  (893 70)  (893 70)  LC_3 Logic Functioning bit
 (38 6)  (894 70)  (894 70)  LC_3 Logic Functioning bit
 (39 6)  (895 70)  (895 70)  LC_3 Logic Functioning bit
 (45 6)  (901 70)  (901 70)  LC_3 Logic Functioning bit
 (1 7)  (857 71)  (857 71)  routing T_16_4.glb_netwk_6 <X> T_16_4.glb2local_0
 (10 7)  (866 71)  (866 71)  routing T_16_4.sp4_h_l_46 <X> T_16_4.sp4_v_t_41
 (22 7)  (878 71)  (878 71)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (880 71)  (880 71)  routing T_16_4.top_op_6 <X> T_16_4.lc_trk_g1_6
 (25 7)  (881 71)  (881 71)  routing T_16_4.top_op_6 <X> T_16_4.lc_trk_g1_6
 (36 7)  (892 71)  (892 71)  LC_3 Logic Functioning bit
 (37 7)  (893 71)  (893 71)  LC_3 Logic Functioning bit
 (38 7)  (894 71)  (894 71)  LC_3 Logic Functioning bit
 (39 7)  (895 71)  (895 71)  LC_3 Logic Functioning bit
 (22 8)  (878 72)  (878 72)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (880 72)  (880 72)  routing T_16_4.tnl_op_3 <X> T_16_4.lc_trk_g2_3
 (26 8)  (882 72)  (882 72)  routing T_16_4.lc_trk_g0_4 <X> T_16_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (883 72)  (883 72)  routing T_16_4.lc_trk_g1_6 <X> T_16_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 72)  (885 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 72)  (886 72)  routing T_16_4.lc_trk_g1_6 <X> T_16_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 72)  (888 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 72)  (889 72)  routing T_16_4.lc_trk_g2_3 <X> T_16_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (893 72)  (893 72)  LC_4 Logic Functioning bit
 (38 8)  (894 72)  (894 72)  LC_4 Logic Functioning bit
 (39 8)  (895 72)  (895 72)  LC_4 Logic Functioning bit
 (51 8)  (907 72)  (907 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (870 73)  (870 73)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g2_0
 (15 9)  (871 73)  (871 73)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g2_0
 (16 9)  (872 73)  (872 73)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g2_0
 (17 9)  (873 73)  (873 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (877 73)  (877 73)  routing T_16_4.tnl_op_3 <X> T_16_4.lc_trk_g2_3
 (29 9)  (885 73)  (885 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 73)  (886 73)  routing T_16_4.lc_trk_g1_6 <X> T_16_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (887 73)  (887 73)  routing T_16_4.lc_trk_g2_3 <X> T_16_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 73)  (888 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (889 73)  (889 73)  routing T_16_4.lc_trk_g2_0 <X> T_16_4.input_2_4
 (38 9)  (894 73)  (894 73)  LC_4 Logic Functioning bit
 (22 10)  (878 74)  (878 74)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (880 74)  (880 74)  routing T_16_4.tnl_op_7 <X> T_16_4.lc_trk_g2_7
 (21 11)  (877 75)  (877 75)  routing T_16_4.tnl_op_7 <X> T_16_4.lc_trk_g2_7
 (15 12)  (871 76)  (871 76)  routing T_16_4.tnl_op_1 <X> T_16_4.lc_trk_g3_1
 (17 12)  (873 76)  (873 76)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (870 77)  (870 77)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g3_0
 (15 13)  (871 77)  (871 77)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g3_0
 (16 13)  (872 77)  (872 77)  routing T_16_4.sp4_h_r_24 <X> T_16_4.lc_trk_g3_0
 (17 13)  (873 77)  (873 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (874 77)  (874 77)  routing T_16_4.tnl_op_1 <X> T_16_4.lc_trk_g3_1
 (7 14)  (863 78)  (863 78)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (863 79)  (863 79)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_4

 (8 4)  (918 68)  (918 68)  routing T_17_4.sp4_v_b_10 <X> T_17_4.sp4_h_r_4
 (9 4)  (919 68)  (919 68)  routing T_17_4.sp4_v_b_10 <X> T_17_4.sp4_h_r_4
 (10 4)  (920 68)  (920 68)  routing T_17_4.sp4_v_b_10 <X> T_17_4.sp4_h_r_4
 (14 6)  (924 70)  (924 70)  routing T_17_4.sp4_v_t_1 <X> T_17_4.lc_trk_g1_4
 (14 7)  (924 71)  (924 71)  routing T_17_4.sp4_v_t_1 <X> T_17_4.lc_trk_g1_4
 (16 7)  (926 71)  (926 71)  routing T_17_4.sp4_v_t_1 <X> T_17_4.lc_trk_g1_4
 (17 7)  (927 71)  (927 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (5 8)  (915 72)  (915 72)  routing T_17_4.sp4_v_b_0 <X> T_17_4.sp4_h_r_6
 (12 8)  (922 72)  (922 72)  routing T_17_4.sp4_v_b_2 <X> T_17_4.sp4_h_r_8
 (4 9)  (914 73)  (914 73)  routing T_17_4.sp4_v_b_0 <X> T_17_4.sp4_h_r_6
 (6 9)  (916 73)  (916 73)  routing T_17_4.sp4_v_b_0 <X> T_17_4.sp4_h_r_6
 (11 9)  (921 73)  (921 73)  routing T_17_4.sp4_v_b_2 <X> T_17_4.sp4_h_r_8
 (13 9)  (923 73)  (923 73)  routing T_17_4.sp4_v_b_2 <X> T_17_4.sp4_h_r_8
 (25 10)  (935 74)  (935 74)  routing T_17_4.sp4_v_b_30 <X> T_17_4.lc_trk_g2_6
 (26 10)  (936 74)  (936 74)  routing T_17_4.lc_trk_g1_4 <X> T_17_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (937 74)  (937 74)  routing T_17_4.lc_trk_g3_7 <X> T_17_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 74)  (938 74)  routing T_17_4.lc_trk_g3_7 <X> T_17_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 74)  (939 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 74)  (940 74)  routing T_17_4.lc_trk_g3_7 <X> T_17_4.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 74)  (941 74)  routing T_17_4.lc_trk_g2_6 <X> T_17_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 74)  (942 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 74)  (943 74)  routing T_17_4.lc_trk_g2_6 <X> T_17_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 74)  (946 74)  LC_5 Logic Functioning bit
 (37 10)  (947 74)  (947 74)  LC_5 Logic Functioning bit
 (38 10)  (948 74)  (948 74)  LC_5 Logic Functioning bit
 (39 10)  (949 74)  (949 74)  LC_5 Logic Functioning bit
 (41 10)  (951 74)  (951 74)  LC_5 Logic Functioning bit
 (42 10)  (952 74)  (952 74)  LC_5 Logic Functioning bit
 (43 10)  (953 74)  (953 74)  LC_5 Logic Functioning bit
 (22 11)  (932 75)  (932 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (933 75)  (933 75)  routing T_17_4.sp4_v_b_30 <X> T_17_4.lc_trk_g2_6
 (27 11)  (937 75)  (937 75)  routing T_17_4.lc_trk_g1_4 <X> T_17_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 75)  (939 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 75)  (940 75)  routing T_17_4.lc_trk_g3_7 <X> T_17_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (941 75)  (941 75)  routing T_17_4.lc_trk_g2_6 <X> T_17_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 75)  (942 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (943 75)  (943 75)  routing T_17_4.lc_trk_g3_2 <X> T_17_4.input_2_5
 (34 11)  (944 75)  (944 75)  routing T_17_4.lc_trk_g3_2 <X> T_17_4.input_2_5
 (35 11)  (945 75)  (945 75)  routing T_17_4.lc_trk_g3_2 <X> T_17_4.input_2_5
 (36 11)  (946 75)  (946 75)  LC_5 Logic Functioning bit
 (37 11)  (947 75)  (947 75)  LC_5 Logic Functioning bit
 (38 11)  (948 75)  (948 75)  LC_5 Logic Functioning bit
 (39 11)  (949 75)  (949 75)  LC_5 Logic Functioning bit
 (40 11)  (950 75)  (950 75)  LC_5 Logic Functioning bit
 (41 11)  (951 75)  (951 75)  LC_5 Logic Functioning bit
 (42 11)  (952 75)  (952 75)  LC_5 Logic Functioning bit
 (43 11)  (953 75)  (953 75)  LC_5 Logic Functioning bit
 (53 11)  (963 75)  (963 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (914 76)  (914 76)  routing T_17_4.sp4_h_l_38 <X> T_17_4.sp4_v_b_9
 (6 12)  (916 76)  (916 76)  routing T_17_4.sp4_h_l_38 <X> T_17_4.sp4_v_b_9
 (8 12)  (918 76)  (918 76)  routing T_17_4.sp4_v_b_4 <X> T_17_4.sp4_h_r_10
 (9 12)  (919 76)  (919 76)  routing T_17_4.sp4_v_b_4 <X> T_17_4.sp4_h_r_10
 (10 12)  (920 76)  (920 76)  routing T_17_4.sp4_v_b_4 <X> T_17_4.sp4_h_r_10
 (12 12)  (922 76)  (922 76)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_h_r_11
 (25 12)  (935 76)  (935 76)  routing T_17_4.sp4_h_r_42 <X> T_17_4.lc_trk_g3_2
 (5 13)  (915 77)  (915 77)  routing T_17_4.sp4_h_l_38 <X> T_17_4.sp4_v_b_9
 (11 13)  (921 77)  (921 77)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_h_r_11
 (13 13)  (923 77)  (923 77)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_h_r_11
 (22 13)  (932 77)  (932 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (933 77)  (933 77)  routing T_17_4.sp4_h_r_42 <X> T_17_4.lc_trk_g3_2
 (24 13)  (934 77)  (934 77)  routing T_17_4.sp4_h_r_42 <X> T_17_4.lc_trk_g3_2
 (25 13)  (935 77)  (935 77)  routing T_17_4.sp4_h_r_42 <X> T_17_4.lc_trk_g3_2
 (7 14)  (917 78)  (917 78)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (931 78)  (931 78)  routing T_17_4.sp4_h_l_34 <X> T_17_4.lc_trk_g3_7
 (22 14)  (932 78)  (932 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (933 78)  (933 78)  routing T_17_4.sp4_h_l_34 <X> T_17_4.lc_trk_g3_7
 (24 14)  (934 78)  (934 78)  routing T_17_4.sp4_h_l_34 <X> T_17_4.lc_trk_g3_7
 (7 15)  (917 79)  (917 79)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (931 79)  (931 79)  routing T_17_4.sp4_h_l_34 <X> T_17_4.lc_trk_g3_7


LogicTile_18_4

 (0 0)  (964 64)  (964 64)  Negative Clock bit

 (17 0)  (981 64)  (981 64)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (982 64)  (982 64)  routing T_18_4.bnr_op_1 <X> T_18_4.lc_trk_g0_1
 (21 0)  (985 64)  (985 64)  routing T_18_4.bnr_op_3 <X> T_18_4.lc_trk_g0_3
 (22 0)  (986 64)  (986 64)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (990 64)  (990 64)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (993 64)  (993 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 64)  (996 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (998 64)  (998 64)  routing T_18_4.lc_trk_g1_0 <X> T_18_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 64)  (1000 64)  LC_0 Logic Functioning bit
 (37 0)  (1001 64)  (1001 64)  LC_0 Logic Functioning bit
 (38 0)  (1002 64)  (1002 64)  LC_0 Logic Functioning bit
 (39 0)  (1003 64)  (1003 64)  LC_0 Logic Functioning bit
 (41 0)  (1005 64)  (1005 64)  LC_0 Logic Functioning bit
 (43 0)  (1007 64)  (1007 64)  LC_0 Logic Functioning bit
 (45 0)  (1009 64)  (1009 64)  LC_0 Logic Functioning bit
 (18 1)  (982 65)  (982 65)  routing T_18_4.bnr_op_1 <X> T_18_4.lc_trk_g0_1
 (21 1)  (985 65)  (985 65)  routing T_18_4.bnr_op_3 <X> T_18_4.lc_trk_g0_3
 (26 1)  (990 65)  (990 65)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 65)  (992 65)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 65)  (993 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1000 65)  (1000 65)  LC_0 Logic Functioning bit
 (38 1)  (1002 65)  (1002 65)  LC_0 Logic Functioning bit
 (0 2)  (964 66)  (964 66)  routing T_18_4.glb_netwk_7 <X> T_18_4.wire_logic_cluster/lc_7/clk
 (1 2)  (965 66)  (965 66)  routing T_18_4.glb_netwk_7 <X> T_18_4.wire_logic_cluster/lc_7/clk
 (2 2)  (966 66)  (966 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (981 66)  (981 66)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (982 66)  (982 66)  routing T_18_4.bnr_op_5 <X> T_18_4.lc_trk_g0_5
 (0 3)  (964 67)  (964 67)  routing T_18_4.glb_netwk_7 <X> T_18_4.wire_logic_cluster/lc_7/clk
 (18 3)  (982 67)  (982 67)  routing T_18_4.bnr_op_5 <X> T_18_4.lc_trk_g0_5
 (0 4)  (964 68)  (964 68)  routing T_18_4.lc_trk_g3_3 <X> T_18_4.wire_logic_cluster/lc_7/cen
 (1 4)  (965 68)  (965 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (978 68)  (978 68)  routing T_18_4.wire_logic_cluster/lc_0/out <X> T_18_4.lc_trk_g1_0
 (26 4)  (990 68)  (990 68)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (991 68)  (991 68)  routing T_18_4.lc_trk_g3_2 <X> T_18_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 68)  (992 68)  routing T_18_4.lc_trk_g3_2 <X> T_18_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 68)  (993 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 68)  (995 68)  routing T_18_4.lc_trk_g0_5 <X> T_18_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 68)  (996 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 68)  (1000 68)  LC_2 Logic Functioning bit
 (38 4)  (1002 68)  (1002 68)  LC_2 Logic Functioning bit
 (45 4)  (1009 68)  (1009 68)  LC_2 Logic Functioning bit
 (0 5)  (964 69)  (964 69)  routing T_18_4.lc_trk_g3_3 <X> T_18_4.wire_logic_cluster/lc_7/cen
 (1 5)  (965 69)  (965 69)  routing T_18_4.lc_trk_g3_3 <X> T_18_4.wire_logic_cluster/lc_7/cen
 (17 5)  (981 69)  (981 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (990 69)  (990 69)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 69)  (992 69)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 69)  (993 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 69)  (994 69)  routing T_18_4.lc_trk_g3_2 <X> T_18_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (1000 69)  (1000 69)  LC_2 Logic Functioning bit
 (37 5)  (1001 69)  (1001 69)  LC_2 Logic Functioning bit
 (38 5)  (1002 69)  (1002 69)  LC_2 Logic Functioning bit
 (39 5)  (1003 69)  (1003 69)  LC_2 Logic Functioning bit
 (41 5)  (1005 69)  (1005 69)  LC_2 Logic Functioning bit
 (43 5)  (1007 69)  (1007 69)  LC_2 Logic Functioning bit
 (14 6)  (978 70)  (978 70)  routing T_18_4.wire_logic_cluster/lc_4/out <X> T_18_4.lc_trk_g1_4
 (26 6)  (990 70)  (990 70)  routing T_18_4.lc_trk_g1_6 <X> T_18_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (991 70)  (991 70)  routing T_18_4.lc_trk_g3_5 <X> T_18_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 70)  (992 70)  routing T_18_4.lc_trk_g3_5 <X> T_18_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 70)  (993 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 70)  (994 70)  routing T_18_4.lc_trk_g3_5 <X> T_18_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 70)  (995 70)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 70)  (996 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 70)  (997 70)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 70)  (1000 70)  LC_3 Logic Functioning bit
 (38 6)  (1002 70)  (1002 70)  LC_3 Logic Functioning bit
 (41 6)  (1005 70)  (1005 70)  LC_3 Logic Functioning bit
 (43 6)  (1007 70)  (1007 70)  LC_3 Logic Functioning bit
 (45 6)  (1009 70)  (1009 70)  LC_3 Logic Functioning bit
 (17 7)  (981 71)  (981 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (986 71)  (986 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (987 71)  (987 71)  routing T_18_4.sp4_v_b_22 <X> T_18_4.lc_trk_g1_6
 (24 7)  (988 71)  (988 71)  routing T_18_4.sp4_v_b_22 <X> T_18_4.lc_trk_g1_6
 (26 7)  (990 71)  (990 71)  routing T_18_4.lc_trk_g1_6 <X> T_18_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (991 71)  (991 71)  routing T_18_4.lc_trk_g1_6 <X> T_18_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 71)  (993 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (995 71)  (995 71)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 71)  (1000 71)  LC_3 Logic Functioning bit
 (38 7)  (1002 71)  (1002 71)  LC_3 Logic Functioning bit
 (40 7)  (1004 71)  (1004 71)  LC_3 Logic Functioning bit
 (42 7)  (1006 71)  (1006 71)  LC_3 Logic Functioning bit
 (48 7)  (1012 71)  (1012 71)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (969 72)  (969 72)  routing T_18_4.sp4_h_l_38 <X> T_18_4.sp4_h_r_6
 (8 8)  (972 72)  (972 72)  routing T_18_4.sp4_v_b_7 <X> T_18_4.sp4_h_r_7
 (9 8)  (973 72)  (973 72)  routing T_18_4.sp4_v_b_7 <X> T_18_4.sp4_h_r_7
 (21 8)  (985 72)  (985 72)  routing T_18_4.rgt_op_3 <X> T_18_4.lc_trk_g2_3
 (22 8)  (986 72)  (986 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (988 72)  (988 72)  routing T_18_4.rgt_op_3 <X> T_18_4.lc_trk_g2_3
 (26 8)  (990 72)  (990 72)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (991 72)  (991 72)  routing T_18_4.lc_trk_g1_4 <X> T_18_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 72)  (993 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 72)  (994 72)  routing T_18_4.lc_trk_g1_4 <X> T_18_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 72)  (996 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 72)  (997 72)  routing T_18_4.lc_trk_g2_3 <X> T_18_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 72)  (1000 72)  LC_4 Logic Functioning bit
 (38 8)  (1002 72)  (1002 72)  LC_4 Logic Functioning bit
 (45 8)  (1009 72)  (1009 72)  LC_4 Logic Functioning bit
 (4 9)  (968 73)  (968 73)  routing T_18_4.sp4_h_l_38 <X> T_18_4.sp4_h_r_6
 (26 9)  (990 73)  (990 73)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (992 73)  (992 73)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 73)  (993 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 73)  (995 73)  routing T_18_4.lc_trk_g2_3 <X> T_18_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (1000 73)  (1000 73)  LC_4 Logic Functioning bit
 (37 9)  (1001 73)  (1001 73)  LC_4 Logic Functioning bit
 (38 9)  (1002 73)  (1002 73)  LC_4 Logic Functioning bit
 (39 9)  (1003 73)  (1003 73)  LC_4 Logic Functioning bit
 (41 9)  (1005 73)  (1005 73)  LC_4 Logic Functioning bit
 (43 9)  (1007 73)  (1007 73)  LC_4 Logic Functioning bit
 (21 10)  (985 74)  (985 74)  routing T_18_4.wire_logic_cluster/lc_7/out <X> T_18_4.lc_trk_g2_7
 (22 10)  (986 74)  (986 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (989 74)  (989 74)  routing T_18_4.sp4_h_r_46 <X> T_18_4.lc_trk_g2_6
 (22 11)  (986 75)  (986 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (987 75)  (987 75)  routing T_18_4.sp4_h_r_46 <X> T_18_4.lc_trk_g2_6
 (24 11)  (988 75)  (988 75)  routing T_18_4.sp4_h_r_46 <X> T_18_4.lc_trk_g2_6
 (25 11)  (989 75)  (989 75)  routing T_18_4.sp4_h_r_46 <X> T_18_4.lc_trk_g2_6
 (4 12)  (968 76)  (968 76)  routing T_18_4.sp4_h_l_38 <X> T_18_4.sp4_v_b_9
 (6 12)  (970 76)  (970 76)  routing T_18_4.sp4_h_l_38 <X> T_18_4.sp4_v_b_9
 (22 12)  (986 76)  (986 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (987 76)  (987 76)  routing T_18_4.sp4_v_t_30 <X> T_18_4.lc_trk_g3_3
 (24 12)  (988 76)  (988 76)  routing T_18_4.sp4_v_t_30 <X> T_18_4.lc_trk_g3_3
 (25 12)  (989 76)  (989 76)  routing T_18_4.wire_logic_cluster/lc_2/out <X> T_18_4.lc_trk_g3_2
 (26 12)  (990 76)  (990 76)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (991 76)  (991 76)  routing T_18_4.lc_trk_g3_6 <X> T_18_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 76)  (992 76)  routing T_18_4.lc_trk_g3_6 <X> T_18_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 76)  (993 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 76)  (994 76)  routing T_18_4.lc_trk_g3_6 <X> T_18_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 76)  (996 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 76)  (1000 76)  LC_6 Logic Functioning bit
 (38 12)  (1002 76)  (1002 76)  LC_6 Logic Functioning bit
 (45 12)  (1009 76)  (1009 76)  LC_6 Logic Functioning bit
 (5 13)  (969 77)  (969 77)  routing T_18_4.sp4_h_l_38 <X> T_18_4.sp4_v_b_9
 (22 13)  (986 77)  (986 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (990 77)  (990 77)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 77)  (992 77)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 77)  (993 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 77)  (994 77)  routing T_18_4.lc_trk_g3_6 <X> T_18_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (995 77)  (995 77)  routing T_18_4.lc_trk_g0_3 <X> T_18_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (1000 77)  (1000 77)  LC_6 Logic Functioning bit
 (37 13)  (1001 77)  (1001 77)  LC_6 Logic Functioning bit
 (38 13)  (1002 77)  (1002 77)  LC_6 Logic Functioning bit
 (39 13)  (1003 77)  (1003 77)  LC_6 Logic Functioning bit
 (41 13)  (1005 77)  (1005 77)  LC_6 Logic Functioning bit
 (43 13)  (1007 77)  (1007 77)  LC_6 Logic Functioning bit
 (7 14)  (971 78)  (971 78)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (979 78)  (979 78)  routing T_18_4.rgt_op_5 <X> T_18_4.lc_trk_g3_5
 (17 14)  (981 78)  (981 78)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (982 78)  (982 78)  routing T_18_4.rgt_op_5 <X> T_18_4.lc_trk_g3_5
 (21 14)  (985 78)  (985 78)  routing T_18_4.rgt_op_7 <X> T_18_4.lc_trk_g3_7
 (22 14)  (986 78)  (986 78)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (988 78)  (988 78)  routing T_18_4.rgt_op_7 <X> T_18_4.lc_trk_g3_7
 (25 14)  (989 78)  (989 78)  routing T_18_4.wire_logic_cluster/lc_6/out <X> T_18_4.lc_trk_g3_6
 (26 14)  (990 78)  (990 78)  routing T_18_4.lc_trk_g2_7 <X> T_18_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (991 78)  (991 78)  routing T_18_4.lc_trk_g3_7 <X> T_18_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 78)  (992 78)  routing T_18_4.lc_trk_g3_7 <X> T_18_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 78)  (993 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 78)  (994 78)  routing T_18_4.lc_trk_g3_7 <X> T_18_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (995 78)  (995 78)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 78)  (996 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 78)  (997 78)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 78)  (1000 78)  LC_7 Logic Functioning bit
 (38 14)  (1002 78)  (1002 78)  LC_7 Logic Functioning bit
 (41 14)  (1005 78)  (1005 78)  LC_7 Logic Functioning bit
 (43 14)  (1007 78)  (1007 78)  LC_7 Logic Functioning bit
 (45 14)  (1009 78)  (1009 78)  LC_7 Logic Functioning bit
 (7 15)  (971 79)  (971 79)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (986 79)  (986 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (990 79)  (990 79)  routing T_18_4.lc_trk_g2_7 <X> T_18_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 79)  (992 79)  routing T_18_4.lc_trk_g2_7 <X> T_18_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 79)  (993 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 79)  (994 79)  routing T_18_4.lc_trk_g3_7 <X> T_18_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (995 79)  (995 79)  routing T_18_4.lc_trk_g2_6 <X> T_18_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (1000 79)  (1000 79)  LC_7 Logic Functioning bit
 (38 15)  (1002 79)  (1002 79)  LC_7 Logic Functioning bit
 (40 15)  (1004 79)  (1004 79)  LC_7 Logic Functioning bit
 (42 15)  (1006 79)  (1006 79)  LC_7 Logic Functioning bit


RAM_Tile_19_4

 (0 0)  (1018 64)  (1018 64)  Negative Clock bit

 (14 0)  (1032 64)  (1032 64)  routing T_19_4.bnr_op_0 <X> T_19_4.lc_trk_g0_0
 (25 0)  (1043 64)  (1043 64)  routing T_19_4.sp4_h_l_7 <X> T_19_4.lc_trk_g0_2
 (7 1)  (1025 65)  (1025 65)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1032 65)  (1032 65)  routing T_19_4.bnr_op_0 <X> T_19_4.lc_trk_g0_0
 (17 1)  (1035 65)  (1035 65)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1040 65)  (1040 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1041 65)  (1041 65)  routing T_19_4.sp4_h_l_7 <X> T_19_4.lc_trk_g0_2
 (24 1)  (1042 65)  (1042 65)  routing T_19_4.sp4_h_l_7 <X> T_19_4.lc_trk_g0_2
 (25 1)  (1043 65)  (1043 65)  routing T_19_4.sp4_h_l_7 <X> T_19_4.lc_trk_g0_2
 (26 1)  (1044 65)  (1044 65)  routing T_19_4.lc_trk_g0_2 <X> T_19_4.input0_0
 (29 1)  (1047 65)  (1047 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1018 66)  (1018 66)  routing T_19_4.glb_netwk_7 <X> T_19_4.wire_bram/ram/WCLK
 (1 2)  (1019 66)  (1019 66)  routing T_19_4.glb_netwk_7 <X> T_19_4.wire_bram/ram/WCLK
 (2 2)  (1020 66)  (1020 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (21 2)  (1039 66)  (1039 66)  routing T_19_4.sp4_v_b_7 <X> T_19_4.lc_trk_g0_7
 (22 2)  (1040 66)  (1040 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1041 66)  (1041 66)  routing T_19_4.sp4_v_b_7 <X> T_19_4.lc_trk_g0_7
 (25 2)  (1043 66)  (1043 66)  routing T_19_4.bnr_op_6 <X> T_19_4.lc_trk_g0_6
 (27 2)  (1045 66)  (1045 66)  routing T_19_4.lc_trk_g3_1 <X> T_19_4.wire_bram/ram/WDATA_6
 (28 2)  (1046 66)  (1046 66)  routing T_19_4.lc_trk_g3_1 <X> T_19_4.wire_bram/ram/WDATA_6
 (29 2)  (1047 66)  (1047 66)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (0 3)  (1018 67)  (1018 67)  routing T_19_4.glb_netwk_7 <X> T_19_4.wire_bram/ram/WCLK
 (7 3)  (1025 67)  (1025 67)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1034 67)  (1034 67)  routing T_19_4.sp12_h_r_12 <X> T_19_4.lc_trk_g0_4
 (17 3)  (1035 67)  (1035 67)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1040 67)  (1040 67)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1043 67)  (1043 67)  routing T_19_4.bnr_op_6 <X> T_19_4.lc_trk_g0_6
 (26 3)  (1044 67)  (1044 67)  routing T_19_4.lc_trk_g3_2 <X> T_19_4.input0_1
 (27 3)  (1045 67)  (1045 67)  routing T_19_4.lc_trk_g3_2 <X> T_19_4.input0_1
 (28 3)  (1046 67)  (1046 67)  routing T_19_4.lc_trk_g3_2 <X> T_19_4.input0_1
 (29 3)  (1047 67)  (1047 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (1 4)  (1019 68)  (1019 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (11 4)  (1029 68)  (1029 68)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_b_5
 (13 4)  (1031 68)  (1031 68)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_b_5
 (17 4)  (1035 68)  (1035 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1039 68)  (1039 68)  routing T_19_4.sp4_h_r_19 <X> T_19_4.lc_trk_g1_3
 (22 4)  (1040 68)  (1040 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1041 68)  (1041 68)  routing T_19_4.sp4_h_r_19 <X> T_19_4.lc_trk_g1_3
 (24 4)  (1042 68)  (1042 68)  routing T_19_4.sp4_h_r_19 <X> T_19_4.lc_trk_g1_3
 (0 5)  (1018 69)  (1018 69)  routing T_19_4.lc_trk_g1_3 <X> T_19_4.wire_bram/ram/WCLKE
 (1 5)  (1019 69)  (1019 69)  routing T_19_4.lc_trk_g1_3 <X> T_19_4.wire_bram/ram/WCLKE
 (12 5)  (1030 69)  (1030 69)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_b_5
 (18 5)  (1036 69)  (1036 69)  routing T_19_4.sp4_r_v_b_25 <X> T_19_4.lc_trk_g1_1
 (21 5)  (1039 69)  (1039 69)  routing T_19_4.sp4_h_r_19 <X> T_19_4.lc_trk_g1_3
 (22 5)  (1040 69)  (1040 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1043 69)  (1043 69)  routing T_19_4.sp4_r_v_b_26 <X> T_19_4.lc_trk_g1_2
 (28 5)  (1046 69)  (1046 69)  routing T_19_4.lc_trk_g2_0 <X> T_19_4.input0_2
 (29 5)  (1047 69)  (1047 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (16 6)  (1034 70)  (1034 70)  routing T_19_4.sp4_v_b_13 <X> T_19_4.lc_trk_g1_5
 (17 6)  (1035 70)  (1035 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1036 70)  (1036 70)  routing T_19_4.sp4_v_b_13 <X> T_19_4.lc_trk_g1_5
 (26 6)  (1044 70)  (1044 70)  routing T_19_4.lc_trk_g3_6 <X> T_19_4.input0_3
 (29 6)  (1047 70)  (1047 70)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_0 wire_bram/ram/WDATA_4
 (18 7)  (1036 71)  (1036 71)  routing T_19_4.sp4_v_b_13 <X> T_19_4.lc_trk_g1_5
 (26 7)  (1044 71)  (1044 71)  routing T_19_4.lc_trk_g3_6 <X> T_19_4.input0_3
 (27 7)  (1045 71)  (1045 71)  routing T_19_4.lc_trk_g3_6 <X> T_19_4.input0_3
 (28 7)  (1046 71)  (1046 71)  routing T_19_4.lc_trk_g3_6 <X> T_19_4.input0_3
 (29 7)  (1047 71)  (1047 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (14 8)  (1032 72)  (1032 72)  routing T_19_4.sp4_h_l_21 <X> T_19_4.lc_trk_g2_0
 (21 8)  (1039 72)  (1039 72)  routing T_19_4.sp4_h_r_35 <X> T_19_4.lc_trk_g2_3
 (22 8)  (1040 72)  (1040 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1041 72)  (1041 72)  routing T_19_4.sp4_h_r_35 <X> T_19_4.lc_trk_g2_3
 (24 8)  (1042 72)  (1042 72)  routing T_19_4.sp4_h_r_35 <X> T_19_4.lc_trk_g2_3
 (26 8)  (1044 72)  (1044 72)  routing T_19_4.lc_trk_g1_5 <X> T_19_4.input0_4
 (15 9)  (1033 73)  (1033 73)  routing T_19_4.sp4_h_l_21 <X> T_19_4.lc_trk_g2_0
 (16 9)  (1034 73)  (1034 73)  routing T_19_4.sp4_h_l_21 <X> T_19_4.lc_trk_g2_0
 (17 9)  (1035 73)  (1035 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (1045 73)  (1045 73)  routing T_19_4.lc_trk_g1_5 <X> T_19_4.input0_4
 (29 9)  (1047 73)  (1047 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (27 10)  (1045 74)  (1045 74)  routing T_19_4.lc_trk_g1_1 <X> T_19_4.wire_bram/ram/WDATA_2
 (29 10)  (1047 74)  (1047 74)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_1 wire_bram/ram/WDATA_2
 (14 11)  (1032 75)  (1032 75)  routing T_19_4.sp4_h_l_17 <X> T_19_4.lc_trk_g2_4
 (15 11)  (1033 75)  (1033 75)  routing T_19_4.sp4_h_l_17 <X> T_19_4.lc_trk_g2_4
 (16 11)  (1034 75)  (1034 75)  routing T_19_4.sp4_h_l_17 <X> T_19_4.lc_trk_g2_4
 (17 11)  (1035 75)  (1035 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1044 75)  (1044 75)  routing T_19_4.lc_trk_g1_2 <X> T_19_4.input0_5
 (27 11)  (1045 75)  (1045 75)  routing T_19_4.lc_trk_g1_2 <X> T_19_4.input0_5
 (29 11)  (1047 75)  (1047 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (15 12)  (1033 76)  (1033 76)  routing T_19_4.sp4_h_l_28 <X> T_19_4.lc_trk_g3_1
 (16 12)  (1034 76)  (1034 76)  routing T_19_4.sp4_h_l_28 <X> T_19_4.lc_trk_g3_1
 (17 12)  (1035 76)  (1035 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1036 76)  (1036 76)  routing T_19_4.sp4_h_l_28 <X> T_19_4.lc_trk_g3_1
 (25 12)  (1043 76)  (1043 76)  routing T_19_4.sp4_h_r_34 <X> T_19_4.lc_trk_g3_2
 (26 12)  (1044 76)  (1044 76)  routing T_19_4.lc_trk_g2_4 <X> T_19_4.input0_6
 (18 13)  (1036 77)  (1036 77)  routing T_19_4.sp4_h_l_28 <X> T_19_4.lc_trk_g3_1
 (22 13)  (1040 77)  (1040 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1041 77)  (1041 77)  routing T_19_4.sp4_h_r_34 <X> T_19_4.lc_trk_g3_2
 (24 13)  (1042 77)  (1042 77)  routing T_19_4.sp4_h_r_34 <X> T_19_4.lc_trk_g3_2
 (28 13)  (1046 77)  (1046 77)  routing T_19_4.lc_trk_g2_4 <X> T_19_4.input0_6
 (29 13)  (1047 77)  (1047 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (1 14)  (1019 78)  (1019 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (7 14)  (1025 78)  (1025 78)  Column buffer control bit: MEMT_colbuf_cntl_7

 (26 14)  (1044 78)  (1044 78)  routing T_19_4.lc_trk_g0_7 <X> T_19_4.input0_7
 (29 14)  (1047 78)  (1047 78)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_0
 (30 14)  (1048 78)  (1048 78)  routing T_19_4.lc_trk_g0_6 <X> T_19_4.wire_bram/ram/WDATA_0
 (1 15)  (1019 79)  (1019 79)  routing T_19_4.lc_trk_g0_4 <X> T_19_4.wire_bram/ram/WE
 (22 15)  (1040 79)  (1040 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1041 79)  (1041 79)  routing T_19_4.sp4_h_r_30 <X> T_19_4.lc_trk_g3_6
 (24 15)  (1042 79)  (1042 79)  routing T_19_4.sp4_h_r_30 <X> T_19_4.lc_trk_g3_6
 (25 15)  (1043 79)  (1043 79)  routing T_19_4.sp4_h_r_30 <X> T_19_4.lc_trk_g3_6
 (26 15)  (1044 79)  (1044 79)  routing T_19_4.lc_trk_g0_7 <X> T_19_4.input0_7
 (29 15)  (1047 79)  (1047 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (30 15)  (1048 79)  (1048 79)  routing T_19_4.lc_trk_g0_6 <X> T_19_4.wire_bram/ram/WDATA_0
 (32 15)  (1050 79)  (1050 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1051 79)  (1051 79)  routing T_19_4.lc_trk_g2_3 <X> T_19_4.input2_7
 (35 15)  (1053 79)  (1053 79)  routing T_19_4.lc_trk_g2_3 <X> T_19_4.input2_7


LogicTile_20_4

 (0 2)  (1060 66)  (1060 66)  routing T_20_4.glb_netwk_7 <X> T_20_4.wire_logic_cluster/lc_7/clk
 (1 2)  (1061 66)  (1061 66)  routing T_20_4.glb_netwk_7 <X> T_20_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1062 66)  (1062 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1060 67)  (1060 67)  routing T_20_4.glb_netwk_7 <X> T_20_4.wire_logic_cluster/lc_7/clk
 (13 4)  (1073 68)  (1073 68)  routing T_20_4.sp4_v_t_40 <X> T_20_4.sp4_v_b_5
 (10 6)  (1070 70)  (1070 70)  routing T_20_4.sp4_v_b_11 <X> T_20_4.sp4_h_l_41
 (21 6)  (1081 70)  (1081 70)  routing T_20_4.wire_logic_cluster/lc_7/out <X> T_20_4.lc_trk_g1_7
 (22 6)  (1082 70)  (1082 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (1071 72)  (1071 72)  routing T_20_4.sp4_v_t_40 <X> T_20_4.sp4_v_b_8
 (12 9)  (1072 73)  (1072 73)  routing T_20_4.sp4_v_t_40 <X> T_20_4.sp4_v_b_8
 (15 10)  (1075 74)  (1075 74)  routing T_20_4.sp4_v_t_32 <X> T_20_4.lc_trk_g2_5
 (16 10)  (1076 74)  (1076 74)  routing T_20_4.sp4_v_t_32 <X> T_20_4.lc_trk_g2_5
 (17 10)  (1077 74)  (1077 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (0 14)  (1060 78)  (1060 78)  routing T_20_4.glb_netwk_6 <X> T_20_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (1061 78)  (1061 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (1067 78)  (1067 78)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (1082 78)  (1082 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1086 78)  (1086 78)  routing T_20_4.lc_trk_g2_5 <X> T_20_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (1087 78)  (1087 78)  routing T_20_4.lc_trk_g3_7 <X> T_20_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (1088 78)  (1088 78)  routing T_20_4.lc_trk_g3_7 <X> T_20_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (1089 78)  (1089 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1090 78)  (1090 78)  routing T_20_4.lc_trk_g3_7 <X> T_20_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (1091 78)  (1091 78)  routing T_20_4.lc_trk_g1_7 <X> T_20_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (1092 78)  (1092 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1094 78)  (1094 78)  routing T_20_4.lc_trk_g1_7 <X> T_20_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (1096 78)  (1096 78)  LC_7 Logic Functioning bit
 (37 14)  (1097 78)  (1097 78)  LC_7 Logic Functioning bit
 (38 14)  (1098 78)  (1098 78)  LC_7 Logic Functioning bit
 (39 14)  (1099 78)  (1099 78)  LC_7 Logic Functioning bit
 (41 14)  (1101 78)  (1101 78)  LC_7 Logic Functioning bit
 (43 14)  (1103 78)  (1103 78)  LC_7 Logic Functioning bit
 (45 14)  (1105 78)  (1105 78)  LC_7 Logic Functioning bit
 (0 15)  (1060 79)  (1060 79)  routing T_20_4.glb_netwk_6 <X> T_20_4.wire_logic_cluster/lc_7/s_r
 (7 15)  (1067 79)  (1067 79)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (1088 79)  (1088 79)  routing T_20_4.lc_trk_g2_5 <X> T_20_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (1089 79)  (1089 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1090 79)  (1090 79)  routing T_20_4.lc_trk_g3_7 <X> T_20_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (1091 79)  (1091 79)  routing T_20_4.lc_trk_g1_7 <X> T_20_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (1097 79)  (1097 79)  LC_7 Logic Functioning bit
 (39 15)  (1099 79)  (1099 79)  LC_7 Logic Functioning bit
 (51 15)  (1111 79)  (1111 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_7_3

 (9 9)  (375 57)  (375 57)  routing T_7_3.sp4_v_t_46 <X> T_7_3.sp4_v_b_7
 (10 9)  (376 57)  (376 57)  routing T_7_3.sp4_v_t_46 <X> T_7_3.sp4_v_b_7
 (12 12)  (378 60)  (378 60)  routing T_7_3.sp4_v_t_46 <X> T_7_3.sp4_h_r_11


LogicTile_11_3

 (12 0)  (594 48)  (594 48)  routing T_11_3.sp4_h_l_46 <X> T_11_3.sp4_h_r_2
 (13 1)  (595 49)  (595 49)  routing T_11_3.sp4_h_l_46 <X> T_11_3.sp4_h_r_2


LogicTile_12_3

 (27 2)  (663 50)  (663 50)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 50)  (664 50)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 50)  (665 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (667 50)  (667 50)  routing T_12_3.lc_trk_g0_6 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 50)  (668 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (672 50)  (672 50)  LC_1 Logic Functioning bit
 (37 2)  (673 50)  (673 50)  LC_1 Logic Functioning bit
 (38 2)  (674 50)  (674 50)  LC_1 Logic Functioning bit
 (39 2)  (675 50)  (675 50)  LC_1 Logic Functioning bit
 (40 2)  (676 50)  (676 50)  LC_1 Logic Functioning bit
 (41 2)  (677 50)  (677 50)  LC_1 Logic Functioning bit
 (43 2)  (679 50)  (679 50)  LC_1 Logic Functioning bit
 (46 2)  (682 50)  (682 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (658 51)  (658 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (659 51)  (659 51)  routing T_12_3.sp4_h_r_6 <X> T_12_3.lc_trk_g0_6
 (24 3)  (660 51)  (660 51)  routing T_12_3.sp4_h_r_6 <X> T_12_3.lc_trk_g0_6
 (25 3)  (661 51)  (661 51)  routing T_12_3.sp4_h_r_6 <X> T_12_3.lc_trk_g0_6
 (26 3)  (662 51)  (662 51)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (27 3)  (663 51)  (663 51)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 51)  (664 51)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 51)  (665 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 51)  (667 51)  routing T_12_3.lc_trk_g0_6 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 51)  (668 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (669 51)  (669 51)  routing T_12_3.lc_trk_g2_3 <X> T_12_3.input_2_1
 (35 3)  (671 51)  (671 51)  routing T_12_3.lc_trk_g2_3 <X> T_12_3.input_2_1
 (36 3)  (672 51)  (672 51)  LC_1 Logic Functioning bit
 (37 3)  (673 51)  (673 51)  LC_1 Logic Functioning bit
 (38 3)  (674 51)  (674 51)  LC_1 Logic Functioning bit
 (39 3)  (675 51)  (675 51)  LC_1 Logic Functioning bit
 (40 3)  (676 51)  (676 51)  LC_1 Logic Functioning bit
 (41 3)  (677 51)  (677 51)  LC_1 Logic Functioning bit
 (42 3)  (678 51)  (678 51)  LC_1 Logic Functioning bit
 (43 3)  (679 51)  (679 51)  LC_1 Logic Functioning bit
 (28 4)  (664 52)  (664 52)  routing T_12_3.lc_trk_g2_3 <X> T_12_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 52)  (665 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 52)  (668 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 52)  (669 52)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 52)  (670 52)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_2/in_3
 (46 4)  (682 52)  (682 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (664 53)  (664 53)  routing T_12_3.lc_trk_g2_0 <X> T_12_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 53)  (665 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 53)  (666 53)  routing T_12_3.lc_trk_g2_3 <X> T_12_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (667 53)  (667 53)  routing T_12_3.lc_trk_g3_2 <X> T_12_3.wire_logic_cluster/lc_2/in_3
 (37 5)  (673 53)  (673 53)  LC_2 Logic Functioning bit
 (39 5)  (675 53)  (675 53)  LC_2 Logic Functioning bit
 (22 8)  (658 56)  (658 56)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (660 56)  (660 56)  routing T_12_3.tnr_op_3 <X> T_12_3.lc_trk_g2_3
 (14 9)  (650 57)  (650 57)  routing T_12_3.sp4_r_v_b_32 <X> T_12_3.lc_trk_g2_0
 (17 9)  (653 57)  (653 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 12)  (651 60)  (651 60)  routing T_12_3.sp4_h_r_25 <X> T_12_3.lc_trk_g3_1
 (16 12)  (652 60)  (652 60)  routing T_12_3.sp4_h_r_25 <X> T_12_3.lc_trk_g3_1
 (17 12)  (653 60)  (653 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (654 61)  (654 61)  routing T_12_3.sp4_h_r_25 <X> T_12_3.lc_trk_g3_1
 (22 13)  (658 61)  (658 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 14)  (663 62)  (663 62)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 62)  (664 62)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 62)  (665 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (667 62)  (667 62)  routing T_12_3.lc_trk_g0_6 <X> T_12_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 62)  (668 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (672 62)  (672 62)  LC_7 Logic Functioning bit
 (38 14)  (674 62)  (674 62)  LC_7 Logic Functioning bit
 (31 15)  (667 63)  (667 63)  routing T_12_3.lc_trk_g0_6 <X> T_12_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (672 63)  (672 63)  LC_7 Logic Functioning bit
 (38 15)  (674 63)  (674 63)  LC_7 Logic Functioning bit
 (46 15)  (682 63)  (682 63)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (684 63)  (684 63)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_3

 (17 0)  (711 48)  (711 48)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (712 48)  (712 48)  routing T_13_3.wire_logic_cluster/lc_1/out <X> T_13_3.lc_trk_g0_1
 (26 0)  (720 48)  (720 48)  routing T_13_3.lc_trk_g0_6 <X> T_13_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 48)  (721 48)  routing T_13_3.lc_trk_g1_0 <X> T_13_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 48)  (723 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 48)  (726 48)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (731 48)  (731 48)  LC_0 Logic Functioning bit
 (39 0)  (733 48)  (733 48)  LC_0 Logic Functioning bit
 (45 0)  (739 48)  (739 48)  LC_0 Logic Functioning bit
 (26 1)  (720 49)  (720 49)  routing T_13_3.lc_trk_g0_6 <X> T_13_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 49)  (723 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (735 49)  (735 49)  LC_0 Logic Functioning bit
 (43 1)  (737 49)  (737 49)  LC_0 Logic Functioning bit
 (47 1)  (741 49)  (741 49)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (742 49)  (742 49)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (743 49)  (743 49)  Carry_In_Mux bit 

 (0 2)  (694 50)  (694 50)  routing T_13_3.glb_netwk_7 <X> T_13_3.wire_logic_cluster/lc_7/clk
 (1 2)  (695 50)  (695 50)  routing T_13_3.glb_netwk_7 <X> T_13_3.wire_logic_cluster/lc_7/clk
 (2 2)  (696 50)  (696 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (721 50)  (721 50)  routing T_13_3.lc_trk_g1_3 <X> T_13_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 50)  (723 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 50)  (725 50)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 50)  (726 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 50)  (727 50)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 50)  (728 50)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_1/in_3
 (41 2)  (735 50)  (735 50)  LC_1 Logic Functioning bit
 (43 2)  (737 50)  (737 50)  LC_1 Logic Functioning bit
 (0 3)  (694 51)  (694 51)  routing T_13_3.glb_netwk_7 <X> T_13_3.wire_logic_cluster/lc_7/clk
 (14 3)  (708 51)  (708 51)  routing T_13_3.sp4_r_v_b_28 <X> T_13_3.lc_trk_g0_4
 (17 3)  (711 51)  (711 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (716 51)  (716 51)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (724 51)  (724 51)  routing T_13_3.lc_trk_g1_3 <X> T_13_3.wire_logic_cluster/lc_1/in_1
 (41 3)  (735 51)  (735 51)  LC_1 Logic Functioning bit
 (43 3)  (737 51)  (737 51)  LC_1 Logic Functioning bit
 (3 4)  (697 52)  (697 52)  routing T_13_3.sp12_v_b_0 <X> T_13_3.sp12_h_r_0
 (14 4)  (708 52)  (708 52)  routing T_13_3.wire_logic_cluster/lc_0/out <X> T_13_3.lc_trk_g1_0
 (17 4)  (711 52)  (711 52)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (712 52)  (712 52)  routing T_13_3.bnr_op_1 <X> T_13_3.lc_trk_g1_1
 (22 4)  (716 52)  (716 52)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (718 52)  (718 52)  routing T_13_3.top_op_3 <X> T_13_3.lc_trk_g1_3
 (27 4)  (721 52)  (721 52)  routing T_13_3.lc_trk_g1_4 <X> T_13_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 52)  (723 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 52)  (724 52)  routing T_13_3.lc_trk_g1_4 <X> T_13_3.wire_logic_cluster/lc_2/in_1
 (31 4)  (725 52)  (725 52)  routing T_13_3.lc_trk_g2_7 <X> T_13_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 52)  (726 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 52)  (727 52)  routing T_13_3.lc_trk_g2_7 <X> T_13_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (729 52)  (729 52)  routing T_13_3.lc_trk_g0_4 <X> T_13_3.input_2_2
 (36 4)  (730 52)  (730 52)  LC_2 Logic Functioning bit
 (38 4)  (732 52)  (732 52)  LC_2 Logic Functioning bit
 (41 4)  (735 52)  (735 52)  LC_2 Logic Functioning bit
 (43 4)  (737 52)  (737 52)  LC_2 Logic Functioning bit
 (3 5)  (697 53)  (697 53)  routing T_13_3.sp12_v_b_0 <X> T_13_3.sp12_h_r_0
 (17 5)  (711 53)  (711 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (712 53)  (712 53)  routing T_13_3.bnr_op_1 <X> T_13_3.lc_trk_g1_1
 (21 5)  (715 53)  (715 53)  routing T_13_3.top_op_3 <X> T_13_3.lc_trk_g1_3
 (27 5)  (721 53)  (721 53)  routing T_13_3.lc_trk_g1_1 <X> T_13_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 53)  (723 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (725 53)  (725 53)  routing T_13_3.lc_trk_g2_7 <X> T_13_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 53)  (726 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (730 53)  (730 53)  LC_2 Logic Functioning bit
 (38 5)  (732 53)  (732 53)  LC_2 Logic Functioning bit
 (40 5)  (734 53)  (734 53)  LC_2 Logic Functioning bit
 (41 5)  (735 53)  (735 53)  LC_2 Logic Functioning bit
 (43 5)  (737 53)  (737 53)  LC_2 Logic Functioning bit
 (32 6)  (726 54)  (726 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 54)  (727 54)  routing T_13_3.lc_trk_g2_2 <X> T_13_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 54)  (730 54)  LC_3 Logic Functioning bit
 (37 6)  (731 54)  (731 54)  LC_3 Logic Functioning bit
 (38 6)  (732 54)  (732 54)  LC_3 Logic Functioning bit
 (39 6)  (733 54)  (733 54)  LC_3 Logic Functioning bit
 (42 6)  (736 54)  (736 54)  LC_3 Logic Functioning bit
 (43 6)  (737 54)  (737 54)  LC_3 Logic Functioning bit
 (50 6)  (744 54)  (744 54)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (711 55)  (711 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (31 7)  (725 55)  (725 55)  routing T_13_3.lc_trk_g2_2 <X> T_13_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 55)  (730 55)  LC_3 Logic Functioning bit
 (37 7)  (731 55)  (731 55)  LC_3 Logic Functioning bit
 (38 7)  (732 55)  (732 55)  LC_3 Logic Functioning bit
 (39 7)  (733 55)  (733 55)  LC_3 Logic Functioning bit
 (42 7)  (736 55)  (736 55)  LC_3 Logic Functioning bit
 (43 7)  (737 55)  (737 55)  LC_3 Logic Functioning bit
 (53 7)  (747 55)  (747 55)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (709 56)  (709 56)  routing T_13_3.tnr_op_1 <X> T_13_3.lc_trk_g2_1
 (17 8)  (711 56)  (711 56)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 9)  (716 57)  (716 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (717 57)  (717 57)  routing T_13_3.sp4_h_l_15 <X> T_13_3.lc_trk_g2_2
 (24 9)  (718 57)  (718 57)  routing T_13_3.sp4_h_l_15 <X> T_13_3.lc_trk_g2_2
 (25 9)  (719 57)  (719 57)  routing T_13_3.sp4_h_l_15 <X> T_13_3.lc_trk_g2_2
 (0 10)  (694 58)  (694 58)  routing T_13_3.glb_netwk_6 <X> T_13_3.glb2local_2
 (1 10)  (695 58)  (695 58)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (22 10)  (716 58)  (716 58)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (718 58)  (718 58)  routing T_13_3.tnr_op_7 <X> T_13_3.lc_trk_g2_7
 (25 10)  (719 58)  (719 58)  routing T_13_3.bnl_op_6 <X> T_13_3.lc_trk_g2_6
 (27 10)  (721 58)  (721 58)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (722 58)  (722 58)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 58)  (723 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 58)  (724 58)  routing T_13_3.lc_trk_g3_5 <X> T_13_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 58)  (725 58)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 58)  (726 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 58)  (727 58)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 58)  (728 58)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (729 58)  (729 58)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.input_2_5
 (38 10)  (732 58)  (732 58)  LC_5 Logic Functioning bit
 (39 10)  (733 58)  (733 58)  LC_5 Logic Functioning bit
 (41 10)  (735 58)  (735 58)  LC_5 Logic Functioning bit
 (1 11)  (695 59)  (695 59)  routing T_13_3.glb_netwk_6 <X> T_13_3.glb2local_2
 (22 11)  (716 59)  (716 59)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (719 59)  (719 59)  routing T_13_3.bnl_op_6 <X> T_13_3.lc_trk_g2_6
 (28 11)  (722 59)  (722 59)  routing T_13_3.lc_trk_g2_1 <X> T_13_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 59)  (723 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (725 59)  (725 59)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 59)  (726 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (727 59)  (727 59)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.input_2_5
 (34 11)  (728 59)  (728 59)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.input_2_5
 (38 11)  (732 59)  (732 59)  LC_5 Logic Functioning bit
 (39 11)  (733 59)  (733 59)  LC_5 Logic Functioning bit
 (40 11)  (734 59)  (734 59)  LC_5 Logic Functioning bit
 (41 11)  (735 59)  (735 59)  LC_5 Logic Functioning bit
 (14 14)  (708 62)  (708 62)  routing T_13_3.bnl_op_4 <X> T_13_3.lc_trk_g3_4
 (15 14)  (709 62)  (709 62)  routing T_13_3.tnr_op_5 <X> T_13_3.lc_trk_g3_5
 (17 14)  (711 62)  (711 62)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (715 62)  (715 62)  routing T_13_3.rgt_op_7 <X> T_13_3.lc_trk_g3_7
 (22 14)  (716 62)  (716 62)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (718 62)  (718 62)  routing T_13_3.rgt_op_7 <X> T_13_3.lc_trk_g3_7
 (26 14)  (720 62)  (720 62)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.wire_logic_cluster/lc_7/in_0
 (28 14)  (722 62)  (722 62)  routing T_13_3.lc_trk_g2_6 <X> T_13_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 62)  (723 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 62)  (724 62)  routing T_13_3.lc_trk_g2_6 <X> T_13_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 62)  (725 62)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 62)  (726 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 62)  (727 62)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (728 62)  (728 62)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 62)  (730 62)  LC_7 Logic Functioning bit
 (37 14)  (731 62)  (731 62)  LC_7 Logic Functioning bit
 (14 15)  (708 63)  (708 63)  routing T_13_3.bnl_op_4 <X> T_13_3.lc_trk_g3_4
 (17 15)  (711 63)  (711 63)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (721 63)  (721 63)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (722 63)  (722 63)  routing T_13_3.lc_trk_g3_4 <X> T_13_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 63)  (723 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 63)  (724 63)  routing T_13_3.lc_trk_g2_6 <X> T_13_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 63)  (725 63)  routing T_13_3.lc_trk_g3_7 <X> T_13_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (726 63)  (726 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (731 63)  (731 63)  LC_7 Logic Functioning bit


LogicTile_14_3

 (0 2)  (748 50)  (748 50)  routing T_14_3.glb_netwk_7 <X> T_14_3.wire_logic_cluster/lc_7/clk
 (1 2)  (749 50)  (749 50)  routing T_14_3.glb_netwk_7 <X> T_14_3.wire_logic_cluster/lc_7/clk
 (2 2)  (750 50)  (750 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (756 50)  (756 50)  routing T_14_3.sp4_v_t_42 <X> T_14_3.sp4_h_l_36
 (9 2)  (757 50)  (757 50)  routing T_14_3.sp4_v_t_42 <X> T_14_3.sp4_h_l_36
 (10 2)  (758 50)  (758 50)  routing T_14_3.sp4_v_t_42 <X> T_14_3.sp4_h_l_36
 (11 2)  (759 50)  (759 50)  routing T_14_3.sp4_v_b_11 <X> T_14_3.sp4_v_t_39
 (0 3)  (748 51)  (748 51)  routing T_14_3.glb_netwk_7 <X> T_14_3.wire_logic_cluster/lc_7/clk
 (12 3)  (760 51)  (760 51)  routing T_14_3.sp4_v_b_11 <X> T_14_3.sp4_v_t_39
 (15 4)  (763 52)  (763 52)  routing T_14_3.top_op_1 <X> T_14_3.lc_trk_g1_1
 (17 4)  (765 52)  (765 52)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (8 5)  (756 53)  (756 53)  routing T_14_3.sp4_v_t_36 <X> T_14_3.sp4_v_b_4
 (10 5)  (758 53)  (758 53)  routing T_14_3.sp4_v_t_36 <X> T_14_3.sp4_v_b_4
 (18 5)  (766 53)  (766 53)  routing T_14_3.top_op_1 <X> T_14_3.lc_trk_g1_1
 (15 6)  (763 54)  (763 54)  routing T_14_3.top_op_5 <X> T_14_3.lc_trk_g1_5
 (17 6)  (765 54)  (765 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (766 55)  (766 55)  routing T_14_3.top_op_5 <X> T_14_3.lc_trk_g1_5
 (22 8)  (770 56)  (770 56)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (772 56)  (772 56)  routing T_14_3.tnl_op_3 <X> T_14_3.lc_trk_g2_3
 (26 8)  (774 56)  (774 56)  routing T_14_3.lc_trk_g1_5 <X> T_14_3.wire_logic_cluster/lc_4/in_0
 (28 8)  (776 56)  (776 56)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 56)  (777 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 56)  (778 56)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 56)  (780 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 56)  (781 56)  routing T_14_3.lc_trk_g2_3 <X> T_14_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 56)  (784 56)  LC_4 Logic Functioning bit
 (37 8)  (785 56)  (785 56)  LC_4 Logic Functioning bit
 (38 8)  (786 56)  (786 56)  LC_4 Logic Functioning bit
 (21 9)  (769 57)  (769 57)  routing T_14_3.tnl_op_3 <X> T_14_3.lc_trk_g2_3
 (27 9)  (775 57)  (775 57)  routing T_14_3.lc_trk_g1_5 <X> T_14_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 57)  (777 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 57)  (778 57)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_4/in_1
 (31 9)  (779 57)  (779 57)  routing T_14_3.lc_trk_g2_3 <X> T_14_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 57)  (780 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (782 57)  (782 57)  routing T_14_3.lc_trk_g1_1 <X> T_14_3.input_2_4
 (36 9)  (784 57)  (784 57)  LC_4 Logic Functioning bit
 (37 9)  (785 57)  (785 57)  LC_4 Logic Functioning bit
 (38 9)  (786 57)  (786 57)  LC_4 Logic Functioning bit
 (39 9)  (787 57)  (787 57)  LC_4 Logic Functioning bit
 (14 10)  (762 58)  (762 58)  routing T_14_3.sp4_h_r_44 <X> T_14_3.lc_trk_g2_4
 (21 10)  (769 58)  (769 58)  routing T_14_3.wire_logic_cluster/lc_7/out <X> T_14_3.lc_trk_g2_7
 (22 10)  (770 58)  (770 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (773 58)  (773 58)  routing T_14_3.wire_logic_cluster/lc_6/out <X> T_14_3.lc_trk_g2_6
 (31 10)  (779 58)  (779 58)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 58)  (780 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 58)  (781 58)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 58)  (784 58)  LC_5 Logic Functioning bit
 (38 10)  (786 58)  (786 58)  LC_5 Logic Functioning bit
 (42 10)  (790 58)  (790 58)  LC_5 Logic Functioning bit
 (43 10)  (791 58)  (791 58)  LC_5 Logic Functioning bit
 (50 10)  (798 58)  (798 58)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (762 59)  (762 59)  routing T_14_3.sp4_h_r_44 <X> T_14_3.lc_trk_g2_4
 (15 11)  (763 59)  (763 59)  routing T_14_3.sp4_h_r_44 <X> T_14_3.lc_trk_g2_4
 (16 11)  (764 59)  (764 59)  routing T_14_3.sp4_h_r_44 <X> T_14_3.lc_trk_g2_4
 (17 11)  (765 59)  (765 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (770 59)  (770 59)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (774 59)  (774 59)  routing T_14_3.lc_trk_g2_3 <X> T_14_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 59)  (776 59)  routing T_14_3.lc_trk_g2_3 <X> T_14_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 59)  (777 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (779 59)  (779 59)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_5/in_3
 (37 11)  (785 59)  (785 59)  LC_5 Logic Functioning bit
 (39 11)  (787 59)  (787 59)  LC_5 Logic Functioning bit
 (42 11)  (790 59)  (790 59)  LC_5 Logic Functioning bit
 (43 11)  (791 59)  (791 59)  LC_5 Logic Functioning bit
 (46 11)  (794 59)  (794 59)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (800 59)  (800 59)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (763 60)  (763 60)  routing T_14_3.tnl_op_1 <X> T_14_3.lc_trk_g3_1
 (17 12)  (765 60)  (765 60)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (773 60)  (773 60)  routing T_14_3.sp4_h_r_42 <X> T_14_3.lc_trk_g3_2
 (26 12)  (774 60)  (774 60)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 60)  (775 60)  routing T_14_3.lc_trk_g3_2 <X> T_14_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (776 60)  (776 60)  routing T_14_3.lc_trk_g3_2 <X> T_14_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 60)  (777 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 60)  (779 60)  routing T_14_3.lc_trk_g3_6 <X> T_14_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 60)  (780 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 60)  (781 60)  routing T_14_3.lc_trk_g3_6 <X> T_14_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 60)  (782 60)  routing T_14_3.lc_trk_g3_6 <X> T_14_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 60)  (783 60)  routing T_14_3.lc_trk_g2_4 <X> T_14_3.input_2_6
 (36 12)  (784 60)  (784 60)  LC_6 Logic Functioning bit
 (37 12)  (785 60)  (785 60)  LC_6 Logic Functioning bit
 (38 12)  (786 60)  (786 60)  LC_6 Logic Functioning bit
 (41 12)  (789 60)  (789 60)  LC_6 Logic Functioning bit
 (43 12)  (791 60)  (791 60)  LC_6 Logic Functioning bit
 (45 12)  (793 60)  (793 60)  LC_6 Logic Functioning bit
 (18 13)  (766 61)  (766 61)  routing T_14_3.tnl_op_1 <X> T_14_3.lc_trk_g3_1
 (22 13)  (770 61)  (770 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (771 61)  (771 61)  routing T_14_3.sp4_h_r_42 <X> T_14_3.lc_trk_g3_2
 (24 13)  (772 61)  (772 61)  routing T_14_3.sp4_h_r_42 <X> T_14_3.lc_trk_g3_2
 (25 13)  (773 61)  (773 61)  routing T_14_3.sp4_h_r_42 <X> T_14_3.lc_trk_g3_2
 (26 13)  (774 61)  (774 61)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 61)  (776 61)  routing T_14_3.lc_trk_g2_6 <X> T_14_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 61)  (777 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 61)  (778 61)  routing T_14_3.lc_trk_g3_2 <X> T_14_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (779 61)  (779 61)  routing T_14_3.lc_trk_g3_6 <X> T_14_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 61)  (780 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (781 61)  (781 61)  routing T_14_3.lc_trk_g2_4 <X> T_14_3.input_2_6
 (36 13)  (784 61)  (784 61)  LC_6 Logic Functioning bit
 (37 13)  (785 61)  (785 61)  LC_6 Logic Functioning bit
 (0 14)  (748 62)  (748 62)  routing T_14_3.glb_netwk_6 <X> T_14_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 62)  (749 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (773 62)  (773 62)  routing T_14_3.sp4_h_r_38 <X> T_14_3.lc_trk_g3_6
 (26 14)  (774 62)  (774 62)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_7/in_0
 (32 14)  (780 62)  (780 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 62)  (781 62)  routing T_14_3.lc_trk_g3_1 <X> T_14_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 62)  (782 62)  routing T_14_3.lc_trk_g3_1 <X> T_14_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 62)  (784 62)  LC_7 Logic Functioning bit
 (38 14)  (786 62)  (786 62)  LC_7 Logic Functioning bit
 (40 14)  (788 62)  (788 62)  LC_7 Logic Functioning bit
 (42 14)  (790 62)  (790 62)  LC_7 Logic Functioning bit
 (45 14)  (793 62)  (793 62)  LC_7 Logic Functioning bit
 (46 14)  (794 62)  (794 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (748 63)  (748 63)  routing T_14_3.glb_netwk_6 <X> T_14_3.wire_logic_cluster/lc_7/s_r
 (22 15)  (770 63)  (770 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (771 63)  (771 63)  routing T_14_3.sp4_h_r_38 <X> T_14_3.lc_trk_g3_6
 (24 15)  (772 63)  (772 63)  routing T_14_3.sp4_h_r_38 <X> T_14_3.lc_trk_g3_6
 (26 15)  (774 63)  (774 63)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 63)  (776 63)  routing T_14_3.lc_trk_g2_7 <X> T_14_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 63)  (777 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (785 63)  (785 63)  LC_7 Logic Functioning bit
 (39 15)  (787 63)  (787 63)  LC_7 Logic Functioning bit
 (41 15)  (789 63)  (789 63)  LC_7 Logic Functioning bit
 (43 15)  (791 63)  (791 63)  LC_7 Logic Functioning bit


LogicTile_15_3

 (28 0)  (830 48)  (830 48)  routing T_15_3.lc_trk_g2_7 <X> T_15_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 48)  (831 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 48)  (832 48)  routing T_15_3.lc_trk_g2_7 <X> T_15_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 48)  (833 48)  routing T_15_3.lc_trk_g0_5 <X> T_15_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 48)  (834 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (837 48)  (837 48)  routing T_15_3.lc_trk_g1_5 <X> T_15_3.input_2_0
 (36 0)  (838 48)  (838 48)  LC_0 Logic Functioning bit
 (37 0)  (839 48)  (839 48)  LC_0 Logic Functioning bit
 (38 0)  (840 48)  (840 48)  LC_0 Logic Functioning bit
 (39 0)  (841 48)  (841 48)  LC_0 Logic Functioning bit
 (44 0)  (846 48)  (846 48)  LC_0 Logic Functioning bit
 (30 1)  (832 49)  (832 49)  routing T_15_3.lc_trk_g2_7 <X> T_15_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 49)  (834 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (836 49)  (836 49)  routing T_15_3.lc_trk_g1_5 <X> T_15_3.input_2_0
 (40 1)  (842 49)  (842 49)  LC_0 Logic Functioning bit
 (41 1)  (843 49)  (843 49)  LC_0 Logic Functioning bit
 (42 1)  (844 49)  (844 49)  LC_0 Logic Functioning bit
 (43 1)  (845 49)  (845 49)  LC_0 Logic Functioning bit
 (15 2)  (817 50)  (817 50)  routing T_15_3.lft_op_5 <X> T_15_3.lc_trk_g0_5
 (17 2)  (819 50)  (819 50)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (820 50)  (820 50)  routing T_15_3.lft_op_5 <X> T_15_3.lc_trk_g0_5
 (22 2)  (824 50)  (824 50)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (828 50)  (828 50)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (829 50)  (829 50)  routing T_15_3.lc_trk_g1_1 <X> T_15_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 50)  (831 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 50)  (834 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (839 50)  (839 50)  LC_1 Logic Functioning bit
 (39 2)  (841 50)  (841 50)  LC_1 Logic Functioning bit
 (44 2)  (846 50)  (846 50)  LC_1 Logic Functioning bit
 (17 3)  (819 51)  (819 51)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (824 51)  (824 51)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (826 51)  (826 51)  routing T_15_3.bot_op_6 <X> T_15_3.lc_trk_g0_6
 (26 3)  (828 51)  (828 51)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 51)  (831 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (843 51)  (843 51)  LC_1 Logic Functioning bit
 (43 3)  (845 51)  (845 51)  LC_1 Logic Functioning bit
 (53 3)  (855 51)  (855 51)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (817 52)  (817 52)  routing T_15_3.top_op_1 <X> T_15_3.lc_trk_g1_1
 (17 4)  (819 52)  (819 52)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (828 52)  (828 52)  routing T_15_3.lc_trk_g0_4 <X> T_15_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 52)  (829 52)  routing T_15_3.lc_trk_g1_6 <X> T_15_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 52)  (831 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 52)  (832 52)  routing T_15_3.lc_trk_g1_6 <X> T_15_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 52)  (834 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (839 52)  (839 52)  LC_2 Logic Functioning bit
 (39 4)  (841 52)  (841 52)  LC_2 Logic Functioning bit
 (44 4)  (846 52)  (846 52)  LC_2 Logic Functioning bit
 (46 4)  (848 52)  (848 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (806 53)  (806 53)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_h_r_3
 (18 5)  (820 53)  (820 53)  routing T_15_3.top_op_1 <X> T_15_3.lc_trk_g1_1
 (22 5)  (824 53)  (824 53)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (826 53)  (826 53)  routing T_15_3.bot_op_2 <X> T_15_3.lc_trk_g1_2
 (29 5)  (831 53)  (831 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 53)  (832 53)  routing T_15_3.lc_trk_g1_6 <X> T_15_3.wire_logic_cluster/lc_2/in_1
 (41 5)  (843 53)  (843 53)  LC_2 Logic Functioning bit
 (43 5)  (845 53)  (845 53)  LC_2 Logic Functioning bit
 (46 5)  (848 53)  (848 53)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 6)  (802 54)  (802 54)  routing T_15_3.glb_netwk_6 <X> T_15_3.glb2local_0
 (1 6)  (803 54)  (803 54)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (817 54)  (817 54)  routing T_15_3.lft_op_5 <X> T_15_3.lc_trk_g1_5
 (17 6)  (819 54)  (819 54)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (820 54)  (820 54)  routing T_15_3.lft_op_5 <X> T_15_3.lc_trk_g1_5
 (22 6)  (824 54)  (824 54)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (826 54)  (826 54)  routing T_15_3.bot_op_7 <X> T_15_3.lc_trk_g1_7
 (25 6)  (827 54)  (827 54)  routing T_15_3.sp4_h_r_14 <X> T_15_3.lc_trk_g1_6
 (28 6)  (830 54)  (830 54)  routing T_15_3.lc_trk_g2_0 <X> T_15_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 54)  (831 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 54)  (834 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (838 54)  (838 54)  LC_3 Logic Functioning bit
 (37 6)  (839 54)  (839 54)  LC_3 Logic Functioning bit
 (38 6)  (840 54)  (840 54)  LC_3 Logic Functioning bit
 (39 6)  (841 54)  (841 54)  LC_3 Logic Functioning bit
 (44 6)  (846 54)  (846 54)  LC_3 Logic Functioning bit
 (1 7)  (803 55)  (803 55)  routing T_15_3.glb_netwk_6 <X> T_15_3.glb2local_0
 (22 7)  (824 55)  (824 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (825 55)  (825 55)  routing T_15_3.sp4_h_r_14 <X> T_15_3.lc_trk_g1_6
 (24 7)  (826 55)  (826 55)  routing T_15_3.sp4_h_r_14 <X> T_15_3.lc_trk_g1_6
 (40 7)  (842 55)  (842 55)  LC_3 Logic Functioning bit
 (41 7)  (843 55)  (843 55)  LC_3 Logic Functioning bit
 (42 7)  (844 55)  (844 55)  LC_3 Logic Functioning bit
 (43 7)  (845 55)  (845 55)  LC_3 Logic Functioning bit
 (14 8)  (816 56)  (816 56)  routing T_15_3.rgt_op_0 <X> T_15_3.lc_trk_g2_0
 (26 8)  (828 56)  (828 56)  routing T_15_3.lc_trk_g0_4 <X> T_15_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (829 56)  (829 56)  routing T_15_3.lc_trk_g3_6 <X> T_15_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 56)  (830 56)  routing T_15_3.lc_trk_g3_6 <X> T_15_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 56)  (831 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 56)  (832 56)  routing T_15_3.lc_trk_g3_6 <X> T_15_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (834 56)  (834 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (839 56)  (839 56)  LC_4 Logic Functioning bit
 (39 8)  (841 56)  (841 56)  LC_4 Logic Functioning bit
 (44 8)  (846 56)  (846 56)  LC_4 Logic Functioning bit
 (15 9)  (817 57)  (817 57)  routing T_15_3.rgt_op_0 <X> T_15_3.lc_trk_g2_0
 (17 9)  (819 57)  (819 57)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (831 57)  (831 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 57)  (832 57)  routing T_15_3.lc_trk_g3_6 <X> T_15_3.wire_logic_cluster/lc_4/in_1
 (41 9)  (843 57)  (843 57)  LC_4 Logic Functioning bit
 (43 9)  (845 57)  (845 57)  LC_4 Logic Functioning bit
 (46 9)  (848 57)  (848 57)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (823 58)  (823 58)  routing T_15_3.rgt_op_7 <X> T_15_3.lc_trk_g2_7
 (22 10)  (824 58)  (824 58)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (826 58)  (826 58)  routing T_15_3.rgt_op_7 <X> T_15_3.lc_trk_g2_7
 (26 10)  (828 58)  (828 58)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_5/in_0
 (29 10)  (831 58)  (831 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 58)  (832 58)  routing T_15_3.lc_trk_g0_6 <X> T_15_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 58)  (834 58)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (839 58)  (839 58)  LC_5 Logic Functioning bit
 (39 10)  (841 58)  (841 58)  LC_5 Logic Functioning bit
 (44 10)  (846 58)  (846 58)  LC_5 Logic Functioning bit
 (26 11)  (828 59)  (828 59)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 59)  (831 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 59)  (832 59)  routing T_15_3.lc_trk_g0_6 <X> T_15_3.wire_logic_cluster/lc_5/in_1
 (41 11)  (843 59)  (843 59)  LC_5 Logic Functioning bit
 (43 11)  (845 59)  (845 59)  LC_5 Logic Functioning bit
 (46 11)  (848 59)  (848 59)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 12)  (802 60)  (802 60)  routing T_15_3.glb_netwk_6 <X> T_15_3.glb2local_3
 (1 12)  (803 60)  (803 60)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (12 12)  (814 60)  (814 60)  routing T_15_3.sp4_h_l_45 <X> T_15_3.sp4_h_r_11
 (26 12)  (828 60)  (828 60)  routing T_15_3.lc_trk_g0_4 <X> T_15_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (829 60)  (829 60)  routing T_15_3.lc_trk_g1_2 <X> T_15_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 60)  (831 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 60)  (834 60)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (839 60)  (839 60)  LC_6 Logic Functioning bit
 (39 12)  (841 60)  (841 60)  LC_6 Logic Functioning bit
 (44 12)  (846 60)  (846 60)  LC_6 Logic Functioning bit
 (53 12)  (855 60)  (855 60)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (1 13)  (803 61)  (803 61)  routing T_15_3.glb_netwk_6 <X> T_15_3.glb2local_3
 (4 13)  (806 61)  (806 61)  routing T_15_3.sp4_v_t_41 <X> T_15_3.sp4_h_r_9
 (13 13)  (815 61)  (815 61)  routing T_15_3.sp4_h_l_45 <X> T_15_3.sp4_h_r_11
 (29 13)  (831 61)  (831 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 61)  (832 61)  routing T_15_3.lc_trk_g1_2 <X> T_15_3.wire_logic_cluster/lc_6/in_1
 (41 13)  (843 61)  (843 61)  LC_6 Logic Functioning bit
 (43 13)  (845 61)  (845 61)  LC_6 Logic Functioning bit
 (25 14)  (827 62)  (827 62)  routing T_15_3.rgt_op_6 <X> T_15_3.lc_trk_g3_6
 (26 14)  (828 62)  (828 62)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 62)  (829 62)  routing T_15_3.lc_trk_g1_7 <X> T_15_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 62)  (831 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 62)  (832 62)  routing T_15_3.lc_trk_g1_7 <X> T_15_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 62)  (834 62)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (839 62)  (839 62)  LC_7 Logic Functioning bit
 (39 14)  (841 62)  (841 62)  LC_7 Logic Functioning bit
 (44 14)  (846 62)  (846 62)  LC_7 Logic Functioning bit
 (53 14)  (855 62)  (855 62)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (824 63)  (824 63)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (826 63)  (826 63)  routing T_15_3.rgt_op_6 <X> T_15_3.lc_trk_g3_6
 (26 15)  (828 63)  (828 63)  routing T_15_3.lc_trk_g0_7 <X> T_15_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 63)  (831 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 63)  (832 63)  routing T_15_3.lc_trk_g1_7 <X> T_15_3.wire_logic_cluster/lc_7/in_1
 (41 15)  (843 63)  (843 63)  LC_7 Logic Functioning bit
 (43 15)  (845 63)  (845 63)  LC_7 Logic Functioning bit


LogicTile_16_3

 (5 0)  (861 48)  (861 48)  routing T_16_3.sp4_v_t_37 <X> T_16_3.sp4_h_r_0
 (9 0)  (865 48)  (865 48)  routing T_16_3.sp4_v_t_36 <X> T_16_3.sp4_h_r_1
 (29 0)  (885 48)  (885 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 48)  (886 48)  routing T_16_3.lc_trk_g0_5 <X> T_16_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 48)  (888 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 48)  (889 48)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 48)  (890 48)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (893 48)  (893 48)  LC_0 Logic Functioning bit
 (42 0)  (898 48)  (898 48)  LC_0 Logic Functioning bit
 (43 0)  (899 48)  (899 48)  LC_0 Logic Functioning bit
 (45 0)  (901 48)  (901 48)  LC_0 Logic Functioning bit
 (26 1)  (882 49)  (882 49)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 49)  (883 49)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (884 49)  (884 49)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 49)  (885 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (887 49)  (887 49)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 49)  (888 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (890 49)  (890 49)  routing T_16_3.lc_trk_g1_3 <X> T_16_3.input_2_0
 (35 1)  (891 49)  (891 49)  routing T_16_3.lc_trk_g1_3 <X> T_16_3.input_2_0
 (42 1)  (898 49)  (898 49)  LC_0 Logic Functioning bit
 (0 2)  (856 50)  (856 50)  routing T_16_3.glb_netwk_7 <X> T_16_3.wire_logic_cluster/lc_7/clk
 (1 2)  (857 50)  (857 50)  routing T_16_3.glb_netwk_7 <X> T_16_3.wire_logic_cluster/lc_7/clk
 (2 2)  (858 50)  (858 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (873 50)  (873 50)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (883 50)  (883 50)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 50)  (884 50)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 50)  (885 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 50)  (888 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 50)  (890 50)  routing T_16_3.lc_trk_g1_3 <X> T_16_3.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 50)  (891 50)  routing T_16_3.lc_trk_g0_5 <X> T_16_3.input_2_1
 (39 2)  (895 50)  (895 50)  LC_1 Logic Functioning bit
 (46 2)  (902 50)  (902 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (856 51)  (856 51)  routing T_16_3.glb_netwk_7 <X> T_16_3.wire_logic_cluster/lc_7/clk
 (17 3)  (873 51)  (873 51)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (882 51)  (882 51)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 51)  (883 51)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 51)  (884 51)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 51)  (885 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 51)  (886 51)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (887 51)  (887 51)  routing T_16_3.lc_trk_g1_3 <X> T_16_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (888 51)  (888 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (892 51)  (892 51)  LC_1 Logic Functioning bit
 (38 3)  (894 51)  (894 51)  LC_1 Logic Functioning bit
 (39 3)  (895 51)  (895 51)  LC_1 Logic Functioning bit
 (5 4)  (861 52)  (861 52)  routing T_16_3.sp4_v_t_38 <X> T_16_3.sp4_h_r_3
 (9 4)  (865 52)  (865 52)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_h_r_4
 (12 4)  (868 52)  (868 52)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_r_5
 (14 4)  (870 52)  (870 52)  routing T_16_3.lft_op_0 <X> T_16_3.lc_trk_g1_0
 (21 4)  (877 52)  (877 52)  routing T_16_3.lft_op_3 <X> T_16_3.lc_trk_g1_3
 (22 4)  (878 52)  (878 52)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (880 52)  (880 52)  routing T_16_3.lft_op_3 <X> T_16_3.lc_trk_g1_3
 (26 4)  (882 52)  (882 52)  routing T_16_3.lc_trk_g2_6 <X> T_16_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (883 52)  (883 52)  routing T_16_3.lc_trk_g3_6 <X> T_16_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (884 52)  (884 52)  routing T_16_3.lc_trk_g3_6 <X> T_16_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 52)  (885 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 52)  (886 52)  routing T_16_3.lc_trk_g3_6 <X> T_16_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 52)  (888 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 52)  (889 52)  routing T_16_3.lc_trk_g2_3 <X> T_16_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 52)  (891 52)  routing T_16_3.lc_trk_g0_4 <X> T_16_3.input_2_2
 (40 4)  (896 52)  (896 52)  LC_2 Logic Functioning bit
 (15 5)  (871 53)  (871 53)  routing T_16_3.lft_op_0 <X> T_16_3.lc_trk_g1_0
 (17 5)  (873 53)  (873 53)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (878 53)  (878 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (879 53)  (879 53)  routing T_16_3.sp4_v_b_18 <X> T_16_3.lc_trk_g1_2
 (24 5)  (880 53)  (880 53)  routing T_16_3.sp4_v_b_18 <X> T_16_3.lc_trk_g1_2
 (26 5)  (882 53)  (882 53)  routing T_16_3.lc_trk_g2_6 <X> T_16_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 53)  (884 53)  routing T_16_3.lc_trk_g2_6 <X> T_16_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 53)  (885 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 53)  (886 53)  routing T_16_3.lc_trk_g3_6 <X> T_16_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (887 53)  (887 53)  routing T_16_3.lc_trk_g2_3 <X> T_16_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 53)  (888 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (0 6)  (856 54)  (856 54)  routing T_16_3.glb_netwk_6 <X> T_16_3.glb2local_0
 (1 6)  (857 54)  (857 54)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (870 54)  (870 54)  routing T_16_3.lft_op_4 <X> T_16_3.lc_trk_g1_4
 (17 6)  (873 54)  (873 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (874 54)  (874 54)  routing T_16_3.wire_logic_cluster/lc_5/out <X> T_16_3.lc_trk_g1_5
 (21 6)  (877 54)  (877 54)  routing T_16_3.wire_logic_cluster/lc_7/out <X> T_16_3.lc_trk_g1_7
 (22 6)  (878 54)  (878 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (882 54)  (882 54)  routing T_16_3.lc_trk_g2_7 <X> T_16_3.wire_logic_cluster/lc_3/in_0
 (28 6)  (884 54)  (884 54)  routing T_16_3.lc_trk_g2_2 <X> T_16_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 54)  (885 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (887 54)  (887 54)  routing T_16_3.lc_trk_g1_5 <X> T_16_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 54)  (888 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 54)  (890 54)  routing T_16_3.lc_trk_g1_5 <X> T_16_3.wire_logic_cluster/lc_3/in_3
 (37 6)  (893 54)  (893 54)  LC_3 Logic Functioning bit
 (50 6)  (906 54)  (906 54)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (857 55)  (857 55)  routing T_16_3.glb_netwk_6 <X> T_16_3.glb2local_0
 (15 7)  (871 55)  (871 55)  routing T_16_3.lft_op_4 <X> T_16_3.lc_trk_g1_4
 (17 7)  (873 55)  (873 55)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (882 55)  (882 55)  routing T_16_3.lc_trk_g2_7 <X> T_16_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 55)  (884 55)  routing T_16_3.lc_trk_g2_7 <X> T_16_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 55)  (885 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 55)  (886 55)  routing T_16_3.lc_trk_g2_2 <X> T_16_3.wire_logic_cluster/lc_3/in_1
 (0 8)  (856 56)  (856 56)  routing T_16_3.glb_netwk_6 <X> T_16_3.glb2local_1
 (1 8)  (857 56)  (857 56)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (9 8)  (865 56)  (865 56)  routing T_16_3.sp4_v_t_42 <X> T_16_3.sp4_h_r_7
 (21 8)  (877 56)  (877 56)  routing T_16_3.rgt_op_3 <X> T_16_3.lc_trk_g2_3
 (22 8)  (878 56)  (878 56)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (880 56)  (880 56)  routing T_16_3.rgt_op_3 <X> T_16_3.lc_trk_g2_3
 (25 8)  (881 56)  (881 56)  routing T_16_3.bnl_op_2 <X> T_16_3.lc_trk_g2_2
 (26 8)  (882 56)  (882 56)  routing T_16_3.lc_trk_g0_4 <X> T_16_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (883 56)  (883 56)  routing T_16_3.lc_trk_g1_0 <X> T_16_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 56)  (885 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 56)  (888 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 56)  (889 56)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 56)  (890 56)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_4/in_3
 (43 8)  (899 56)  (899 56)  LC_4 Logic Functioning bit
 (50 8)  (906 56)  (906 56)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (857 57)  (857 57)  routing T_16_3.glb_netwk_6 <X> T_16_3.glb2local_1
 (22 9)  (878 57)  (878 57)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (881 57)  (881 57)  routing T_16_3.bnl_op_2 <X> T_16_3.lc_trk_g2_2
 (29 9)  (885 57)  (885 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 57)  (887 57)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_4/in_3
 (38 9)  (894 57)  (894 57)  LC_4 Logic Functioning bit
 (41 9)  (897 57)  (897 57)  LC_4 Logic Functioning bit
 (43 9)  (899 57)  (899 57)  LC_4 Logic Functioning bit
 (46 9)  (902 57)  (902 57)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (877 58)  (877 58)  routing T_16_3.bnl_op_7 <X> T_16_3.lc_trk_g2_7
 (22 10)  (878 58)  (878 58)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (881 58)  (881 58)  routing T_16_3.bnl_op_6 <X> T_16_3.lc_trk_g2_6
 (27 10)  (883 58)  (883 58)  routing T_16_3.lc_trk_g3_1 <X> T_16_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 58)  (884 58)  routing T_16_3.lc_trk_g3_1 <X> T_16_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 58)  (885 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 58)  (887 58)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 58)  (888 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 58)  (890 58)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (21 11)  (877 59)  (877 59)  routing T_16_3.bnl_op_7 <X> T_16_3.lc_trk_g2_7
 (22 11)  (878 59)  (878 59)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (881 59)  (881 59)  routing T_16_3.bnl_op_6 <X> T_16_3.lc_trk_g2_6
 (27 11)  (883 59)  (883 59)  routing T_16_3.lc_trk_g3_0 <X> T_16_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 59)  (884 59)  routing T_16_3.lc_trk_g3_0 <X> T_16_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 59)  (885 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 59)  (887 59)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 59)  (888 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (890 59)  (890 59)  routing T_16_3.lc_trk_g1_2 <X> T_16_3.input_2_5
 (35 11)  (891 59)  (891 59)  routing T_16_3.lc_trk_g1_2 <X> T_16_3.input_2_5
 (40 11)  (896 59)  (896 59)  LC_5 Logic Functioning bit
 (14 12)  (870 60)  (870 60)  routing T_16_3.wire_logic_cluster/lc_0/out <X> T_16_3.lc_trk_g3_0
 (15 12)  (871 60)  (871 60)  routing T_16_3.tnl_op_1 <X> T_16_3.lc_trk_g3_1
 (17 12)  (873 60)  (873 60)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (877 60)  (877 60)  routing T_16_3.wire_logic_cluster/lc_3/out <X> T_16_3.lc_trk_g3_3
 (22 12)  (878 60)  (878 60)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (881 60)  (881 60)  routing T_16_3.sp4_h_r_34 <X> T_16_3.lc_trk_g3_2
 (31 12)  (887 60)  (887 60)  routing T_16_3.lc_trk_g1_4 <X> T_16_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 60)  (888 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (890 60)  (890 60)  routing T_16_3.lc_trk_g1_4 <X> T_16_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 60)  (892 60)  LC_6 Logic Functioning bit
 (37 12)  (893 60)  (893 60)  LC_6 Logic Functioning bit
 (38 12)  (894 60)  (894 60)  LC_6 Logic Functioning bit
 (39 12)  (895 60)  (895 60)  LC_6 Logic Functioning bit
 (45 12)  (901 60)  (901 60)  LC_6 Logic Functioning bit
 (17 13)  (873 61)  (873 61)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (874 61)  (874 61)  routing T_16_3.tnl_op_1 <X> T_16_3.lc_trk_g3_1
 (22 13)  (878 61)  (878 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (879 61)  (879 61)  routing T_16_3.sp4_h_r_34 <X> T_16_3.lc_trk_g3_2
 (24 13)  (880 61)  (880 61)  routing T_16_3.sp4_h_r_34 <X> T_16_3.lc_trk_g3_2
 (36 13)  (892 61)  (892 61)  LC_6 Logic Functioning bit
 (37 13)  (893 61)  (893 61)  LC_6 Logic Functioning bit
 (38 13)  (894 61)  (894 61)  LC_6 Logic Functioning bit
 (39 13)  (895 61)  (895 61)  LC_6 Logic Functioning bit
 (25 14)  (881 62)  (881 62)  routing T_16_3.wire_logic_cluster/lc_6/out <X> T_16_3.lc_trk_g3_6
 (29 14)  (885 62)  (885 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 62)  (886 62)  routing T_16_3.lc_trk_g0_4 <X> T_16_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 62)  (888 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 62)  (889 62)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 62)  (890 62)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 62)  (893 62)  LC_7 Logic Functioning bit
 (42 14)  (898 62)  (898 62)  LC_7 Logic Functioning bit
 (45 14)  (901 62)  (901 62)  LC_7 Logic Functioning bit
 (22 15)  (878 63)  (878 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (882 63)  (882 63)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 63)  (883 63)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 63)  (884 63)  routing T_16_3.lc_trk_g3_2 <X> T_16_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 63)  (885 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (887 63)  (887 63)  routing T_16_3.lc_trk_g3_3 <X> T_16_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (888 63)  (888 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (890 63)  (890 63)  routing T_16_3.lc_trk_g1_0 <X> T_16_3.input_2_7
 (36 15)  (892 63)  (892 63)  LC_7 Logic Functioning bit
 (42 15)  (898 63)  (898 63)  LC_7 Logic Functioning bit


LogicTile_17_3

 (26 0)  (936 48)  (936 48)  routing T_17_3.lc_trk_g0_4 <X> T_17_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 48)  (937 48)  routing T_17_3.lc_trk_g1_0 <X> T_17_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 48)  (939 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 48)  (942 48)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (947 48)  (947 48)  LC_0 Logic Functioning bit
 (39 0)  (949 48)  (949 48)  LC_0 Logic Functioning bit
 (45 0)  (955 48)  (955 48)  LC_0 Logic Functioning bit
 (29 1)  (939 49)  (939 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (951 49)  (951 49)  LC_0 Logic Functioning bit
 (43 1)  (953 49)  (953 49)  LC_0 Logic Functioning bit
 (48 1)  (958 49)  (958 49)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (959 49)  (959 49)  Carry_In_Mux bit 

 (0 2)  (910 50)  (910 50)  routing T_17_3.glb_netwk_7 <X> T_17_3.wire_logic_cluster/lc_7/clk
 (1 2)  (911 50)  (911 50)  routing T_17_3.glb_netwk_7 <X> T_17_3.wire_logic_cluster/lc_7/clk
 (2 2)  (912 50)  (912 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 51)  (910 51)  routing T_17_3.glb_netwk_7 <X> T_17_3.wire_logic_cluster/lc_7/clk
 (17 3)  (927 51)  (927 51)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (924 52)  (924 52)  routing T_17_3.wire_logic_cluster/lc_0/out <X> T_17_3.lc_trk_g1_0
 (17 5)  (927 53)  (927 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 6)  (910 54)  (910 54)  routing T_17_3.glb_netwk_6 <X> T_17_3.glb2local_0
 (1 6)  (911 54)  (911 54)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (941 54)  (941 54)  routing T_17_3.lc_trk_g2_4 <X> T_17_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 54)  (942 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 54)  (943 54)  routing T_17_3.lc_trk_g2_4 <X> T_17_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 54)  (946 54)  LC_3 Logic Functioning bit
 (37 6)  (947 54)  (947 54)  LC_3 Logic Functioning bit
 (38 6)  (948 54)  (948 54)  LC_3 Logic Functioning bit
 (39 6)  (949 54)  (949 54)  LC_3 Logic Functioning bit
 (45 6)  (955 54)  (955 54)  LC_3 Logic Functioning bit
 (1 7)  (911 55)  (911 55)  routing T_17_3.glb_netwk_6 <X> T_17_3.glb2local_0
 (36 7)  (946 55)  (946 55)  LC_3 Logic Functioning bit
 (37 7)  (947 55)  (947 55)  LC_3 Logic Functioning bit
 (38 7)  (948 55)  (948 55)  LC_3 Logic Functioning bit
 (39 7)  (949 55)  (949 55)  LC_3 Logic Functioning bit
 (47 7)  (957 55)  (957 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 10)  (924 58)  (924 58)  routing T_17_3.sp4_h_r_44 <X> T_17_3.lc_trk_g2_4
 (8 11)  (918 59)  (918 59)  routing T_17_3.sp4_h_r_7 <X> T_17_3.sp4_v_t_42
 (9 11)  (919 59)  (919 59)  routing T_17_3.sp4_h_r_7 <X> T_17_3.sp4_v_t_42
 (14 11)  (924 59)  (924 59)  routing T_17_3.sp4_h_r_44 <X> T_17_3.lc_trk_g2_4
 (15 11)  (925 59)  (925 59)  routing T_17_3.sp4_h_r_44 <X> T_17_3.lc_trk_g2_4
 (16 11)  (926 59)  (926 59)  routing T_17_3.sp4_h_r_44 <X> T_17_3.lc_trk_g2_4
 (17 11)  (927 59)  (927 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4


LogicTile_18_3

 (0 0)  (964 48)  (964 48)  Negative Clock bit

 (11 0)  (975 48)  (975 48)  routing T_18_3.sp4_v_t_43 <X> T_18_3.sp4_v_b_2
 (13 0)  (977 48)  (977 48)  routing T_18_3.sp4_v_t_43 <X> T_18_3.sp4_v_b_2
 (25 0)  (989 48)  (989 48)  routing T_18_3.sp4_v_b_2 <X> T_18_3.lc_trk_g0_2
 (22 1)  (986 49)  (986 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (987 49)  (987 49)  routing T_18_3.sp4_v_b_2 <X> T_18_3.lc_trk_g0_2
 (0 2)  (964 50)  (964 50)  routing T_18_3.glb_netwk_7 <X> T_18_3.wire_logic_cluster/lc_7/clk
 (1 2)  (965 50)  (965 50)  routing T_18_3.glb_netwk_7 <X> T_18_3.wire_logic_cluster/lc_7/clk
 (2 2)  (966 50)  (966 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (991 50)  (991 50)  routing T_18_3.lc_trk_g1_1 <X> T_18_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 50)  (993 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (995 50)  (995 50)  routing T_18_3.lc_trk_g3_7 <X> T_18_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 50)  (996 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 50)  (997 50)  routing T_18_3.lc_trk_g3_7 <X> T_18_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (998 50)  (998 50)  routing T_18_3.lc_trk_g3_7 <X> T_18_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 50)  (1000 50)  LC_1 Logic Functioning bit
 (38 2)  (1002 50)  (1002 50)  LC_1 Logic Functioning bit
 (45 2)  (1009 50)  (1009 50)  LC_1 Logic Functioning bit
 (46 2)  (1010 50)  (1010 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (964 51)  (964 51)  routing T_18_3.glb_netwk_7 <X> T_18_3.wire_logic_cluster/lc_7/clk
 (27 3)  (991 51)  (991 51)  routing T_18_3.lc_trk_g3_0 <X> T_18_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (992 51)  (992 51)  routing T_18_3.lc_trk_g3_0 <X> T_18_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 51)  (993 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (995 51)  (995 51)  routing T_18_3.lc_trk_g3_7 <X> T_18_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (1000 51)  (1000 51)  LC_1 Logic Functioning bit
 (37 3)  (1001 51)  (1001 51)  LC_1 Logic Functioning bit
 (38 3)  (1002 51)  (1002 51)  LC_1 Logic Functioning bit
 (39 3)  (1003 51)  (1003 51)  LC_1 Logic Functioning bit
 (41 3)  (1005 51)  (1005 51)  LC_1 Logic Functioning bit
 (43 3)  (1007 51)  (1007 51)  LC_1 Logic Functioning bit
 (1 4)  (965 52)  (965 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (981 52)  (981 52)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (982 52)  (982 52)  routing T_18_3.wire_logic_cluster/lc_1/out <X> T_18_3.lc_trk_g1_1
 (1 5)  (965 53)  (965 53)  routing T_18_3.lc_trk_g0_2 <X> T_18_3.wire_logic_cluster/lc_7/cen
 (21 6)  (985 54)  (985 54)  routing T_18_3.wire_logic_cluster/lc_7/out <X> T_18_3.lc_trk_g1_7
 (22 6)  (986 54)  (986 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 12)  (972 60)  (972 60)  routing T_18_3.sp4_v_b_10 <X> T_18_3.sp4_h_r_10
 (9 12)  (973 60)  (973 60)  routing T_18_3.sp4_v_b_10 <X> T_18_3.sp4_h_r_10
 (15 12)  (979 60)  (979 60)  routing T_18_3.tnr_op_1 <X> T_18_3.lc_trk_g3_1
 (17 12)  (981 60)  (981 60)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (17 13)  (981 61)  (981 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (985 62)  (985 62)  routing T_18_3.rgt_op_7 <X> T_18_3.lc_trk_g3_7
 (22 14)  (986 62)  (986 62)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (988 62)  (988 62)  routing T_18_3.rgt_op_7 <X> T_18_3.lc_trk_g3_7
 (27 14)  (991 62)  (991 62)  routing T_18_3.lc_trk_g1_7 <X> T_18_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 62)  (993 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 62)  (994 62)  routing T_18_3.lc_trk_g1_7 <X> T_18_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 62)  (996 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 62)  (997 62)  routing T_18_3.lc_trk_g3_1 <X> T_18_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (998 62)  (998 62)  routing T_18_3.lc_trk_g3_1 <X> T_18_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 62)  (1000 62)  LC_7 Logic Functioning bit
 (38 14)  (1002 62)  (1002 62)  LC_7 Logic Functioning bit
 (45 14)  (1009 62)  (1009 62)  LC_7 Logic Functioning bit
 (51 14)  (1015 62)  (1015 62)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (991 63)  (991 63)  routing T_18_3.lc_trk_g3_0 <X> T_18_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 63)  (992 63)  routing T_18_3.lc_trk_g3_0 <X> T_18_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 63)  (993 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 63)  (994 63)  routing T_18_3.lc_trk_g1_7 <X> T_18_3.wire_logic_cluster/lc_7/in_1
 (36 15)  (1000 63)  (1000 63)  LC_7 Logic Functioning bit
 (37 15)  (1001 63)  (1001 63)  LC_7 Logic Functioning bit
 (38 15)  (1002 63)  (1002 63)  LC_7 Logic Functioning bit
 (39 15)  (1003 63)  (1003 63)  LC_7 Logic Functioning bit
 (41 15)  (1005 63)  (1005 63)  LC_7 Logic Functioning bit
 (43 15)  (1007 63)  (1007 63)  LC_7 Logic Functioning bit


RAM_Tile_19_3

 (21 0)  (1039 48)  (1039 48)  routing T_19_3.sp4_v_b_3 <X> T_19_3.lc_trk_g0_3
 (22 0)  (1040 48)  (1040 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1041 48)  (1041 48)  routing T_19_3.sp4_v_b_3 <X> T_19_3.lc_trk_g0_3
 (7 1)  (1025 49)  (1025 49)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1044 49)  (1044 49)  routing T_19_3.lc_trk_g2_2 <X> T_19_3.input0_0
 (28 1)  (1046 49)  (1046 49)  routing T_19_3.lc_trk_g2_2 <X> T_19_3.input0_0
 (29 1)  (1047 49)  (1047 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1018 50)  (1018 50)  routing T_19_3.glb_netwk_7 <X> T_19_3.wire_bram/ram/RCLK
 (1 2)  (1019 50)  (1019 50)  routing T_19_3.glb_netwk_7 <X> T_19_3.wire_bram/ram/RCLK
 (2 2)  (1020 50)  (1020 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (27 2)  (1045 50)  (1045 50)  routing T_19_3.lc_trk_g3_7 <X> T_19_3.wire_bram/ram/WDATA_14
 (28 2)  (1046 50)  (1046 50)  routing T_19_3.lc_trk_g3_7 <X> T_19_3.wire_bram/ram/WDATA_14
 (29 2)  (1047 50)  (1047 50)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (1048 50)  (1048 50)  routing T_19_3.lc_trk_g3_7 <X> T_19_3.wire_bram/ram/WDATA_14
 (0 3)  (1018 51)  (1018 51)  routing T_19_3.glb_netwk_7 <X> T_19_3.wire_bram/ram/RCLK
 (26 3)  (1044 51)  (1044 51)  routing T_19_3.lc_trk_g0_3 <X> T_19_3.input0_1
 (29 3)  (1047 51)  (1047 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (30 3)  (1048 51)  (1048 51)  routing T_19_3.lc_trk_g3_7 <X> T_19_3.wire_bram/ram/WDATA_14
 (2 4)  (1020 52)  (1020 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (4 4)  (1022 52)  (1022 52)  routing T_19_3.sp4_h_l_44 <X> T_19_3.sp4_v_b_3
 (6 4)  (1024 52)  (1024 52)  routing T_19_3.sp4_h_l_44 <X> T_19_3.sp4_v_b_3
 (16 4)  (1034 52)  (1034 52)  routing T_19_3.sp4_v_b_9 <X> T_19_3.lc_trk_g1_1
 (17 4)  (1035 52)  (1035 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1036 52)  (1036 52)  routing T_19_3.sp4_v_b_9 <X> T_19_3.lc_trk_g1_1
 (26 4)  (1044 52)  (1044 52)  routing T_19_3.lc_trk_g2_6 <X> T_19_3.input0_2
 (4 5)  (1022 53)  (1022 53)  routing T_19_3.sp4_v_t_47 <X> T_19_3.sp4_h_r_3
 (5 5)  (1023 53)  (1023 53)  routing T_19_3.sp4_h_l_44 <X> T_19_3.sp4_v_b_3
 (8 5)  (1026 53)  (1026 53)  routing T_19_3.sp4_h_l_47 <X> T_19_3.sp4_v_b_4
 (9 5)  (1027 53)  (1027 53)  routing T_19_3.sp4_h_l_47 <X> T_19_3.sp4_v_b_4
 (10 5)  (1028 53)  (1028 53)  routing T_19_3.sp4_h_l_47 <X> T_19_3.sp4_v_b_4
 (18 5)  (1036 53)  (1036 53)  routing T_19_3.sp4_v_b_9 <X> T_19_3.lc_trk_g1_1
 (26 5)  (1044 53)  (1044 53)  routing T_19_3.lc_trk_g2_6 <X> T_19_3.input0_2
 (28 5)  (1046 53)  (1046 53)  routing T_19_3.lc_trk_g2_6 <X> T_19_3.input0_2
 (29 5)  (1047 53)  (1047 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (21 6)  (1039 54)  (1039 54)  routing T_19_3.sp4_h_r_23 <X> T_19_3.lc_trk_g1_7
 (22 6)  (1040 54)  (1040 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (1041 54)  (1041 54)  routing T_19_3.sp4_h_r_23 <X> T_19_3.lc_trk_g1_7
 (24 6)  (1042 54)  (1042 54)  routing T_19_3.sp4_h_r_23 <X> T_19_3.lc_trk_g1_7
 (26 6)  (1044 54)  (1044 54)  routing T_19_3.lc_trk_g3_4 <X> T_19_3.input0_3
 (27 6)  (1045 54)  (1045 54)  routing T_19_3.lc_trk_g3_3 <X> T_19_3.wire_bram/ram/WDATA_12
 (28 6)  (1046 54)  (1046 54)  routing T_19_3.lc_trk_g3_3 <X> T_19_3.wire_bram/ram/WDATA_12
 (29 6)  (1047 54)  (1047 54)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (21 7)  (1039 55)  (1039 55)  routing T_19_3.sp4_h_r_23 <X> T_19_3.lc_trk_g1_7
 (27 7)  (1045 55)  (1045 55)  routing T_19_3.lc_trk_g3_4 <X> T_19_3.input0_3
 (28 7)  (1046 55)  (1046 55)  routing T_19_3.lc_trk_g3_4 <X> T_19_3.input0_3
 (29 7)  (1047 55)  (1047 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (30 7)  (1048 55)  (1048 55)  routing T_19_3.lc_trk_g3_3 <X> T_19_3.wire_bram/ram/WDATA_12
 (8 8)  (1026 56)  (1026 56)  routing T_19_3.sp4_v_b_1 <X> T_19_3.sp4_h_r_7
 (9 8)  (1027 56)  (1027 56)  routing T_19_3.sp4_v_b_1 <X> T_19_3.sp4_h_r_7
 (10 8)  (1028 56)  (1028 56)  routing T_19_3.sp4_v_b_1 <X> T_19_3.sp4_h_r_7
 (13 8)  (1031 56)  (1031 56)  routing T_19_3.sp4_h_l_45 <X> T_19_3.sp4_v_b_8
 (14 8)  (1032 56)  (1032 56)  routing T_19_3.sp4_h_r_40 <X> T_19_3.lc_trk_g2_0
 (15 8)  (1033 56)  (1033 56)  routing T_19_3.sp4_h_l_28 <X> T_19_3.lc_trk_g2_1
 (16 8)  (1034 56)  (1034 56)  routing T_19_3.sp4_h_l_28 <X> T_19_3.lc_trk_g2_1
 (17 8)  (1035 56)  (1035 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1036 56)  (1036 56)  routing T_19_3.sp4_h_l_28 <X> T_19_3.lc_trk_g2_1
 (25 8)  (1043 56)  (1043 56)  routing T_19_3.sp4_h_r_42 <X> T_19_3.lc_trk_g2_2
 (8 9)  (1026 57)  (1026 57)  routing T_19_3.sp4_h_l_42 <X> T_19_3.sp4_v_b_7
 (9 9)  (1027 57)  (1027 57)  routing T_19_3.sp4_h_l_42 <X> T_19_3.sp4_v_b_7
 (12 9)  (1030 57)  (1030 57)  routing T_19_3.sp4_h_l_45 <X> T_19_3.sp4_v_b_8
 (14 9)  (1032 57)  (1032 57)  routing T_19_3.sp4_h_r_40 <X> T_19_3.lc_trk_g2_0
 (15 9)  (1033 57)  (1033 57)  routing T_19_3.sp4_h_r_40 <X> T_19_3.lc_trk_g2_0
 (16 9)  (1034 57)  (1034 57)  routing T_19_3.sp4_h_r_40 <X> T_19_3.lc_trk_g2_0
 (17 9)  (1035 57)  (1035 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (1036 57)  (1036 57)  routing T_19_3.sp4_h_l_28 <X> T_19_3.lc_trk_g2_1
 (22 9)  (1040 57)  (1040 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1041 57)  (1041 57)  routing T_19_3.sp4_h_r_42 <X> T_19_3.lc_trk_g2_2
 (24 9)  (1042 57)  (1042 57)  routing T_19_3.sp4_h_r_42 <X> T_19_3.lc_trk_g2_2
 (25 9)  (1043 57)  (1043 57)  routing T_19_3.sp4_h_r_42 <X> T_19_3.lc_trk_g2_2
 (28 9)  (1046 57)  (1046 57)  routing T_19_3.lc_trk_g2_0 <X> T_19_3.input0_4
 (29 9)  (1047 57)  (1047 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (14 10)  (1032 58)  (1032 58)  routing T_19_3.rgt_op_4 <X> T_19_3.lc_trk_g2_4
 (15 10)  (1033 58)  (1033 58)  routing T_19_3.sp4_h_r_37 <X> T_19_3.lc_trk_g2_5
 (16 10)  (1034 58)  (1034 58)  routing T_19_3.sp4_h_r_37 <X> T_19_3.lc_trk_g2_5
 (17 10)  (1035 58)  (1035 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1036 58)  (1036 58)  routing T_19_3.sp4_h_r_37 <X> T_19_3.lc_trk_g2_5
 (25 10)  (1043 58)  (1043 58)  routing T_19_3.sp4_h_l_27 <X> T_19_3.lc_trk_g2_6
 (27 10)  (1045 58)  (1045 58)  routing T_19_3.lc_trk_g1_7 <X> T_19_3.wire_bram/ram/WDATA_10
 (29 10)  (1047 58)  (1047 58)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_10
 (30 10)  (1048 58)  (1048 58)  routing T_19_3.lc_trk_g1_7 <X> T_19_3.wire_bram/ram/WDATA_10
 (15 11)  (1033 59)  (1033 59)  routing T_19_3.rgt_op_4 <X> T_19_3.lc_trk_g2_4
 (17 11)  (1035 59)  (1035 59)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1040 59)  (1040 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1041 59)  (1041 59)  routing T_19_3.sp4_h_l_27 <X> T_19_3.lc_trk_g2_6
 (24 11)  (1042 59)  (1042 59)  routing T_19_3.sp4_h_l_27 <X> T_19_3.lc_trk_g2_6
 (26 11)  (1044 59)  (1044 59)  routing T_19_3.lc_trk_g3_2 <X> T_19_3.input0_5
 (27 11)  (1045 59)  (1045 59)  routing T_19_3.lc_trk_g3_2 <X> T_19_3.input0_5
 (28 11)  (1046 59)  (1046 59)  routing T_19_3.lc_trk_g3_2 <X> T_19_3.input0_5
 (29 11)  (1047 59)  (1047 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (30 11)  (1048 59)  (1048 59)  routing T_19_3.lc_trk_g1_7 <X> T_19_3.wire_bram/ram/WDATA_10
 (4 12)  (1022 60)  (1022 60)  routing T_19_3.sp4_h_l_38 <X> T_19_3.sp4_v_b_9
 (6 12)  (1024 60)  (1024 60)  routing T_19_3.sp4_h_l_38 <X> T_19_3.sp4_v_b_9
 (13 12)  (1031 60)  (1031 60)  routing T_19_3.sp4_h_l_46 <X> T_19_3.sp4_v_b_11
 (22 12)  (1040 60)  (1040 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1043 60)  (1043 60)  routing T_19_3.sp4_v_b_34 <X> T_19_3.lc_trk_g3_2
 (5 13)  (1023 61)  (1023 61)  routing T_19_3.sp4_h_l_38 <X> T_19_3.sp4_v_b_9
 (8 13)  (1026 61)  (1026 61)  routing T_19_3.sp4_h_l_41 <X> T_19_3.sp4_v_b_10
 (9 13)  (1027 61)  (1027 61)  routing T_19_3.sp4_h_l_41 <X> T_19_3.sp4_v_b_10
 (10 13)  (1028 61)  (1028 61)  routing T_19_3.sp4_h_l_41 <X> T_19_3.sp4_v_b_10
 (12 13)  (1030 61)  (1030 61)  routing T_19_3.sp4_h_l_46 <X> T_19_3.sp4_v_b_11
 (21 13)  (1039 61)  (1039 61)  routing T_19_3.sp4_r_v_b_43 <X> T_19_3.lc_trk_g3_3
 (22 13)  (1040 61)  (1040 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1041 61)  (1041 61)  routing T_19_3.sp4_v_b_34 <X> T_19_3.lc_trk_g3_2
 (25 13)  (1043 61)  (1043 61)  routing T_19_3.sp4_v_b_34 <X> T_19_3.lc_trk_g3_2
 (27 13)  (1045 61)  (1045 61)  routing T_19_3.lc_trk_g1_1 <X> T_19_3.input0_6
 (29 13)  (1047 61)  (1047 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (0 14)  (1018 62)  (1018 62)  routing T_19_3.lc_trk_g3_5 <X> T_19_3.wire_bram/ram/RE
 (1 14)  (1019 62)  (1019 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1032 62)  (1032 62)  routing T_19_3.sp4_h_r_36 <X> T_19_3.lc_trk_g3_4
 (17 14)  (1035 62)  (1035 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1039 62)  (1039 62)  routing T_19_3.rgt_op_7 <X> T_19_3.lc_trk_g3_7
 (22 14)  (1040 62)  (1040 62)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1042 62)  (1042 62)  routing T_19_3.rgt_op_7 <X> T_19_3.lc_trk_g3_7
 (26 14)  (1044 62)  (1044 62)  routing T_19_3.lc_trk_g2_5 <X> T_19_3.input0_7
 (28 14)  (1046 62)  (1046 62)  routing T_19_3.lc_trk_g2_4 <X> T_19_3.wire_bram/ram/WDATA_8
 (29 14)  (1047 62)  (1047 62)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_8
 (30 14)  (1048 62)  (1048 62)  routing T_19_3.lc_trk_g2_4 <X> T_19_3.wire_bram/ram/WDATA_8
 (0 15)  (1018 63)  (1018 63)  routing T_19_3.lc_trk_g3_5 <X> T_19_3.wire_bram/ram/RE
 (1 15)  (1019 63)  (1019 63)  routing T_19_3.lc_trk_g3_5 <X> T_19_3.wire_bram/ram/RE
 (15 15)  (1033 63)  (1033 63)  routing T_19_3.sp4_h_r_36 <X> T_19_3.lc_trk_g3_4
 (16 15)  (1034 63)  (1034 63)  routing T_19_3.sp4_h_r_36 <X> T_19_3.lc_trk_g3_4
 (17 15)  (1035 63)  (1035 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (1046 63)  (1046 63)  routing T_19_3.lc_trk_g2_5 <X> T_19_3.input0_7
 (29 15)  (1047 63)  (1047 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1050 63)  (1050 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1051 63)  (1051 63)  routing T_19_3.lc_trk_g2_1 <X> T_19_3.input2_7


LogicTile_20_3

 (17 0)  (1077 48)  (1077 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1085 48)  (1085 48)  routing T_20_3.sp4_h_l_7 <X> T_20_3.lc_trk_g0_2
 (29 0)  (1089 48)  (1089 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1092 48)  (1092 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1094 48)  (1094 48)  routing T_20_3.lc_trk_g1_0 <X> T_20_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (1096 48)  (1096 48)  LC_0 Logic Functioning bit
 (37 0)  (1097 48)  (1097 48)  LC_0 Logic Functioning bit
 (38 0)  (1098 48)  (1098 48)  LC_0 Logic Functioning bit
 (39 0)  (1099 48)  (1099 48)  LC_0 Logic Functioning bit
 (41 0)  (1101 48)  (1101 48)  LC_0 Logic Functioning bit
 (43 0)  (1103 48)  (1103 48)  LC_0 Logic Functioning bit
 (45 0)  (1105 48)  (1105 48)  LC_0 Logic Functioning bit
 (18 1)  (1078 49)  (1078 49)  routing T_20_3.sp4_r_v_b_34 <X> T_20_3.lc_trk_g0_1
 (22 1)  (1082 49)  (1082 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1083 49)  (1083 49)  routing T_20_3.sp4_h_l_7 <X> T_20_3.lc_trk_g0_2
 (24 1)  (1084 49)  (1084 49)  routing T_20_3.sp4_h_l_7 <X> T_20_3.lc_trk_g0_2
 (25 1)  (1085 49)  (1085 49)  routing T_20_3.sp4_h_l_7 <X> T_20_3.lc_trk_g0_2
 (27 1)  (1087 49)  (1087 49)  routing T_20_3.lc_trk_g3_1 <X> T_20_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (1088 49)  (1088 49)  routing T_20_3.lc_trk_g3_1 <X> T_20_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (1089 49)  (1089 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1097 49)  (1097 49)  LC_0 Logic Functioning bit
 (39 1)  (1099 49)  (1099 49)  LC_0 Logic Functioning bit
 (0 2)  (1060 50)  (1060 50)  routing T_20_3.glb_netwk_7 <X> T_20_3.wire_logic_cluster/lc_7/clk
 (1 2)  (1061 50)  (1061 50)  routing T_20_3.glb_netwk_7 <X> T_20_3.wire_logic_cluster/lc_7/clk
 (2 2)  (1062 50)  (1062 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1085 50)  (1085 50)  routing T_20_3.sp4_h_r_14 <X> T_20_3.lc_trk_g0_6
 (0 3)  (1060 51)  (1060 51)  routing T_20_3.glb_netwk_7 <X> T_20_3.wire_logic_cluster/lc_7/clk
 (22 3)  (1082 51)  (1082 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1083 51)  (1083 51)  routing T_20_3.sp4_h_r_14 <X> T_20_3.lc_trk_g0_6
 (24 3)  (1084 51)  (1084 51)  routing T_20_3.sp4_h_r_14 <X> T_20_3.lc_trk_g0_6
 (14 4)  (1074 52)  (1074 52)  routing T_20_3.wire_logic_cluster/lc_0/out <X> T_20_3.lc_trk_g1_0
 (21 4)  (1081 52)  (1081 52)  routing T_20_3.wire_logic_cluster/lc_3/out <X> T_20_3.lc_trk_g1_3
 (22 4)  (1082 52)  (1082 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1089 52)  (1089 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1092 52)  (1092 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1093 52)  (1093 52)  routing T_20_3.lc_trk_g3_2 <X> T_20_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (1094 52)  (1094 52)  routing T_20_3.lc_trk_g3_2 <X> T_20_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (1096 52)  (1096 52)  LC_2 Logic Functioning bit
 (37 4)  (1097 52)  (1097 52)  LC_2 Logic Functioning bit
 (38 4)  (1098 52)  (1098 52)  LC_2 Logic Functioning bit
 (39 4)  (1099 52)  (1099 52)  LC_2 Logic Functioning bit
 (41 4)  (1101 52)  (1101 52)  LC_2 Logic Functioning bit
 (43 4)  (1103 52)  (1103 52)  LC_2 Logic Functioning bit
 (45 4)  (1105 52)  (1105 52)  LC_2 Logic Functioning bit
 (17 5)  (1077 53)  (1077 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1086 53)  (1086 53)  routing T_20_3.lc_trk_g0_2 <X> T_20_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (1089 53)  (1089 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1091 53)  (1091 53)  routing T_20_3.lc_trk_g3_2 <X> T_20_3.wire_logic_cluster/lc_2/in_3
 (37 5)  (1097 53)  (1097 53)  LC_2 Logic Functioning bit
 (39 5)  (1099 53)  (1099 53)  LC_2 Logic Functioning bit
 (51 5)  (1111 53)  (1111 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1074 54)  (1074 54)  routing T_20_3.wire_logic_cluster/lc_4/out <X> T_20_3.lc_trk_g1_4
 (16 6)  (1076 54)  (1076 54)  routing T_20_3.sp4_v_b_13 <X> T_20_3.lc_trk_g1_5
 (17 6)  (1077 54)  (1077 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1078 54)  (1078 54)  routing T_20_3.sp4_v_b_13 <X> T_20_3.lc_trk_g1_5
 (21 6)  (1081 54)  (1081 54)  routing T_20_3.wire_logic_cluster/lc_7/out <X> T_20_3.lc_trk_g1_7
 (22 6)  (1082 54)  (1082 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (1088 54)  (1088 54)  routing T_20_3.lc_trk_g2_4 <X> T_20_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (1089 54)  (1089 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1090 54)  (1090 54)  routing T_20_3.lc_trk_g2_4 <X> T_20_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (1092 54)  (1092 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1094 54)  (1094 54)  routing T_20_3.lc_trk_g1_3 <X> T_20_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (1096 54)  (1096 54)  LC_3 Logic Functioning bit
 (37 6)  (1097 54)  (1097 54)  LC_3 Logic Functioning bit
 (38 6)  (1098 54)  (1098 54)  LC_3 Logic Functioning bit
 (39 6)  (1099 54)  (1099 54)  LC_3 Logic Functioning bit
 (41 6)  (1101 54)  (1101 54)  LC_3 Logic Functioning bit
 (43 6)  (1103 54)  (1103 54)  LC_3 Logic Functioning bit
 (45 6)  (1105 54)  (1105 54)  LC_3 Logic Functioning bit
 (17 7)  (1077 55)  (1077 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1078 55)  (1078 55)  routing T_20_3.sp4_v_b_13 <X> T_20_3.lc_trk_g1_5
 (29 7)  (1089 55)  (1089 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1091 55)  (1091 55)  routing T_20_3.lc_trk_g1_3 <X> T_20_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (1096 55)  (1096 55)  LC_3 Logic Functioning bit
 (38 7)  (1098 55)  (1098 55)  LC_3 Logic Functioning bit
 (48 7)  (1108 55)  (1108 55)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (1073 56)  (1073 56)  routing T_20_3.sp4_h_l_45 <X> T_20_3.sp4_v_b_8
 (26 8)  (1086 56)  (1086 56)  routing T_20_3.lc_trk_g1_5 <X> T_20_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (1089 56)  (1089 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1091 56)  (1091 56)  routing T_20_3.lc_trk_g1_4 <X> T_20_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (1092 56)  (1092 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1094 56)  (1094 56)  routing T_20_3.lc_trk_g1_4 <X> T_20_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (1096 56)  (1096 56)  LC_4 Logic Functioning bit
 (37 8)  (1097 56)  (1097 56)  LC_4 Logic Functioning bit
 (38 8)  (1098 56)  (1098 56)  LC_4 Logic Functioning bit
 (39 8)  (1099 56)  (1099 56)  LC_4 Logic Functioning bit
 (41 8)  (1101 56)  (1101 56)  LC_4 Logic Functioning bit
 (43 8)  (1103 56)  (1103 56)  LC_4 Logic Functioning bit
 (45 8)  (1105 56)  (1105 56)  LC_4 Logic Functioning bit
 (12 9)  (1072 57)  (1072 57)  routing T_20_3.sp4_h_l_45 <X> T_20_3.sp4_v_b_8
 (27 9)  (1087 57)  (1087 57)  routing T_20_3.lc_trk_g1_5 <X> T_20_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (1089 57)  (1089 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1097 57)  (1097 57)  LC_4 Logic Functioning bit
 (39 9)  (1099 57)  (1099 57)  LC_4 Logic Functioning bit
 (17 11)  (1077 59)  (1077 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (1075 60)  (1075 60)  routing T_20_3.sp4_h_r_33 <X> T_20_3.lc_trk_g3_1
 (16 12)  (1076 60)  (1076 60)  routing T_20_3.sp4_h_r_33 <X> T_20_3.lc_trk_g3_1
 (17 12)  (1077 60)  (1077 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1078 60)  (1078 60)  routing T_20_3.sp4_h_r_33 <X> T_20_3.lc_trk_g3_1
 (25 12)  (1085 60)  (1085 60)  routing T_20_3.wire_logic_cluster/lc_2/out <X> T_20_3.lc_trk_g3_2
 (26 12)  (1086 60)  (1086 60)  routing T_20_3.lc_trk_g3_7 <X> T_20_3.wire_logic_cluster/lc_6/in_0
 (29 12)  (1089 60)  (1089 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1091 60)  (1091 60)  routing T_20_3.lc_trk_g3_6 <X> T_20_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (1092 60)  (1092 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1093 60)  (1093 60)  routing T_20_3.lc_trk_g3_6 <X> T_20_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (1094 60)  (1094 60)  routing T_20_3.lc_trk_g3_6 <X> T_20_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (1096 60)  (1096 60)  LC_6 Logic Functioning bit
 (37 12)  (1097 60)  (1097 60)  LC_6 Logic Functioning bit
 (38 12)  (1098 60)  (1098 60)  LC_6 Logic Functioning bit
 (39 12)  (1099 60)  (1099 60)  LC_6 Logic Functioning bit
 (41 12)  (1101 60)  (1101 60)  LC_6 Logic Functioning bit
 (43 12)  (1103 60)  (1103 60)  LC_6 Logic Functioning bit
 (45 12)  (1105 60)  (1105 60)  LC_6 Logic Functioning bit
 (22 13)  (1082 61)  (1082 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1086 61)  (1086 61)  routing T_20_3.lc_trk_g3_7 <X> T_20_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (1087 61)  (1087 61)  routing T_20_3.lc_trk_g3_7 <X> T_20_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (1088 61)  (1088 61)  routing T_20_3.lc_trk_g3_7 <X> T_20_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (1089 61)  (1089 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1091 61)  (1091 61)  routing T_20_3.lc_trk_g3_6 <X> T_20_3.wire_logic_cluster/lc_6/in_3
 (37 13)  (1097 61)  (1097 61)  LC_6 Logic Functioning bit
 (39 13)  (1099 61)  (1099 61)  LC_6 Logic Functioning bit
 (0 14)  (1060 62)  (1060 62)  routing T_20_3.glb_netwk_6 <X> T_20_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (1061 62)  (1061 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1082 62)  (1082 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1083 62)  (1083 62)  routing T_20_3.sp4_h_r_31 <X> T_20_3.lc_trk_g3_7
 (24 14)  (1084 62)  (1084 62)  routing T_20_3.sp4_h_r_31 <X> T_20_3.lc_trk_g3_7
 (25 14)  (1085 62)  (1085 62)  routing T_20_3.wire_logic_cluster/lc_6/out <X> T_20_3.lc_trk_g3_6
 (29 14)  (1089 62)  (1089 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1090 62)  (1090 62)  routing T_20_3.lc_trk_g0_6 <X> T_20_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (1091 62)  (1091 62)  routing T_20_3.lc_trk_g1_7 <X> T_20_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (1092 62)  (1092 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1094 62)  (1094 62)  routing T_20_3.lc_trk_g1_7 <X> T_20_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (1096 62)  (1096 62)  LC_7 Logic Functioning bit
 (37 14)  (1097 62)  (1097 62)  LC_7 Logic Functioning bit
 (38 14)  (1098 62)  (1098 62)  LC_7 Logic Functioning bit
 (39 14)  (1099 62)  (1099 62)  LC_7 Logic Functioning bit
 (41 14)  (1101 62)  (1101 62)  LC_7 Logic Functioning bit
 (43 14)  (1103 62)  (1103 62)  LC_7 Logic Functioning bit
 (45 14)  (1105 62)  (1105 62)  LC_7 Logic Functioning bit
 (0 15)  (1060 63)  (1060 63)  routing T_20_3.glb_netwk_6 <X> T_20_3.wire_logic_cluster/lc_7/s_r
 (21 15)  (1081 63)  (1081 63)  routing T_20_3.sp4_h_r_31 <X> T_20_3.lc_trk_g3_7
 (22 15)  (1082 63)  (1082 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1089 63)  (1089 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1090 63)  (1090 63)  routing T_20_3.lc_trk_g0_6 <X> T_20_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (1091 63)  (1091 63)  routing T_20_3.lc_trk_g1_7 <X> T_20_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (1096 63)  (1096 63)  LC_7 Logic Functioning bit
 (38 15)  (1098 63)  (1098 63)  LC_7 Logic Functioning bit


LogicTile_22_3

 (4 15)  (1172 63)  (1172 63)  routing T_22_3.sp4_v_b_4 <X> T_22_3.sp4_h_l_44


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_12_2

 (22 1)  (658 33)  (658 33)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (660 33)  (660 33)  routing T_12_2.top_op_2 <X> T_12_2.lc_trk_g0_2
 (25 1)  (661 33)  (661 33)  routing T_12_2.top_op_2 <X> T_12_2.lc_trk_g0_2
 (0 2)  (636 34)  (636 34)  routing T_12_2.glb_netwk_7 <X> T_12_2.wire_logic_cluster/lc_7/clk
 (1 2)  (637 34)  (637 34)  routing T_12_2.glb_netwk_7 <X> T_12_2.wire_logic_cluster/lc_7/clk
 (2 2)  (638 34)  (638 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (658 34)  (658 34)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (660 34)  (660 34)  routing T_12_2.top_op_7 <X> T_12_2.lc_trk_g0_7
 (0 3)  (636 35)  (636 35)  routing T_12_2.glb_netwk_7 <X> T_12_2.wire_logic_cluster/lc_7/clk
 (21 3)  (657 35)  (657 35)  routing T_12_2.top_op_7 <X> T_12_2.lc_trk_g0_7
 (15 4)  (651 36)  (651 36)  routing T_12_2.top_op_1 <X> T_12_2.lc_trk_g1_1
 (17 4)  (653 36)  (653 36)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (654 37)  (654 37)  routing T_12_2.top_op_1 <X> T_12_2.lc_trk_g1_1
 (14 6)  (650 38)  (650 38)  routing T_12_2.wire_logic_cluster/lc_4/out <X> T_12_2.lc_trk_g1_4
 (17 7)  (653 39)  (653 39)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 8)  (665 40)  (665 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 40)  (666 40)  routing T_12_2.lc_trk_g0_7 <X> T_12_2.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 40)  (667 40)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 40)  (668 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 40)  (670 40)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 40)  (672 40)  LC_4 Logic Functioning bit
 (38 8)  (674 40)  (674 40)  LC_4 Logic Functioning bit
 (43 8)  (679 40)  (679 40)  LC_4 Logic Functioning bit
 (45 8)  (681 40)  (681 40)  LC_4 Logic Functioning bit
 (52 8)  (688 40)  (688 40)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (663 41)  (663 41)  routing T_12_2.lc_trk_g1_1 <X> T_12_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 41)  (665 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 41)  (666 41)  routing T_12_2.lc_trk_g0_7 <X> T_12_2.wire_logic_cluster/lc_4/in_1
 (32 9)  (668 41)  (668 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (671 41)  (671 41)  routing T_12_2.lc_trk_g0_2 <X> T_12_2.input_2_4
 (36 9)  (672 41)  (672 41)  LC_4 Logic Functioning bit
 (37 9)  (673 41)  (673 41)  LC_4 Logic Functioning bit
 (39 9)  (675 41)  (675 41)  LC_4 Logic Functioning bit
 (43 9)  (679 41)  (679 41)  LC_4 Logic Functioning bit
 (51 9)  (687 41)  (687 41)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (689 41)  (689 41)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (31 12)  (667 44)  (667 44)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 44)  (668 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 44)  (670 44)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_6/in_3
 (40 12)  (676 44)  (676 44)  LC_6 Logic Functioning bit
 (41 12)  (677 44)  (677 44)  LC_6 Logic Functioning bit
 (42 12)  (678 44)  (678 44)  LC_6 Logic Functioning bit
 (43 12)  (679 44)  (679 44)  LC_6 Logic Functioning bit
 (45 12)  (681 44)  (681 44)  LC_6 Logic Functioning bit
 (40 13)  (676 45)  (676 45)  LC_6 Logic Functioning bit
 (41 13)  (677 45)  (677 45)  LC_6 Logic Functioning bit
 (42 13)  (678 45)  (678 45)  LC_6 Logic Functioning bit
 (43 13)  (679 45)  (679 45)  LC_6 Logic Functioning bit
 (46 13)  (682 45)  (682 45)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (689 45)  (689 45)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (636 46)  (636 46)  routing T_12_2.glb_netwk_6 <X> T_12_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 46)  (637 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 47)  (636 47)  routing T_12_2.glb_netwk_6 <X> T_12_2.wire_logic_cluster/lc_7/s_r


LogicTile_13_2

 (3 0)  (697 32)  (697 32)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_b_0
 (27 0)  (721 32)  (721 32)  routing T_13_2.lc_trk_g1_4 <X> T_13_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 32)  (723 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 32)  (724 32)  routing T_13_2.lc_trk_g1_4 <X> T_13_2.wire_logic_cluster/lc_0/in_1
 (31 0)  (725 32)  (725 32)  routing T_13_2.lc_trk_g0_7 <X> T_13_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 32)  (726 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (730 32)  (730 32)  LC_0 Logic Functioning bit
 (37 0)  (731 32)  (731 32)  LC_0 Logic Functioning bit
 (38 0)  (732 32)  (732 32)  LC_0 Logic Functioning bit
 (39 0)  (733 32)  (733 32)  LC_0 Logic Functioning bit
 (44 0)  (738 32)  (738 32)  LC_0 Logic Functioning bit
 (3 1)  (697 33)  (697 33)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_b_0
 (22 1)  (716 33)  (716 33)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (718 33)  (718 33)  routing T_13_2.bot_op_2 <X> T_13_2.lc_trk_g0_2
 (31 1)  (725 33)  (725 33)  routing T_13_2.lc_trk_g0_7 <X> T_13_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 33)  (726 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (728 33)  (728 33)  routing T_13_2.lc_trk_g1_1 <X> T_13_2.input_2_0
 (40 1)  (734 33)  (734 33)  LC_0 Logic Functioning bit
 (41 1)  (735 33)  (735 33)  LC_0 Logic Functioning bit
 (42 1)  (736 33)  (736 33)  LC_0 Logic Functioning bit
 (43 1)  (737 33)  (737 33)  LC_0 Logic Functioning bit
 (0 2)  (694 34)  (694 34)  routing T_13_2.glb_netwk_7 <X> T_13_2.wire_logic_cluster/lc_7/clk
 (1 2)  (695 34)  (695 34)  routing T_13_2.glb_netwk_7 <X> T_13_2.wire_logic_cluster/lc_7/clk
 (2 2)  (696 34)  (696 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (711 34)  (711 34)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (715 34)  (715 34)  routing T_13_2.sp4_v_b_7 <X> T_13_2.lc_trk_g0_7
 (22 2)  (716 34)  (716 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (717 34)  (717 34)  routing T_13_2.sp4_v_b_7 <X> T_13_2.lc_trk_g0_7
 (26 2)  (720 34)  (720 34)  routing T_13_2.lc_trk_g0_5 <X> T_13_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 34)  (721 34)  routing T_13_2.lc_trk_g3_1 <X> T_13_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 34)  (722 34)  routing T_13_2.lc_trk_g3_1 <X> T_13_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 34)  (723 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 34)  (726 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (731 34)  (731 34)  LC_1 Logic Functioning bit
 (39 2)  (733 34)  (733 34)  LC_1 Logic Functioning bit
 (44 2)  (738 34)  (738 34)  LC_1 Logic Functioning bit
 (45 2)  (739 34)  (739 34)  LC_1 Logic Functioning bit
 (47 2)  (741 34)  (741 34)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (694 35)  (694 35)  routing T_13_2.glb_netwk_7 <X> T_13_2.wire_logic_cluster/lc_7/clk
 (17 3)  (711 35)  (711 35)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (723 35)  (723 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (735 35)  (735 35)  LC_1 Logic Functioning bit
 (43 3)  (737 35)  (737 35)  LC_1 Logic Functioning bit
 (10 4)  (704 36)  (704 36)  routing T_13_2.sp4_v_t_46 <X> T_13_2.sp4_h_r_4
 (15 4)  (709 36)  (709 36)  routing T_13_2.bot_op_1 <X> T_13_2.lc_trk_g1_1
 (17 4)  (711 36)  (711 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (719 36)  (719 36)  routing T_13_2.wire_logic_cluster/lc_2/out <X> T_13_2.lc_trk_g1_2
 (26 4)  (720 36)  (720 36)  routing T_13_2.lc_trk_g0_4 <X> T_13_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 36)  (721 36)  routing T_13_2.lc_trk_g1_2 <X> T_13_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 36)  (723 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 36)  (726 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (731 36)  (731 36)  LC_2 Logic Functioning bit
 (39 4)  (733 36)  (733 36)  LC_2 Logic Functioning bit
 (44 4)  (738 36)  (738 36)  LC_2 Logic Functioning bit
 (45 4)  (739 36)  (739 36)  LC_2 Logic Functioning bit
 (46 4)  (740 36)  (740 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (10 5)  (704 37)  (704 37)  routing T_13_2.sp4_h_r_11 <X> T_13_2.sp4_v_b_4
 (22 5)  (716 37)  (716 37)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (723 37)  (723 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 37)  (724 37)  routing T_13_2.lc_trk_g1_2 <X> T_13_2.wire_logic_cluster/lc_2/in_1
 (41 5)  (735 37)  (735 37)  LC_2 Logic Functioning bit
 (43 5)  (737 37)  (737 37)  LC_2 Logic Functioning bit
 (0 6)  (694 38)  (694 38)  routing T_13_2.glb_netwk_6 <X> T_13_2.glb2local_0
 (1 6)  (695 38)  (695 38)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (17 6)  (711 38)  (711 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 38)  (712 38)  routing T_13_2.wire_logic_cluster/lc_5/out <X> T_13_2.lc_trk_g1_5
 (25 6)  (719 38)  (719 38)  routing T_13_2.wire_logic_cluster/lc_6/out <X> T_13_2.lc_trk_g1_6
 (29 6)  (723 38)  (723 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 38)  (726 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (730 38)  (730 38)  LC_3 Logic Functioning bit
 (37 6)  (731 38)  (731 38)  LC_3 Logic Functioning bit
 (38 6)  (732 38)  (732 38)  LC_3 Logic Functioning bit
 (39 6)  (733 38)  (733 38)  LC_3 Logic Functioning bit
 (44 6)  (738 38)  (738 38)  LC_3 Logic Functioning bit
 (1 7)  (695 39)  (695 39)  routing T_13_2.glb_netwk_6 <X> T_13_2.glb2local_0
 (15 7)  (709 39)  (709 39)  routing T_13_2.bot_op_4 <X> T_13_2.lc_trk_g1_4
 (17 7)  (711 39)  (711 39)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (716 39)  (716 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (724 39)  (724 39)  routing T_13_2.lc_trk_g0_2 <X> T_13_2.wire_logic_cluster/lc_3/in_1
 (40 7)  (734 39)  (734 39)  LC_3 Logic Functioning bit
 (41 7)  (735 39)  (735 39)  LC_3 Logic Functioning bit
 (42 7)  (736 39)  (736 39)  LC_3 Logic Functioning bit
 (43 7)  (737 39)  (737 39)  LC_3 Logic Functioning bit
 (0 8)  (694 40)  (694 40)  routing T_13_2.glb_netwk_6 <X> T_13_2.glb2local_1
 (1 8)  (695 40)  (695 40)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (8 8)  (702 40)  (702 40)  routing T_13_2.sp4_v_b_7 <X> T_13_2.sp4_h_r_7
 (9 8)  (703 40)  (703 40)  routing T_13_2.sp4_v_b_7 <X> T_13_2.sp4_h_r_7
 (26 8)  (720 40)  (720 40)  routing T_13_2.lc_trk_g0_4 <X> T_13_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 40)  (721 40)  routing T_13_2.lc_trk_g3_4 <X> T_13_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 40)  (722 40)  routing T_13_2.lc_trk_g3_4 <X> T_13_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 40)  (723 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 40)  (724 40)  routing T_13_2.lc_trk_g3_4 <X> T_13_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 40)  (726 40)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (731 40)  (731 40)  LC_4 Logic Functioning bit
 (39 8)  (733 40)  (733 40)  LC_4 Logic Functioning bit
 (44 8)  (738 40)  (738 40)  LC_4 Logic Functioning bit
 (45 8)  (739 40)  (739 40)  LC_4 Logic Functioning bit
 (47 8)  (741 40)  (741 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (1 9)  (695 41)  (695 41)  routing T_13_2.glb_netwk_6 <X> T_13_2.glb2local_1
 (29 9)  (723 41)  (723 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (735 41)  (735 41)  LC_4 Logic Functioning bit
 (43 9)  (737 41)  (737 41)  LC_4 Logic Functioning bit
 (26 10)  (720 42)  (720 42)  routing T_13_2.lc_trk_g0_5 <X> T_13_2.wire_logic_cluster/lc_5/in_0
 (27 10)  (721 42)  (721 42)  routing T_13_2.lc_trk_g1_5 <X> T_13_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 42)  (723 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 42)  (724 42)  routing T_13_2.lc_trk_g1_5 <X> T_13_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 42)  (726 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (731 42)  (731 42)  LC_5 Logic Functioning bit
 (39 10)  (733 42)  (733 42)  LC_5 Logic Functioning bit
 (44 10)  (738 42)  (738 42)  LC_5 Logic Functioning bit
 (45 10)  (739 42)  (739 42)  LC_5 Logic Functioning bit
 (29 11)  (723 43)  (723 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (735 43)  (735 43)  LC_5 Logic Functioning bit
 (43 11)  (737 43)  (737 43)  LC_5 Logic Functioning bit
 (46 11)  (740 43)  (740 43)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (742 43)  (742 43)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (711 44)  (711 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 44)  (712 44)  routing T_13_2.wire_logic_cluster/lc_1/out <X> T_13_2.lc_trk_g3_1
 (26 12)  (720 44)  (720 44)  routing T_13_2.lc_trk_g0_4 <X> T_13_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 44)  (721 44)  routing T_13_2.lc_trk_g1_6 <X> T_13_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 44)  (723 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 44)  (724 44)  routing T_13_2.lc_trk_g1_6 <X> T_13_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 44)  (726 44)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (731 44)  (731 44)  LC_6 Logic Functioning bit
 (39 12)  (733 44)  (733 44)  LC_6 Logic Functioning bit
 (44 12)  (738 44)  (738 44)  LC_6 Logic Functioning bit
 (45 12)  (739 44)  (739 44)  LC_6 Logic Functioning bit
 (47 12)  (741 44)  (741 44)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (723 45)  (723 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 45)  (724 45)  routing T_13_2.lc_trk_g1_6 <X> T_13_2.wire_logic_cluster/lc_6/in_1
 (41 13)  (735 45)  (735 45)  LC_6 Logic Functioning bit
 (43 13)  (737 45)  (737 45)  LC_6 Logic Functioning bit
 (14 14)  (708 46)  (708 46)  routing T_13_2.wire_logic_cluster/lc_4/out <X> T_13_2.lc_trk_g3_4
 (21 14)  (715 46)  (715 46)  routing T_13_2.wire_logic_cluster/lc_7/out <X> T_13_2.lc_trk_g3_7
 (22 14)  (716 46)  (716 46)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (720 46)  (720 46)  routing T_13_2.lc_trk_g0_5 <X> T_13_2.wire_logic_cluster/lc_7/in_0
 (27 14)  (721 46)  (721 46)  routing T_13_2.lc_trk_g3_7 <X> T_13_2.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 46)  (722 46)  routing T_13_2.lc_trk_g3_7 <X> T_13_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 46)  (723 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 46)  (724 46)  routing T_13_2.lc_trk_g3_7 <X> T_13_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 46)  (726 46)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (731 46)  (731 46)  LC_7 Logic Functioning bit
 (39 14)  (733 46)  (733 46)  LC_7 Logic Functioning bit
 (44 14)  (738 46)  (738 46)  LC_7 Logic Functioning bit
 (45 14)  (739 46)  (739 46)  LC_7 Logic Functioning bit
 (47 14)  (741 46)  (741 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (711 47)  (711 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (723 47)  (723 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 47)  (724 47)  routing T_13_2.lc_trk_g3_7 <X> T_13_2.wire_logic_cluster/lc_7/in_1
 (41 15)  (735 47)  (735 47)  LC_7 Logic Functioning bit
 (43 15)  (737 47)  (737 47)  LC_7 Logic Functioning bit


LogicTile_14_2

 (0 2)  (748 34)  (748 34)  routing T_14_2.glb_netwk_7 <X> T_14_2.wire_logic_cluster/lc_7/clk
 (1 2)  (749 34)  (749 34)  routing T_14_2.glb_netwk_7 <X> T_14_2.wire_logic_cluster/lc_7/clk
 (2 2)  (750 34)  (750 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (774 34)  (774 34)  routing T_14_2.lc_trk_g2_7 <X> T_14_2.wire_logic_cluster/lc_1/in_0
 (28 2)  (776 34)  (776 34)  routing T_14_2.lc_trk_g2_2 <X> T_14_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 34)  (777 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (779 34)  (779 34)  routing T_14_2.lc_trk_g3_7 <X> T_14_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 34)  (780 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 34)  (781 34)  routing T_14_2.lc_trk_g3_7 <X> T_14_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 34)  (782 34)  routing T_14_2.lc_trk_g3_7 <X> T_14_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 34)  (784 34)  LC_1 Logic Functioning bit
 (38 2)  (786 34)  (786 34)  LC_1 Logic Functioning bit
 (41 2)  (789 34)  (789 34)  LC_1 Logic Functioning bit
 (43 2)  (791 34)  (791 34)  LC_1 Logic Functioning bit
 (0 3)  (748 35)  (748 35)  routing T_14_2.glb_netwk_7 <X> T_14_2.wire_logic_cluster/lc_7/clk
 (26 3)  (774 35)  (774 35)  routing T_14_2.lc_trk_g2_7 <X> T_14_2.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 35)  (776 35)  routing T_14_2.lc_trk_g2_7 <X> T_14_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 35)  (777 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 35)  (778 35)  routing T_14_2.lc_trk_g2_2 <X> T_14_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 35)  (779 35)  routing T_14_2.lc_trk_g3_7 <X> T_14_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (784 35)  (784 35)  LC_1 Logic Functioning bit
 (38 3)  (786 35)  (786 35)  LC_1 Logic Functioning bit
 (46 3)  (794 35)  (794 35)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (795 35)  (795 35)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (799 35)  (799 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (776 36)  (776 36)  routing T_14_2.lc_trk_g2_1 <X> T_14_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 36)  (777 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 36)  (779 36)  routing T_14_2.lc_trk_g3_6 <X> T_14_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 36)  (780 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 36)  (781 36)  routing T_14_2.lc_trk_g3_6 <X> T_14_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 36)  (782 36)  routing T_14_2.lc_trk_g3_6 <X> T_14_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 36)  (784 36)  LC_2 Logic Functioning bit
 (37 4)  (785 36)  (785 36)  LC_2 Logic Functioning bit
 (39 4)  (787 36)  (787 36)  LC_2 Logic Functioning bit
 (40 4)  (788 36)  (788 36)  LC_2 Logic Functioning bit
 (42 4)  (790 36)  (790 36)  LC_2 Logic Functioning bit
 (43 4)  (791 36)  (791 36)  LC_2 Logic Functioning bit
 (45 4)  (793 36)  (793 36)  LC_2 Logic Functioning bit
 (50 4)  (798 36)  (798 36)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (800 36)  (800 36)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (775 37)  (775 37)  routing T_14_2.lc_trk_g3_1 <X> T_14_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 37)  (776 37)  routing T_14_2.lc_trk_g3_1 <X> T_14_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 37)  (777 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (779 37)  (779 37)  routing T_14_2.lc_trk_g3_6 <X> T_14_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (784 37)  (784 37)  LC_2 Logic Functioning bit
 (37 5)  (785 37)  (785 37)  LC_2 Logic Functioning bit
 (39 5)  (787 37)  (787 37)  LC_2 Logic Functioning bit
 (40 5)  (788 37)  (788 37)  LC_2 Logic Functioning bit
 (42 5)  (790 37)  (790 37)  LC_2 Logic Functioning bit
 (44 5)  (792 37)  (792 37)  LC_2 Logic Functioning bit
 (51 5)  (799 37)  (799 37)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (765 40)  (765 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (773 40)  (773 40)  routing T_14_2.wire_logic_cluster/lc_2/out <X> T_14_2.lc_trk_g2_2
 (18 9)  (766 41)  (766 41)  routing T_14_2.sp4_r_v_b_33 <X> T_14_2.lc_trk_g2_1
 (22 9)  (770 41)  (770 41)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (11 10)  (759 42)  (759 42)  routing T_14_2.sp4_h_r_2 <X> T_14_2.sp4_v_t_45
 (13 10)  (761 42)  (761 42)  routing T_14_2.sp4_h_r_2 <X> T_14_2.sp4_v_t_45
 (22 10)  (770 42)  (770 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (771 42)  (771 42)  routing T_14_2.sp4_v_b_47 <X> T_14_2.lc_trk_g2_7
 (24 10)  (772 42)  (772 42)  routing T_14_2.sp4_v_b_47 <X> T_14_2.lc_trk_g2_7
 (12 11)  (760 43)  (760 43)  routing T_14_2.sp4_h_r_2 <X> T_14_2.sp4_v_t_45
 (15 12)  (763 44)  (763 44)  routing T_14_2.sp4_v_t_28 <X> T_14_2.lc_trk_g3_1
 (16 12)  (764 44)  (764 44)  routing T_14_2.sp4_v_t_28 <X> T_14_2.lc_trk_g3_1
 (17 12)  (765 44)  (765 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (748 46)  (748 46)  routing T_14_2.glb_netwk_6 <X> T_14_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 46)  (749 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (769 46)  (769 46)  routing T_14_2.sp4_v_t_26 <X> T_14_2.lc_trk_g3_7
 (22 14)  (770 46)  (770 46)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (771 46)  (771 46)  routing T_14_2.sp4_v_t_26 <X> T_14_2.lc_trk_g3_7
 (25 14)  (773 46)  (773 46)  routing T_14_2.sp4_v_b_38 <X> T_14_2.lc_trk_g3_6
 (0 15)  (748 47)  (748 47)  routing T_14_2.glb_netwk_6 <X> T_14_2.wire_logic_cluster/lc_7/s_r
 (21 15)  (769 47)  (769 47)  routing T_14_2.sp4_v_t_26 <X> T_14_2.lc_trk_g3_7
 (22 15)  (770 47)  (770 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (771 47)  (771 47)  routing T_14_2.sp4_v_b_38 <X> T_14_2.lc_trk_g3_6
 (25 15)  (773 47)  (773 47)  routing T_14_2.sp4_v_b_38 <X> T_14_2.lc_trk_g3_6


LogicTile_15_2

 (4 1)  (806 33)  (806 33)  routing T_15_2.sp4_v_t_42 <X> T_15_2.sp4_h_r_0
 (0 2)  (802 34)  (802 34)  routing T_15_2.glb_netwk_7 <X> T_15_2.wire_logic_cluster/lc_7/clk
 (1 2)  (803 34)  (803 34)  routing T_15_2.glb_netwk_7 <X> T_15_2.wire_logic_cluster/lc_7/clk
 (2 2)  (804 34)  (804 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 34)  (817 34)  routing T_15_2.top_op_5 <X> T_15_2.lc_trk_g0_5
 (17 2)  (819 34)  (819 34)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (802 35)  (802 35)  routing T_15_2.glb_netwk_7 <X> T_15_2.wire_logic_cluster/lc_7/clk
 (8 3)  (810 35)  (810 35)  routing T_15_2.sp4_h_l_36 <X> T_15_2.sp4_v_t_36
 (18 3)  (820 35)  (820 35)  routing T_15_2.top_op_5 <X> T_15_2.lc_trk_g0_5
 (31 4)  (833 36)  (833 36)  routing T_15_2.lc_trk_g1_6 <X> T_15_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 36)  (834 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 36)  (836 36)  routing T_15_2.lc_trk_g1_6 <X> T_15_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 36)  (838 36)  LC_2 Logic Functioning bit
 (37 4)  (839 36)  (839 36)  LC_2 Logic Functioning bit
 (38 4)  (840 36)  (840 36)  LC_2 Logic Functioning bit
 (39 4)  (841 36)  (841 36)  LC_2 Logic Functioning bit
 (45 4)  (847 36)  (847 36)  LC_2 Logic Functioning bit
 (31 5)  (833 37)  (833 37)  routing T_15_2.lc_trk_g1_6 <X> T_15_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 37)  (838 37)  LC_2 Logic Functioning bit
 (37 5)  (839 37)  (839 37)  LC_2 Logic Functioning bit
 (38 5)  (840 37)  (840 37)  LC_2 Logic Functioning bit
 (39 5)  (841 37)  (841 37)  LC_2 Logic Functioning bit
 (22 6)  (824 38)  (824 38)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (826 38)  (826 38)  routing T_15_2.top_op_7 <X> T_15_2.lc_trk_g1_7
 (21 7)  (823 39)  (823 39)  routing T_15_2.top_op_7 <X> T_15_2.lc_trk_g1_7
 (22 7)  (824 39)  (824 39)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (826 39)  (826 39)  routing T_15_2.top_op_6 <X> T_15_2.lc_trk_g1_6
 (25 7)  (827 39)  (827 39)  routing T_15_2.top_op_6 <X> T_15_2.lc_trk_g1_6
 (11 8)  (813 40)  (813 40)  routing T_15_2.sp4_h_r_3 <X> T_15_2.sp4_v_b_8
 (6 10)  (808 42)  (808 42)  routing T_15_2.sp4_h_l_36 <X> T_15_2.sp4_v_t_43
 (31 12)  (833 44)  (833 44)  routing T_15_2.lc_trk_g0_5 <X> T_15_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 44)  (834 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (838 44)  (838 44)  LC_6 Logic Functioning bit
 (37 12)  (839 44)  (839 44)  LC_6 Logic Functioning bit
 (38 12)  (840 44)  (840 44)  LC_6 Logic Functioning bit
 (39 12)  (841 44)  (841 44)  LC_6 Logic Functioning bit
 (45 12)  (847 44)  (847 44)  LC_6 Logic Functioning bit
 (36 13)  (838 45)  (838 45)  LC_6 Logic Functioning bit
 (37 13)  (839 45)  (839 45)  LC_6 Logic Functioning bit
 (38 13)  (840 45)  (840 45)  LC_6 Logic Functioning bit
 (39 13)  (841 45)  (841 45)  LC_6 Logic Functioning bit
 (31 14)  (833 46)  (833 46)  routing T_15_2.lc_trk_g1_7 <X> T_15_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 46)  (834 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 46)  (836 46)  routing T_15_2.lc_trk_g1_7 <X> T_15_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 46)  (838 46)  LC_7 Logic Functioning bit
 (37 14)  (839 46)  (839 46)  LC_7 Logic Functioning bit
 (38 14)  (840 46)  (840 46)  LC_7 Logic Functioning bit
 (39 14)  (841 46)  (841 46)  LC_7 Logic Functioning bit
 (45 14)  (847 46)  (847 46)  LC_7 Logic Functioning bit
 (31 15)  (833 47)  (833 47)  routing T_15_2.lc_trk_g1_7 <X> T_15_2.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 47)  (838 47)  LC_7 Logic Functioning bit
 (37 15)  (839 47)  (839 47)  LC_7 Logic Functioning bit
 (38 15)  (840 47)  (840 47)  LC_7 Logic Functioning bit
 (39 15)  (841 47)  (841 47)  LC_7 Logic Functioning bit


LogicTile_16_2

 (0 2)  (856 34)  (856 34)  routing T_16_2.glb_netwk_7 <X> T_16_2.wire_logic_cluster/lc_7/clk
 (1 2)  (857 34)  (857 34)  routing T_16_2.glb_netwk_7 <X> T_16_2.wire_logic_cluster/lc_7/clk
 (2 2)  (858 34)  (858 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 35)  (856 35)  routing T_16_2.glb_netwk_7 <X> T_16_2.wire_logic_cluster/lc_7/clk
 (0 4)  (856 36)  (856 36)  routing T_16_2.lc_trk_g3_3 <X> T_16_2.wire_logic_cluster/lc_7/cen
 (1 4)  (857 36)  (857 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (856 37)  (856 37)  routing T_16_2.lc_trk_g3_3 <X> T_16_2.wire_logic_cluster/lc_7/cen
 (1 5)  (857 37)  (857 37)  routing T_16_2.lc_trk_g3_3 <X> T_16_2.wire_logic_cluster/lc_7/cen
 (11 5)  (867 37)  (867 37)  routing T_16_2.sp4_h_l_44 <X> T_16_2.sp4_h_r_5
 (13 5)  (869 37)  (869 37)  routing T_16_2.sp4_h_l_44 <X> T_16_2.sp4_h_r_5
 (6 6)  (862 38)  (862 38)  routing T_16_2.sp4_h_l_47 <X> T_16_2.sp4_v_t_38
 (15 6)  (871 38)  (871 38)  routing T_16_2.sp4_h_r_13 <X> T_16_2.lc_trk_g1_5
 (16 6)  (872 38)  (872 38)  routing T_16_2.sp4_h_r_13 <X> T_16_2.lc_trk_g1_5
 (17 6)  (873 38)  (873 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (874 38)  (874 38)  routing T_16_2.sp4_h_r_13 <X> T_16_2.lc_trk_g1_5
 (22 9)  (878 41)  (878 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (879 41)  (879 41)  routing T_16_2.sp4_h_l_15 <X> T_16_2.lc_trk_g2_2
 (24 9)  (880 41)  (880 41)  routing T_16_2.sp4_h_l_15 <X> T_16_2.lc_trk_g2_2
 (25 9)  (881 41)  (881 41)  routing T_16_2.sp4_h_l_15 <X> T_16_2.lc_trk_g2_2
 (22 12)  (878 44)  (878 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (879 44)  (879 44)  routing T_16_2.sp4_v_t_30 <X> T_16_2.lc_trk_g3_3
 (24 12)  (880 44)  (880 44)  routing T_16_2.sp4_v_t_30 <X> T_16_2.lc_trk_g3_3
 (12 13)  (868 45)  (868 45)  routing T_16_2.sp4_h_r_11 <X> T_16_2.sp4_v_b_11
 (0 14)  (856 46)  (856 46)  routing T_16_2.glb_netwk_6 <X> T_16_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 46)  (857 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (882 46)  (882 46)  routing T_16_2.lc_trk_g3_4 <X> T_16_2.wire_logic_cluster/lc_7/in_0
 (28 14)  (884 46)  (884 46)  routing T_16_2.lc_trk_g2_2 <X> T_16_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 46)  (885 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 46)  (887 46)  routing T_16_2.lc_trk_g1_5 <X> T_16_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 46)  (888 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 46)  (890 46)  routing T_16_2.lc_trk_g1_5 <X> T_16_2.wire_logic_cluster/lc_7/in_3
 (45 14)  (901 46)  (901 46)  LC_7 Logic Functioning bit
 (46 14)  (902 46)  (902 46)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (903 46)  (903 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (856 47)  (856 47)  routing T_16_2.glb_netwk_6 <X> T_16_2.wire_logic_cluster/lc_7/s_r
 (14 15)  (870 47)  (870 47)  routing T_16_2.sp4_r_v_b_44 <X> T_16_2.lc_trk_g3_4
 (17 15)  (873 47)  (873 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (883 47)  (883 47)  routing T_16_2.lc_trk_g3_4 <X> T_16_2.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 47)  (884 47)  routing T_16_2.lc_trk_g3_4 <X> T_16_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 47)  (885 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 47)  (886 47)  routing T_16_2.lc_trk_g2_2 <X> T_16_2.wire_logic_cluster/lc_7/in_1
 (41 15)  (897 47)  (897 47)  LC_7 Logic Functioning bit
 (43 15)  (899 47)  (899 47)  LC_7 Logic Functioning bit
 (46 15)  (902 47)  (902 47)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (903 47)  (903 47)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_2

 (9 0)  (919 32)  (919 32)  routing T_17_2.sp4_h_l_47 <X> T_17_2.sp4_h_r_1
 (10 0)  (920 32)  (920 32)  routing T_17_2.sp4_h_l_47 <X> T_17_2.sp4_h_r_1
 (28 0)  (938 32)  (938 32)  routing T_17_2.lc_trk_g2_7 <X> T_17_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 32)  (939 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 32)  (940 32)  routing T_17_2.lc_trk_g2_7 <X> T_17_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 32)  (942 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 32)  (943 32)  routing T_17_2.lc_trk_g2_1 <X> T_17_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 32)  (946 32)  LC_0 Logic Functioning bit
 (37 0)  (947 32)  (947 32)  LC_0 Logic Functioning bit
 (38 0)  (948 32)  (948 32)  LC_0 Logic Functioning bit
 (39 0)  (949 32)  (949 32)  LC_0 Logic Functioning bit
 (44 0)  (954 32)  (954 32)  LC_0 Logic Functioning bit
 (22 1)  (932 33)  (932 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (935 33)  (935 33)  routing T_17_2.sp4_r_v_b_33 <X> T_17_2.lc_trk_g0_2
 (30 1)  (940 33)  (940 33)  routing T_17_2.lc_trk_g2_7 <X> T_17_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 33)  (942 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (945 33)  (945 33)  routing T_17_2.lc_trk_g0_2 <X> T_17_2.input_2_0
 (40 1)  (950 33)  (950 33)  LC_0 Logic Functioning bit
 (41 1)  (951 33)  (951 33)  LC_0 Logic Functioning bit
 (42 1)  (952 33)  (952 33)  LC_0 Logic Functioning bit
 (43 1)  (953 33)  (953 33)  LC_0 Logic Functioning bit
 (0 2)  (910 34)  (910 34)  routing T_17_2.glb_netwk_7 <X> T_17_2.wire_logic_cluster/lc_7/clk
 (1 2)  (911 34)  (911 34)  routing T_17_2.glb_netwk_7 <X> T_17_2.wire_logic_cluster/lc_7/clk
 (2 2)  (912 34)  (912 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (932 34)  (932 34)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (936 34)  (936 34)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 34)  (937 34)  routing T_17_2.lc_trk_g3_1 <X> T_17_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 34)  (938 34)  routing T_17_2.lc_trk_g3_1 <X> T_17_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 34)  (939 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 34)  (942 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (947 34)  (947 34)  LC_1 Logic Functioning bit
 (39 2)  (949 34)  (949 34)  LC_1 Logic Functioning bit
 (44 2)  (954 34)  (954 34)  LC_1 Logic Functioning bit
 (45 2)  (955 34)  (955 34)  LC_1 Logic Functioning bit
 (0 3)  (910 35)  (910 35)  routing T_17_2.glb_netwk_7 <X> T_17_2.wire_logic_cluster/lc_7/clk
 (22 3)  (932 35)  (932 35)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (936 35)  (936 35)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 35)  (939 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (951 35)  (951 35)  LC_1 Logic Functioning bit
 (43 3)  (953 35)  (953 35)  LC_1 Logic Functioning bit
 (51 3)  (961 35)  (961 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (935 36)  (935 36)  routing T_17_2.wire_logic_cluster/lc_2/out <X> T_17_2.lc_trk_g1_2
 (26 4)  (936 36)  (936 36)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (937 36)  (937 36)  routing T_17_2.lc_trk_g1_2 <X> T_17_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 36)  (939 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 36)  (942 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (947 36)  (947 36)  LC_2 Logic Functioning bit
 (39 4)  (949 36)  (949 36)  LC_2 Logic Functioning bit
 (44 4)  (954 36)  (954 36)  LC_2 Logic Functioning bit
 (45 4)  (955 36)  (955 36)  LC_2 Logic Functioning bit
 (46 4)  (956 36)  (956 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (914 37)  (914 37)  routing T_17_2.sp4_h_l_42 <X> T_17_2.sp4_h_r_3
 (6 5)  (916 37)  (916 37)  routing T_17_2.sp4_h_l_42 <X> T_17_2.sp4_h_r_3
 (8 5)  (918 37)  (918 37)  routing T_17_2.sp4_h_l_41 <X> T_17_2.sp4_v_b_4
 (9 5)  (919 37)  (919 37)  routing T_17_2.sp4_h_l_41 <X> T_17_2.sp4_v_b_4
 (22 5)  (932 37)  (932 37)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (936 37)  (936 37)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 37)  (939 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 37)  (940 37)  routing T_17_2.lc_trk_g1_2 <X> T_17_2.wire_logic_cluster/lc_2/in_1
 (41 5)  (951 37)  (951 37)  LC_2 Logic Functioning bit
 (43 5)  (953 37)  (953 37)  LC_2 Logic Functioning bit
 (53 5)  (963 37)  (963 37)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (927 38)  (927 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (928 38)  (928 38)  routing T_17_2.wire_logic_cluster/lc_5/out <X> T_17_2.lc_trk_g1_5
 (25 6)  (935 38)  (935 38)  routing T_17_2.wire_logic_cluster/lc_6/out <X> T_17_2.lc_trk_g1_6
 (28 6)  (938 38)  (938 38)  routing T_17_2.lc_trk_g2_2 <X> T_17_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 38)  (939 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 38)  (942 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (946 38)  (946 38)  LC_3 Logic Functioning bit
 (37 6)  (947 38)  (947 38)  LC_3 Logic Functioning bit
 (38 6)  (948 38)  (948 38)  LC_3 Logic Functioning bit
 (39 6)  (949 38)  (949 38)  LC_3 Logic Functioning bit
 (44 6)  (954 38)  (954 38)  LC_3 Logic Functioning bit
 (22 7)  (932 39)  (932 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (940 39)  (940 39)  routing T_17_2.lc_trk_g2_2 <X> T_17_2.wire_logic_cluster/lc_3/in_1
 (40 7)  (950 39)  (950 39)  LC_3 Logic Functioning bit
 (41 7)  (951 39)  (951 39)  LC_3 Logic Functioning bit
 (42 7)  (952 39)  (952 39)  LC_3 Logic Functioning bit
 (43 7)  (953 39)  (953 39)  LC_3 Logic Functioning bit
 (17 8)  (927 40)  (927 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (935 40)  (935 40)  routing T_17_2.rgt_op_2 <X> T_17_2.lc_trk_g2_2
 (26 8)  (936 40)  (936 40)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (937 40)  (937 40)  routing T_17_2.lc_trk_g3_4 <X> T_17_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (938 40)  (938 40)  routing T_17_2.lc_trk_g3_4 <X> T_17_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 40)  (939 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 40)  (940 40)  routing T_17_2.lc_trk_g3_4 <X> T_17_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 40)  (942 40)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (947 40)  (947 40)  LC_4 Logic Functioning bit
 (39 8)  (949 40)  (949 40)  LC_4 Logic Functioning bit
 (44 8)  (954 40)  (954 40)  LC_4 Logic Functioning bit
 (45 8)  (955 40)  (955 40)  LC_4 Logic Functioning bit
 (18 9)  (928 41)  (928 41)  routing T_17_2.sp4_r_v_b_33 <X> T_17_2.lc_trk_g2_1
 (22 9)  (932 41)  (932 41)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (934 41)  (934 41)  routing T_17_2.rgt_op_2 <X> T_17_2.lc_trk_g2_2
 (26 9)  (936 41)  (936 41)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 41)  (939 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (951 41)  (951 41)  LC_4 Logic Functioning bit
 (43 9)  (953 41)  (953 41)  LC_4 Logic Functioning bit
 (51 9)  (961 41)  (961 41)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (0 10)  (910 42)  (910 42)  routing T_17_2.glb_netwk_6 <X> T_17_2.glb2local_2
 (1 10)  (911 42)  (911 42)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (21 10)  (931 42)  (931 42)  routing T_17_2.rgt_op_7 <X> T_17_2.lc_trk_g2_7
 (22 10)  (932 42)  (932 42)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (934 42)  (934 42)  routing T_17_2.rgt_op_7 <X> T_17_2.lc_trk_g2_7
 (26 10)  (936 42)  (936 42)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_5/in_0
 (27 10)  (937 42)  (937 42)  routing T_17_2.lc_trk_g1_5 <X> T_17_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 42)  (939 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 42)  (940 42)  routing T_17_2.lc_trk_g1_5 <X> T_17_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 42)  (942 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (947 42)  (947 42)  LC_5 Logic Functioning bit
 (39 10)  (949 42)  (949 42)  LC_5 Logic Functioning bit
 (44 10)  (954 42)  (954 42)  LC_5 Logic Functioning bit
 (45 10)  (955 42)  (955 42)  LC_5 Logic Functioning bit
 (1 11)  (911 43)  (911 43)  routing T_17_2.glb_netwk_6 <X> T_17_2.glb2local_2
 (26 11)  (936 43)  (936 43)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 43)  (939 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (951 43)  (951 43)  LC_5 Logic Functioning bit
 (43 11)  (953 43)  (953 43)  LC_5 Logic Functioning bit
 (51 11)  (961 43)  (961 43)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 12)  (910 44)  (910 44)  routing T_17_2.glb_netwk_6 <X> T_17_2.glb2local_3
 (1 12)  (911 44)  (911 44)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (927 44)  (927 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 44)  (928 44)  routing T_17_2.wire_logic_cluster/lc_1/out <X> T_17_2.lc_trk_g3_1
 (26 12)  (936 44)  (936 44)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 44)  (937 44)  routing T_17_2.lc_trk_g1_6 <X> T_17_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 44)  (939 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 44)  (940 44)  routing T_17_2.lc_trk_g1_6 <X> T_17_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 44)  (942 44)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (947 44)  (947 44)  LC_6 Logic Functioning bit
 (39 12)  (949 44)  (949 44)  LC_6 Logic Functioning bit
 (44 12)  (954 44)  (954 44)  LC_6 Logic Functioning bit
 (45 12)  (955 44)  (955 44)  LC_6 Logic Functioning bit
 (1 13)  (911 45)  (911 45)  routing T_17_2.glb_netwk_6 <X> T_17_2.glb2local_3
 (26 13)  (936 45)  (936 45)  routing T_17_2.lc_trk_g0_6 <X> T_17_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 45)  (939 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 45)  (940 45)  routing T_17_2.lc_trk_g1_6 <X> T_17_2.wire_logic_cluster/lc_6/in_1
 (41 13)  (951 45)  (951 45)  LC_6 Logic Functioning bit
 (43 13)  (953 45)  (953 45)  LC_6 Logic Functioning bit
 (51 13)  (961 45)  (961 45)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (924 46)  (924 46)  routing T_17_2.wire_logic_cluster/lc_4/out <X> T_17_2.lc_trk_g3_4
 (21 14)  (931 46)  (931 46)  routing T_17_2.wire_logic_cluster/lc_7/out <X> T_17_2.lc_trk_g3_7
 (22 14)  (932 46)  (932 46)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (936 46)  (936 46)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 46)  (937 46)  routing T_17_2.lc_trk_g3_7 <X> T_17_2.wire_logic_cluster/lc_7/in_1
 (28 14)  (938 46)  (938 46)  routing T_17_2.lc_trk_g3_7 <X> T_17_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 46)  (939 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 46)  (940 46)  routing T_17_2.lc_trk_g3_7 <X> T_17_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 46)  (942 46)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (947 46)  (947 46)  LC_7 Logic Functioning bit
 (39 14)  (949 46)  (949 46)  LC_7 Logic Functioning bit
 (44 14)  (954 46)  (954 46)  LC_7 Logic Functioning bit
 (45 14)  (955 46)  (955 46)  LC_7 Logic Functioning bit
 (53 14)  (963 46)  (963 46)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (927 47)  (927 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (936 47)  (936 47)  routing T_17_2.lc_trk_g0_7 <X> T_17_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 47)  (939 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 47)  (940 47)  routing T_17_2.lc_trk_g3_7 <X> T_17_2.wire_logic_cluster/lc_7/in_1
 (41 15)  (951 47)  (951 47)  LC_7 Logic Functioning bit
 (43 15)  (953 47)  (953 47)  LC_7 Logic Functioning bit


LogicTile_18_2

 (15 0)  (979 32)  (979 32)  routing T_18_2.lft_op_1 <X> T_18_2.lc_trk_g0_1
 (17 0)  (981 32)  (981 32)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (982 32)  (982 32)  routing T_18_2.lft_op_1 <X> T_18_2.lc_trk_g0_1
 (21 0)  (985 32)  (985 32)  routing T_18_2.lft_op_3 <X> T_18_2.lc_trk_g0_3
 (22 0)  (986 32)  (986 32)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (988 32)  (988 32)  routing T_18_2.lft_op_3 <X> T_18_2.lc_trk_g0_3
 (25 0)  (989 32)  (989 32)  routing T_18_2.wire_logic_cluster/lc_2/out <X> T_18_2.lc_trk_g0_2
 (26 0)  (990 32)  (990 32)  routing T_18_2.lc_trk_g1_5 <X> T_18_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (991 32)  (991 32)  routing T_18_2.lc_trk_g1_4 <X> T_18_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 32)  (993 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 32)  (994 32)  routing T_18_2.lc_trk_g1_4 <X> T_18_2.wire_logic_cluster/lc_0/in_1
 (31 0)  (995 32)  (995 32)  routing T_18_2.lc_trk_g0_5 <X> T_18_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 32)  (996 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (999 32)  (999 32)  routing T_18_2.lc_trk_g3_5 <X> T_18_2.input_2_0
 (40 0)  (1004 32)  (1004 32)  LC_0 Logic Functioning bit
 (22 1)  (986 33)  (986 33)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (991 33)  (991 33)  routing T_18_2.lc_trk_g1_5 <X> T_18_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 33)  (993 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (996 33)  (996 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (997 33)  (997 33)  routing T_18_2.lc_trk_g3_5 <X> T_18_2.input_2_0
 (34 1)  (998 33)  (998 33)  routing T_18_2.lc_trk_g3_5 <X> T_18_2.input_2_0
 (0 2)  (964 34)  (964 34)  routing T_18_2.glb_netwk_7 <X> T_18_2.wire_logic_cluster/lc_7/clk
 (1 2)  (965 34)  (965 34)  routing T_18_2.glb_netwk_7 <X> T_18_2.wire_logic_cluster/lc_7/clk
 (2 2)  (966 34)  (966 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (978 34)  (978 34)  routing T_18_2.wire_logic_cluster/lc_4/out <X> T_18_2.lc_trk_g0_4
 (17 2)  (981 34)  (981 34)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (985 34)  (985 34)  routing T_18_2.lft_op_7 <X> T_18_2.lc_trk_g0_7
 (22 2)  (986 34)  (986 34)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (988 34)  (988 34)  routing T_18_2.lft_op_7 <X> T_18_2.lc_trk_g0_7
 (25 2)  (989 34)  (989 34)  routing T_18_2.lft_op_6 <X> T_18_2.lc_trk_g0_6
 (26 2)  (990 34)  (990 34)  routing T_18_2.lc_trk_g0_7 <X> T_18_2.wire_logic_cluster/lc_1/in_0
 (29 2)  (993 34)  (993 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 34)  (994 34)  routing T_18_2.lc_trk_g0_6 <X> T_18_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (995 34)  (995 34)  routing T_18_2.lc_trk_g0_4 <X> T_18_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 34)  (996 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1001 34)  (1001 34)  LC_1 Logic Functioning bit
 (50 2)  (1014 34)  (1014 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (964 35)  (964 35)  routing T_18_2.glb_netwk_7 <X> T_18_2.wire_logic_cluster/lc_7/clk
 (17 3)  (981 35)  (981 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (986 35)  (986 35)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (988 35)  (988 35)  routing T_18_2.lft_op_6 <X> T_18_2.lc_trk_g0_6
 (26 3)  (990 35)  (990 35)  routing T_18_2.lc_trk_g0_7 <X> T_18_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 35)  (993 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (994 35)  (994 35)  routing T_18_2.lc_trk_g0_6 <X> T_18_2.wire_logic_cluster/lc_1/in_1
 (14 4)  (978 36)  (978 36)  routing T_18_2.lft_op_0 <X> T_18_2.lc_trk_g1_0
 (17 4)  (981 36)  (981 36)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (982 36)  (982 36)  routing T_18_2.wire_logic_cluster/lc_1/out <X> T_18_2.lc_trk_g1_1
 (29 4)  (993 36)  (993 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 36)  (994 36)  routing T_18_2.lc_trk_g0_5 <X> T_18_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (996 36)  (996 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1001 36)  (1001 36)  LC_2 Logic Functioning bit
 (39 4)  (1003 36)  (1003 36)  LC_2 Logic Functioning bit
 (45 4)  (1009 36)  (1009 36)  LC_2 Logic Functioning bit
 (50 4)  (1014 36)  (1014 36)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (979 37)  (979 37)  routing T_18_2.lft_op_0 <X> T_18_2.lc_trk_g1_0
 (17 5)  (981 37)  (981 37)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (991 37)  (991 37)  routing T_18_2.lc_trk_g3_1 <X> T_18_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 37)  (992 37)  routing T_18_2.lc_trk_g3_1 <X> T_18_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 37)  (993 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (995 37)  (995 37)  routing T_18_2.lc_trk_g0_3 <X> T_18_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (1000 37)  (1000 37)  LC_2 Logic Functioning bit
 (39 5)  (1003 37)  (1003 37)  LC_2 Logic Functioning bit
 (53 5)  (1017 37)  (1017 37)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (978 38)  (978 38)  routing T_18_2.lft_op_4 <X> T_18_2.lc_trk_g1_4
 (15 6)  (979 38)  (979 38)  routing T_18_2.lft_op_5 <X> T_18_2.lc_trk_g1_5
 (17 6)  (981 38)  (981 38)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (982 38)  (982 38)  routing T_18_2.lft_op_5 <X> T_18_2.lc_trk_g1_5
 (15 7)  (979 39)  (979 39)  routing T_18_2.lft_op_4 <X> T_18_2.lc_trk_g1_4
 (17 7)  (981 39)  (981 39)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (0 8)  (964 40)  (964 40)  routing T_18_2.glb_netwk_6 <X> T_18_2.glb2local_1
 (1 8)  (965 40)  (965 40)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (4 8)  (968 40)  (968 40)  routing T_18_2.sp4_h_l_43 <X> T_18_2.sp4_v_b_6
 (29 8)  (993 40)  (993 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (995 40)  (995 40)  routing T_18_2.lc_trk_g2_7 <X> T_18_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 40)  (996 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 40)  (997 40)  routing T_18_2.lc_trk_g2_7 <X> T_18_2.wire_logic_cluster/lc_4/in_3
 (1 9)  (965 41)  (965 41)  routing T_18_2.glb_netwk_6 <X> T_18_2.glb2local_1
 (5 9)  (969 41)  (969 41)  routing T_18_2.sp4_h_l_43 <X> T_18_2.sp4_v_b_6
 (14 9)  (978 41)  (978 41)  routing T_18_2.tnl_op_0 <X> T_18_2.lc_trk_g2_0
 (15 9)  (979 41)  (979 41)  routing T_18_2.tnl_op_0 <X> T_18_2.lc_trk_g2_0
 (17 9)  (981 41)  (981 41)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (990 41)  (990 41)  routing T_18_2.lc_trk_g0_2 <X> T_18_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 41)  (993 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 41)  (995 41)  routing T_18_2.lc_trk_g2_7 <X> T_18_2.wire_logic_cluster/lc_4/in_3
 (32 9)  (996 41)  (996 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (997 41)  (997 41)  routing T_18_2.lc_trk_g2_0 <X> T_18_2.input_2_4
 (40 9)  (1004 41)  (1004 41)  LC_4 Logic Functioning bit
 (21 10)  (985 42)  (985 42)  routing T_18_2.wire_logic_cluster/lc_7/out <X> T_18_2.lc_trk_g2_7
 (22 10)  (986 42)  (986 42)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (16 12)  (980 44)  (980 44)  routing T_18_2.sp4_v_b_33 <X> T_18_2.lc_trk_g3_1
 (17 12)  (981 44)  (981 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (982 44)  (982 44)  routing T_18_2.sp4_v_b_33 <X> T_18_2.lc_trk_g3_1
 (18 13)  (982 45)  (982 45)  routing T_18_2.sp4_v_b_33 <X> T_18_2.lc_trk_g3_1
 (16 14)  (980 46)  (980 46)  routing T_18_2.sp4_v_b_37 <X> T_18_2.lc_trk_g3_5
 (17 14)  (981 46)  (981 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (982 46)  (982 46)  routing T_18_2.sp4_v_b_37 <X> T_18_2.lc_trk_g3_5
 (27 14)  (991 46)  (991 46)  routing T_18_2.lc_trk_g1_1 <X> T_18_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 46)  (993 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 46)  (996 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 46)  (997 46)  routing T_18_2.lc_trk_g3_1 <X> T_18_2.wire_logic_cluster/lc_7/in_3
 (34 14)  (998 46)  (998 46)  routing T_18_2.lc_trk_g3_1 <X> T_18_2.wire_logic_cluster/lc_7/in_3
 (35 14)  (999 46)  (999 46)  routing T_18_2.lc_trk_g0_5 <X> T_18_2.input_2_7
 (41 14)  (1005 46)  (1005 46)  LC_7 Logic Functioning bit
 (43 14)  (1007 46)  (1007 46)  LC_7 Logic Functioning bit
 (45 14)  (1009 46)  (1009 46)  LC_7 Logic Functioning bit
 (53 14)  (1017 46)  (1017 46)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (982 47)  (982 47)  routing T_18_2.sp4_v_b_37 <X> T_18_2.lc_trk_g3_5
 (27 15)  (991 47)  (991 47)  routing T_18_2.lc_trk_g1_0 <X> T_18_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 47)  (993 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (996 47)  (996 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (1003 47)  (1003 47)  LC_7 Logic Functioning bit
 (40 15)  (1004 47)  (1004 47)  LC_7 Logic Functioning bit


RAM_Tile_19_2

 (0 0)  (1018 32)  (1018 32)  Negative Clock bit

 (7 1)  (1025 33)  (1025 33)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1040 33)  (1040 33)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1041 33)  (1041 33)  routing T_19_2.sp12_h_r_18 <X> T_19_2.lc_trk_g0_2
 (25 1)  (1043 33)  (1043 33)  routing T_19_2.sp12_h_r_18 <X> T_19_2.lc_trk_g0_2
 (26 1)  (1044 33)  (1044 33)  routing T_19_2.lc_trk_g0_2 <X> T_19_2.input0_0
 (29 1)  (1047 33)  (1047 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1018 34)  (1018 34)  routing T_19_2.glb_netwk_7 <X> T_19_2.wire_bram/ram/WCLK
 (1 2)  (1019 34)  (1019 34)  routing T_19_2.glb_netwk_7 <X> T_19_2.wire_bram/ram/WCLK
 (2 2)  (1020 34)  (1020 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (0 3)  (1018 35)  (1018 35)  routing T_19_2.glb_netwk_7 <X> T_19_2.wire_bram/ram/WCLK
 (7 3)  (1025 35)  (1025 35)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1040 35)  (1040 35)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1041 35)  (1041 35)  routing T_19_2.sp12_h_l_21 <X> T_19_2.lc_trk_g0_6
 (25 3)  (1043 35)  (1043 35)  routing T_19_2.sp12_h_l_21 <X> T_19_2.lc_trk_g0_6
 (27 3)  (1045 35)  (1045 35)  routing T_19_2.lc_trk_g1_0 <X> T_19_2.input0_1
 (29 3)  (1047 35)  (1047 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (0 4)  (1018 36)  (1018 36)  routing T_19_2.lc_trk_g3_3 <X> T_19_2.wire_bram/ram/WCLKE
 (1 4)  (1019 36)  (1019 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (1018 37)  (1018 37)  routing T_19_2.lc_trk_g3_3 <X> T_19_2.wire_bram/ram/WCLKE
 (1 5)  (1019 37)  (1019 37)  routing T_19_2.lc_trk_g3_3 <X> T_19_2.wire_bram/ram/WCLKE
 (14 5)  (1032 37)  (1032 37)  routing T_19_2.sp12_h_r_16 <X> T_19_2.lc_trk_g1_0
 (16 5)  (1034 37)  (1034 37)  routing T_19_2.sp12_h_r_16 <X> T_19_2.lc_trk_g1_0
 (17 5)  (1035 37)  (1035 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (1045 37)  (1045 37)  routing T_19_2.lc_trk_g3_1 <X> T_19_2.input0_2
 (28 5)  (1046 37)  (1046 37)  routing T_19_2.lc_trk_g3_1 <X> T_19_2.input0_2
 (29 5)  (1047 37)  (1047 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1035 38)  (1035 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1044 38)  (1044 38)  routing T_19_2.lc_trk_g1_4 <X> T_19_2.input0_3
 (16 7)  (1034 39)  (1034 39)  routing T_19_2.sp12_h_r_12 <X> T_19_2.lc_trk_g1_4
 (17 7)  (1035 39)  (1035 39)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1036 39)  (1036 39)  routing T_19_2.sp4_r_v_b_29 <X> T_19_2.lc_trk_g1_5
 (22 7)  (1040 39)  (1040 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1041 39)  (1041 39)  routing T_19_2.sp4_v_b_22 <X> T_19_2.lc_trk_g1_6
 (24 7)  (1042 39)  (1042 39)  routing T_19_2.sp4_v_b_22 <X> T_19_2.lc_trk_g1_6
 (27 7)  (1045 39)  (1045 39)  routing T_19_2.lc_trk_g1_4 <X> T_19_2.input0_3
 (29 7)  (1047 39)  (1047 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (26 8)  (1044 40)  (1044 40)  routing T_19_2.lc_trk_g3_7 <X> T_19_2.input0_4
 (26 9)  (1044 41)  (1044 41)  routing T_19_2.lc_trk_g3_7 <X> T_19_2.input0_4
 (27 9)  (1045 41)  (1045 41)  routing T_19_2.lc_trk_g3_7 <X> T_19_2.input0_4
 (28 9)  (1046 41)  (1046 41)  routing T_19_2.lc_trk_g3_7 <X> T_19_2.input0_4
 (29 9)  (1047 41)  (1047 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (22 11)  (1040 43)  (1040 43)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1041 43)  (1041 43)  routing T_19_2.sp12_v_t_21 <X> T_19_2.lc_trk_g2_6
 (25 11)  (1043 43)  (1043 43)  routing T_19_2.sp12_v_t_21 <X> T_19_2.lc_trk_g2_6
 (27 11)  (1045 43)  (1045 43)  routing T_19_2.lc_trk_g3_0 <X> T_19_2.input0_5
 (28 11)  (1046 43)  (1046 43)  routing T_19_2.lc_trk_g3_0 <X> T_19_2.input0_5
 (29 11)  (1047 43)  (1047 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (4 12)  (1022 44)  (1022 44)  routing T_19_2.sp4_h_l_38 <X> T_19_2.sp4_v_b_9
 (6 12)  (1024 44)  (1024 44)  routing T_19_2.sp4_h_l_38 <X> T_19_2.sp4_v_b_9
 (14 12)  (1032 44)  (1032 44)  routing T_19_2.sp4_h_l_29 <X> T_19_2.lc_trk_g3_0
 (15 12)  (1033 44)  (1033 44)  routing T_19_2.sp4_h_r_25 <X> T_19_2.lc_trk_g3_1
 (16 12)  (1034 44)  (1034 44)  routing T_19_2.sp4_h_r_25 <X> T_19_2.lc_trk_g3_1
 (17 12)  (1035 44)  (1035 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1040 44)  (1040 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1041 44)  (1041 44)  routing T_19_2.sp4_h_r_27 <X> T_19_2.lc_trk_g3_3
 (24 12)  (1042 44)  (1042 44)  routing T_19_2.sp4_h_r_27 <X> T_19_2.lc_trk_g3_3
 (26 12)  (1044 44)  (1044 44)  routing T_19_2.lc_trk_g0_6 <X> T_19_2.input0_6
 (5 13)  (1023 45)  (1023 45)  routing T_19_2.sp4_h_l_38 <X> T_19_2.sp4_v_b_9
 (14 13)  (1032 45)  (1032 45)  routing T_19_2.sp4_h_l_29 <X> T_19_2.lc_trk_g3_0
 (15 13)  (1033 45)  (1033 45)  routing T_19_2.sp4_h_l_29 <X> T_19_2.lc_trk_g3_0
 (16 13)  (1034 45)  (1034 45)  routing T_19_2.sp4_h_l_29 <X> T_19_2.lc_trk_g3_0
 (17 13)  (1035 45)  (1035 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (18 13)  (1036 45)  (1036 45)  routing T_19_2.sp4_h_r_25 <X> T_19_2.lc_trk_g3_1
 (21 13)  (1039 45)  (1039 45)  routing T_19_2.sp4_h_r_27 <X> T_19_2.lc_trk_g3_3
 (26 13)  (1044 45)  (1044 45)  routing T_19_2.lc_trk_g0_6 <X> T_19_2.input0_6
 (29 13)  (1047 45)  (1047 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (1 14)  (1019 46)  (1019 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (1032 46)  (1032 46)  routing T_19_2.sp4_v_t_25 <X> T_19_2.lc_trk_g3_4
 (22 14)  (1040 46)  (1040 46)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1041 46)  (1041 46)  routing T_19_2.sp12_v_b_23 <X> T_19_2.lc_trk_g3_7
 (26 14)  (1044 46)  (1044 46)  routing T_19_2.lc_trk_g3_4 <X> T_19_2.input0_7
 (28 14)  (1046 46)  (1046 46)  routing T_19_2.lc_trk_g2_6 <X> T_19_2.wire_bram/ram/WDATA_0
 (29 14)  (1047 46)  (1047 46)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (1048 46)  (1048 46)  routing T_19_2.lc_trk_g2_6 <X> T_19_2.wire_bram/ram/WDATA_0
 (35 14)  (1053 46)  (1053 46)  routing T_19_2.lc_trk_g1_6 <X> T_19_2.input2_7
 (36 14)  (1054 46)  (1054 46)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_0 sp4_h_r_46
 (0 15)  (1018 47)  (1018 47)  routing T_19_2.lc_trk_g1_5 <X> T_19_2.wire_bram/ram/WE
 (1 15)  (1019 47)  (1019 47)  routing T_19_2.lc_trk_g1_5 <X> T_19_2.wire_bram/ram/WE
 (14 15)  (1032 47)  (1032 47)  routing T_19_2.sp4_v_t_25 <X> T_19_2.lc_trk_g3_4
 (16 15)  (1034 47)  (1034 47)  routing T_19_2.sp4_v_t_25 <X> T_19_2.lc_trk_g3_4
 (17 15)  (1035 47)  (1035 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (21 15)  (1039 47)  (1039 47)  routing T_19_2.sp12_v_b_23 <X> T_19_2.lc_trk_g3_7
 (27 15)  (1045 47)  (1045 47)  routing T_19_2.lc_trk_g3_4 <X> T_19_2.input0_7
 (28 15)  (1046 47)  (1046 47)  routing T_19_2.lc_trk_g3_4 <X> T_19_2.input0_7
 (29 15)  (1047 47)  (1047 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (30 15)  (1048 47)  (1048 47)  routing T_19_2.lc_trk_g2_6 <X> T_19_2.wire_bram/ram/WDATA_0
 (32 15)  (1050 47)  (1050 47)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1052 47)  (1052 47)  routing T_19_2.lc_trk_g1_6 <X> T_19_2.input2_7
 (35 15)  (1053 47)  (1053 47)  routing T_19_2.lc_trk_g1_6 <X> T_19_2.input2_7


LogicTile_20_2

 (11 2)  (1071 34)  (1071 34)  routing T_20_2.sp4_h_l_44 <X> T_20_2.sp4_v_t_39


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (3 15)  (1333 47)  (1333 47)  routing T_25_2.sp12_h_l_22 <X> T_25_2.sp12_v_t_22
 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_9_1

 (3 6)  (477 22)  (477 22)  routing T_9_1.sp12_v_b_0 <X> T_9_1.sp12_v_t_23


LogicTile_13_1

 (22 0)  (716 16)  (716 16)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (718 16)  (718 16)  routing T_13_1.top_op_3 <X> T_13_1.lc_trk_g0_3
 (14 1)  (708 17)  (708 17)  routing T_13_1.top_op_0 <X> T_13_1.lc_trk_g0_0
 (15 1)  (709 17)  (709 17)  routing T_13_1.top_op_0 <X> T_13_1.lc_trk_g0_0
 (17 1)  (711 17)  (711 17)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (715 17)  (715 17)  routing T_13_1.top_op_3 <X> T_13_1.lc_trk_g0_3
 (0 2)  (694 18)  (694 18)  routing T_13_1.glb_netwk_7 <X> T_13_1.wire_logic_cluster/lc_7/clk
 (1 2)  (695 18)  (695 18)  routing T_13_1.glb_netwk_7 <X> T_13_1.wire_logic_cluster/lc_7/clk
 (2 2)  (696 18)  (696 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 18)  (708 18)  routing T_13_1.wire_logic_cluster/lc_4/out <X> T_13_1.lc_trk_g0_4
 (17 2)  (711 18)  (711 18)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (716 18)  (716 18)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (718 18)  (718 18)  routing T_13_1.top_op_7 <X> T_13_1.lc_trk_g0_7
 (28 2)  (722 18)  (722 18)  routing T_13_1.lc_trk_g2_4 <X> T_13_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 18)  (723 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 18)  (724 18)  routing T_13_1.lc_trk_g2_4 <X> T_13_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 18)  (725 18)  routing T_13_1.lc_trk_g2_6 <X> T_13_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 18)  (726 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 18)  (727 18)  routing T_13_1.lc_trk_g2_6 <X> T_13_1.wire_logic_cluster/lc_1/in_3
 (37 2)  (731 18)  (731 18)  LC_1 Logic Functioning bit
 (39 2)  (733 18)  (733 18)  LC_1 Logic Functioning bit
 (0 3)  (694 19)  (694 19)  routing T_13_1.glb_netwk_7 <X> T_13_1.wire_logic_cluster/lc_7/clk
 (17 3)  (711 19)  (711 19)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (715 19)  (715 19)  routing T_13_1.top_op_7 <X> T_13_1.lc_trk_g0_7
 (22 3)  (716 19)  (716 19)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (718 19)  (718 19)  routing T_13_1.top_op_6 <X> T_13_1.lc_trk_g0_6
 (25 3)  (719 19)  (719 19)  routing T_13_1.top_op_6 <X> T_13_1.lc_trk_g0_6
 (31 3)  (725 19)  (725 19)  routing T_13_1.lc_trk_g2_6 <X> T_13_1.wire_logic_cluster/lc_1/in_3
 (37 3)  (731 19)  (731 19)  LC_1 Logic Functioning bit
 (39 3)  (733 19)  (733 19)  LC_1 Logic Functioning bit
 (48 3)  (742 19)  (742 19)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (747 19)  (747 19)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (705 20)  (705 20)  routing T_13_1.sp4_h_r_0 <X> T_13_1.sp4_v_b_5
 (15 4)  (709 20)  (709 20)  routing T_13_1.top_op_1 <X> T_13_1.lc_trk_g1_1
 (17 4)  (711 20)  (711 20)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (720 20)  (720 20)  routing T_13_1.lc_trk_g3_7 <X> T_13_1.wire_logic_cluster/lc_2/in_0
 (29 4)  (723 20)  (723 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 20)  (724 20)  routing T_13_1.lc_trk_g0_5 <X> T_13_1.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 20)  (726 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (731 20)  (731 20)  LC_2 Logic Functioning bit
 (38 4)  (732 20)  (732 20)  LC_2 Logic Functioning bit
 (39 4)  (733 20)  (733 20)  LC_2 Logic Functioning bit
 (45 4)  (739 20)  (739 20)  LC_2 Logic Functioning bit
 (47 4)  (741 20)  (741 20)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (744 20)  (744 20)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (712 21)  (712 21)  routing T_13_1.top_op_1 <X> T_13_1.lc_trk_g1_1
 (22 5)  (716 21)  (716 21)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (718 21)  (718 21)  routing T_13_1.top_op_2 <X> T_13_1.lc_trk_g1_2
 (25 5)  (719 21)  (719 21)  routing T_13_1.top_op_2 <X> T_13_1.lc_trk_g1_2
 (26 5)  (720 21)  (720 21)  routing T_13_1.lc_trk_g3_7 <X> T_13_1.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 21)  (721 21)  routing T_13_1.lc_trk_g3_7 <X> T_13_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 21)  (722 21)  routing T_13_1.lc_trk_g3_7 <X> T_13_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 21)  (723 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (725 21)  (725 21)  routing T_13_1.lc_trk_g0_3 <X> T_13_1.wire_logic_cluster/lc_2/in_3
 (39 5)  (733 21)  (733 21)  LC_2 Logic Functioning bit
 (17 6)  (711 22)  (711 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 22)  (712 22)  routing T_13_1.wire_logic_cluster/lc_5/out <X> T_13_1.lc_trk_g1_5
 (22 6)  (716 22)  (716 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (717 22)  (717 22)  routing T_13_1.sp4_v_b_23 <X> T_13_1.lc_trk_g1_7
 (24 6)  (718 22)  (718 22)  routing T_13_1.sp4_v_b_23 <X> T_13_1.lc_trk_g1_7
 (0 8)  (694 24)  (694 24)  routing T_13_1.glb_netwk_6 <X> T_13_1.glb2local_1
 (1 8)  (695 24)  (695 24)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (28 8)  (722 24)  (722 24)  routing T_13_1.lc_trk_g2_7 <X> T_13_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 24)  (723 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 24)  (724 24)  routing T_13_1.lc_trk_g2_7 <X> T_13_1.wire_logic_cluster/lc_4/in_1
 (31 8)  (725 24)  (725 24)  routing T_13_1.lc_trk_g0_5 <X> T_13_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 24)  (726 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (732 24)  (732 24)  LC_4 Logic Functioning bit
 (41 8)  (735 24)  (735 24)  LC_4 Logic Functioning bit
 (45 8)  (739 24)  (739 24)  LC_4 Logic Functioning bit
 (46 8)  (740 24)  (740 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (1 9)  (695 25)  (695 25)  routing T_13_1.glb_netwk_6 <X> T_13_1.glb2local_1
 (9 9)  (703 25)  (703 25)  routing T_13_1.sp4_v_t_46 <X> T_13_1.sp4_v_b_7
 (10 9)  (704 25)  (704 25)  routing T_13_1.sp4_v_t_46 <X> T_13_1.sp4_v_b_7
 (29 9)  (723 25)  (723 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 25)  (724 25)  routing T_13_1.lc_trk_g2_7 <X> T_13_1.wire_logic_cluster/lc_4/in_1
 (32 9)  (726 25)  (726 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (727 25)  (727 25)  routing T_13_1.lc_trk_g3_1 <X> T_13_1.input_2_4
 (34 9)  (728 25)  (728 25)  routing T_13_1.lc_trk_g3_1 <X> T_13_1.input_2_4
 (40 9)  (734 25)  (734 25)  LC_4 Logic Functioning bit
 (42 9)  (736 25)  (736 25)  LC_4 Logic Functioning bit
 (21 10)  (715 26)  (715 26)  routing T_13_1.wire_logic_cluster/lc_7/out <X> T_13_1.lc_trk_g2_7
 (22 10)  (716 26)  (716 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (721 26)  (721 26)  routing T_13_1.lc_trk_g1_1 <X> T_13_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 26)  (723 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 26)  (725 26)  routing T_13_1.lc_trk_g0_4 <X> T_13_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 26)  (726 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (14 11)  (708 27)  (708 27)  routing T_13_1.tnl_op_4 <X> T_13_1.lc_trk_g2_4
 (15 11)  (709 27)  (709 27)  routing T_13_1.tnl_op_4 <X> T_13_1.lc_trk_g2_4
 (17 11)  (711 27)  (711 27)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (716 27)  (716 27)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (718 27)  (718 27)  routing T_13_1.tnl_op_6 <X> T_13_1.lc_trk_g2_6
 (25 11)  (719 27)  (719 27)  routing T_13_1.tnl_op_6 <X> T_13_1.lc_trk_g2_6
 (26 11)  (720 27)  (720 27)  routing T_13_1.lc_trk_g3_2 <X> T_13_1.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 27)  (721 27)  routing T_13_1.lc_trk_g3_2 <X> T_13_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 27)  (722 27)  routing T_13_1.lc_trk_g3_2 <X> T_13_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 27)  (723 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 27)  (726 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (727 27)  (727 27)  routing T_13_1.lc_trk_g3_0 <X> T_13_1.input_2_5
 (34 11)  (728 27)  (728 27)  routing T_13_1.lc_trk_g3_0 <X> T_13_1.input_2_5
 (40 11)  (734 27)  (734 27)  LC_5 Logic Functioning bit
 (17 12)  (711 28)  (711 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 28)  (712 28)  routing T_13_1.wire_logic_cluster/lc_1/out <X> T_13_1.lc_trk_g3_1
 (21 12)  (715 28)  (715 28)  routing T_13_1.sp12_v_t_0 <X> T_13_1.lc_trk_g3_3
 (22 12)  (716 28)  (716 28)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (718 28)  (718 28)  routing T_13_1.sp12_v_t_0 <X> T_13_1.lc_trk_g3_3
 (25 12)  (719 28)  (719 28)  routing T_13_1.wire_logic_cluster/lc_2/out <X> T_13_1.lc_trk_g3_2
 (26 12)  (720 28)  (720 28)  routing T_13_1.lc_trk_g1_7 <X> T_13_1.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 28)  (723 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 28)  (724 28)  routing T_13_1.lc_trk_g0_5 <X> T_13_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 28)  (726 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 28)  (728 28)  routing T_13_1.lc_trk_g1_2 <X> T_13_1.wire_logic_cluster/lc_6/in_3
 (40 12)  (734 28)  (734 28)  LC_6 Logic Functioning bit
 (4 13)  (698 29)  (698 29)  routing T_13_1.sp4_v_t_41 <X> T_13_1.sp4_h_r_9
 (15 13)  (709 29)  (709 29)  routing T_13_1.sp4_v_t_29 <X> T_13_1.lc_trk_g3_0
 (16 13)  (710 29)  (710 29)  routing T_13_1.sp4_v_t_29 <X> T_13_1.lc_trk_g3_0
 (17 13)  (711 29)  (711 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (715 29)  (715 29)  routing T_13_1.sp12_v_t_0 <X> T_13_1.lc_trk_g3_3
 (22 13)  (716 29)  (716 29)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (720 29)  (720 29)  routing T_13_1.lc_trk_g1_7 <X> T_13_1.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 29)  (721 29)  routing T_13_1.lc_trk_g1_7 <X> T_13_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 29)  (723 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 29)  (725 29)  routing T_13_1.lc_trk_g1_2 <X> T_13_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 29)  (726 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (727 29)  (727 29)  routing T_13_1.lc_trk_g3_3 <X> T_13_1.input_2_6
 (34 13)  (728 29)  (728 29)  routing T_13_1.lc_trk_g3_3 <X> T_13_1.input_2_6
 (35 13)  (729 29)  (729 29)  routing T_13_1.lc_trk_g3_3 <X> T_13_1.input_2_6
 (21 14)  (715 30)  (715 30)  routing T_13_1.wire_logic_cluster/lc_7/out <X> T_13_1.lc_trk_g3_7
 (22 14)  (716 30)  (716 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (720 30)  (720 30)  routing T_13_1.lc_trk_g0_7 <X> T_13_1.wire_logic_cluster/lc_7/in_0
 (29 14)  (723 30)  (723 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 30)  (724 30)  routing T_13_1.lc_trk_g0_6 <X> T_13_1.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 30)  (725 30)  routing T_13_1.lc_trk_g1_5 <X> T_13_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 30)  (726 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 30)  (728 30)  routing T_13_1.lc_trk_g1_5 <X> T_13_1.wire_logic_cluster/lc_7/in_3
 (37 14)  (731 30)  (731 30)  LC_7 Logic Functioning bit
 (50 14)  (744 30)  (744 30)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (720 31)  (720 31)  routing T_13_1.lc_trk_g0_7 <X> T_13_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 31)  (723 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 31)  (724 31)  routing T_13_1.lc_trk_g0_6 <X> T_13_1.wire_logic_cluster/lc_7/in_1


LogicTile_14_1

 (3 4)  (751 20)  (751 20)  routing T_14_1.sp12_v_t_23 <X> T_14_1.sp12_h_r_0


LogicTile_15_1

 (0 0)  (802 16)  (802 16)  Negative Clock bit

 (0 2)  (802 18)  (802 18)  routing T_15_1.glb_netwk_7 <X> T_15_1.wire_logic_cluster/lc_7/clk
 (1 2)  (803 18)  (803 18)  routing T_15_1.glb_netwk_7 <X> T_15_1.wire_logic_cluster/lc_7/clk
 (2 2)  (804 18)  (804 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (802 19)  (802 19)  routing T_15_1.glb_netwk_7 <X> T_15_1.wire_logic_cluster/lc_7/clk
 (0 4)  (802 20)  (802 20)  routing T_15_1.lc_trk_g3_3 <X> T_15_1.wire_logic_cluster/lc_7/cen
 (1 4)  (803 20)  (803 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (802 21)  (802 21)  routing T_15_1.lc_trk_g3_3 <X> T_15_1.wire_logic_cluster/lc_7/cen
 (1 5)  (803 21)  (803 21)  routing T_15_1.lc_trk_g3_3 <X> T_15_1.wire_logic_cluster/lc_7/cen
 (31 8)  (833 24)  (833 24)  routing T_15_1.lc_trk_g3_6 <X> T_15_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 24)  (834 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 24)  (835 24)  routing T_15_1.lc_trk_g3_6 <X> T_15_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 24)  (836 24)  routing T_15_1.lc_trk_g3_6 <X> T_15_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 24)  (838 24)  LC_4 Logic Functioning bit
 (37 8)  (839 24)  (839 24)  LC_4 Logic Functioning bit
 (38 8)  (840 24)  (840 24)  LC_4 Logic Functioning bit
 (39 8)  (841 24)  (841 24)  LC_4 Logic Functioning bit
 (45 8)  (847 24)  (847 24)  LC_4 Logic Functioning bit
 (46 8)  (848 24)  (848 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (813 25)  (813 25)  routing T_15_1.sp4_h_l_37 <X> T_15_1.sp4_h_r_8
 (13 9)  (815 25)  (815 25)  routing T_15_1.sp4_h_l_37 <X> T_15_1.sp4_h_r_8
 (31 9)  (833 25)  (833 25)  routing T_15_1.lc_trk_g3_6 <X> T_15_1.wire_logic_cluster/lc_4/in_3
 (36 9)  (838 25)  (838 25)  LC_4 Logic Functioning bit
 (37 9)  (839 25)  (839 25)  LC_4 Logic Functioning bit
 (38 9)  (840 25)  (840 25)  LC_4 Logic Functioning bit
 (39 9)  (841 25)  (841 25)  LC_4 Logic Functioning bit
 (21 12)  (823 28)  (823 28)  routing T_15_1.sp4_v_t_22 <X> T_15_1.lc_trk_g3_3
 (22 12)  (824 28)  (824 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (825 28)  (825 28)  routing T_15_1.sp4_v_t_22 <X> T_15_1.lc_trk_g3_3
 (21 13)  (823 29)  (823 29)  routing T_15_1.sp4_v_t_22 <X> T_15_1.lc_trk_g3_3
 (22 15)  (824 31)  (824 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_1

 (0 2)  (856 18)  (856 18)  routing T_16_1.glb_netwk_7 <X> T_16_1.wire_logic_cluster/lc_7/clk
 (1 2)  (857 18)  (857 18)  routing T_16_1.glb_netwk_7 <X> T_16_1.wire_logic_cluster/lc_7/clk
 (2 2)  (858 18)  (858 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 19)  (856 19)  routing T_16_1.glb_netwk_7 <X> T_16_1.wire_logic_cluster/lc_7/clk
 (9 4)  (865 20)  (865 20)  routing T_16_1.sp4_v_t_41 <X> T_16_1.sp4_h_r_4
 (9 8)  (865 24)  (865 24)  routing T_16_1.sp4_v_t_42 <X> T_16_1.sp4_h_r_7
 (14 10)  (870 26)  (870 26)  routing T_16_1.sp4_h_r_44 <X> T_16_1.lc_trk_g2_4
 (26 10)  (882 26)  (882 26)  routing T_16_1.lc_trk_g3_4 <X> T_16_1.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 26)  (883 26)  routing T_16_1.lc_trk_g3_5 <X> T_16_1.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 26)  (884 26)  routing T_16_1.lc_trk_g3_5 <X> T_16_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 26)  (885 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 26)  (886 26)  routing T_16_1.lc_trk_g3_5 <X> T_16_1.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 26)  (887 26)  routing T_16_1.lc_trk_g2_4 <X> T_16_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 26)  (888 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 26)  (889 26)  routing T_16_1.lc_trk_g2_4 <X> T_16_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 26)  (892 26)  LC_5 Logic Functioning bit
 (38 10)  (894 26)  (894 26)  LC_5 Logic Functioning bit
 (41 10)  (897 26)  (897 26)  LC_5 Logic Functioning bit
 (43 10)  (899 26)  (899 26)  LC_5 Logic Functioning bit
 (45 10)  (901 26)  (901 26)  LC_5 Logic Functioning bit
 (48 10)  (904 26)  (904 26)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (870 27)  (870 27)  routing T_16_1.sp4_h_r_44 <X> T_16_1.lc_trk_g2_4
 (15 11)  (871 27)  (871 27)  routing T_16_1.sp4_h_r_44 <X> T_16_1.lc_trk_g2_4
 (16 11)  (872 27)  (872 27)  routing T_16_1.sp4_h_r_44 <X> T_16_1.lc_trk_g2_4
 (17 11)  (873 27)  (873 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (883 27)  (883 27)  routing T_16_1.lc_trk_g3_4 <X> T_16_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 27)  (884 27)  routing T_16_1.lc_trk_g3_4 <X> T_16_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 27)  (885 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (892 27)  (892 27)  LC_5 Logic Functioning bit
 (38 11)  (894 27)  (894 27)  LC_5 Logic Functioning bit
 (40 11)  (896 27)  (896 27)  LC_5 Logic Functioning bit
 (41 11)  (897 27)  (897 27)  LC_5 Logic Functioning bit
 (42 11)  (898 27)  (898 27)  LC_5 Logic Functioning bit
 (43 11)  (899 27)  (899 27)  LC_5 Logic Functioning bit
 (10 12)  (866 28)  (866 28)  routing T_16_1.sp4_v_t_40 <X> T_16_1.sp4_h_r_10
 (12 12)  (868 28)  (868 28)  routing T_16_1.sp4_v_t_46 <X> T_16_1.sp4_h_r_11
 (0 14)  (856 30)  (856 30)  routing T_16_1.glb_netwk_6 <X> T_16_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 30)  (857 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (873 30)  (873 30)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (874 30)  (874 30)  routing T_16_1.wire_logic_cluster/lc_5/out <X> T_16_1.lc_trk_g3_5
 (0 15)  (856 31)  (856 31)  routing T_16_1.glb_netwk_6 <X> T_16_1.wire_logic_cluster/lc_7/s_r
 (14 15)  (870 31)  (870 31)  routing T_16_1.sp4_r_v_b_44 <X> T_16_1.lc_trk_g3_4
 (17 15)  (873 31)  (873 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_18_1

 (2 0)  (966 16)  (966 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 1)  (980 17)  (980 17)  routing T_18_1.sp12_h_r_8 <X> T_18_1.lc_trk_g0_0
 (17 1)  (981 17)  (981 17)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (964 18)  (964 18)  routing T_18_1.glb_netwk_7 <X> T_18_1.wire_logic_cluster/lc_7/clk
 (1 2)  (965 18)  (965 18)  routing T_18_1.glb_netwk_7 <X> T_18_1.wire_logic_cluster/lc_7/clk
 (2 2)  (966 18)  (966 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (993 18)  (993 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 18)  (996 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 18)  (997 18)  routing T_18_1.lc_trk_g3_1 <X> T_18_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (998 18)  (998 18)  routing T_18_1.lc_trk_g3_1 <X> T_18_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 18)  (1000 18)  LC_1 Logic Functioning bit
 (37 2)  (1001 18)  (1001 18)  LC_1 Logic Functioning bit
 (38 2)  (1002 18)  (1002 18)  LC_1 Logic Functioning bit
 (39 2)  (1003 18)  (1003 18)  LC_1 Logic Functioning bit
 (41 2)  (1005 18)  (1005 18)  LC_1 Logic Functioning bit
 (43 2)  (1007 18)  (1007 18)  LC_1 Logic Functioning bit
 (45 2)  (1009 18)  (1009 18)  LC_1 Logic Functioning bit
 (0 3)  (964 19)  (964 19)  routing T_18_1.glb_netwk_7 <X> T_18_1.wire_logic_cluster/lc_7/clk
 (26 3)  (990 19)  (990 19)  routing T_18_1.lc_trk_g1_2 <X> T_18_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (991 19)  (991 19)  routing T_18_1.lc_trk_g1_2 <X> T_18_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 19)  (993 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1001 19)  (1001 19)  LC_1 Logic Functioning bit
 (39 3)  (1003 19)  (1003 19)  LC_1 Logic Functioning bit
 (51 3)  (1015 19)  (1015 19)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 5)  (986 21)  (986 21)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (988 21)  (988 21)  routing T_18_1.bot_op_2 <X> T_18_1.lc_trk_g1_2
 (17 12)  (981 28)  (981 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 28)  (982 28)  routing T_18_1.wire_logic_cluster/lc_1/out <X> T_18_1.lc_trk_g3_1
 (0 14)  (964 30)  (964 30)  routing T_18_1.glb_netwk_6 <X> T_18_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 30)  (965 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (964 31)  (964 31)  routing T_18_1.glb_netwk_6 <X> T_18_1.wire_logic_cluster/lc_7/s_r


RAM_Tile_19_1

 (22 0)  (1040 16)  (1040 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1025 17)  (1025 17)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1039 17)  (1039 17)  routing T_19_1.sp4_r_v_b_32 <X> T_19_1.lc_trk_g0_3
 (26 1)  (1044 17)  (1044 17)  routing T_19_1.lc_trk_g2_2 <X> T_19_1.input0_0
 (28 1)  (1046 17)  (1046 17)  routing T_19_1.lc_trk_g2_2 <X> T_19_1.input0_0
 (29 1)  (1047 17)  (1047 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1018 18)  (1018 18)  routing T_19_1.glb_netwk_7 <X> T_19_1.wire_bram/ram/RCLK
 (1 2)  (1019 18)  (1019 18)  routing T_19_1.glb_netwk_7 <X> T_19_1.wire_bram/ram/RCLK
 (2 2)  (1020 18)  (1020 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (26 2)  (1044 18)  (1044 18)  routing T_19_1.lc_trk_g2_7 <X> T_19_1.input0_1
 (0 3)  (1018 19)  (1018 19)  routing T_19_1.glb_netwk_7 <X> T_19_1.wire_bram/ram/RCLK
 (10 3)  (1028 19)  (1028 19)  routing T_19_1.sp4_h_l_45 <X> T_19_1.sp4_v_t_36
 (26 3)  (1044 19)  (1044 19)  routing T_19_1.lc_trk_g2_7 <X> T_19_1.input0_1
 (28 3)  (1046 19)  (1046 19)  routing T_19_1.lc_trk_g2_7 <X> T_19_1.input0_1
 (29 3)  (1047 19)  (1047 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (26 4)  (1044 20)  (1044 20)  routing T_19_1.lc_trk_g2_4 <X> T_19_1.input0_2
 (28 5)  (1046 21)  (1046 21)  routing T_19_1.lc_trk_g2_4 <X> T_19_1.input0_2
 (29 5)  (1047 21)  (1047 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (3 7)  (1021 23)  (1021 23)  routing T_19_1.sp12_h_l_23 <X> T_19_1.sp12_v_t_23
 (27 7)  (1045 23)  (1045 23)  routing T_19_1.lc_trk_g3_0 <X> T_19_1.input0_3
 (28 7)  (1046 23)  (1046 23)  routing T_19_1.lc_trk_g3_0 <X> T_19_1.input0_3
 (29 7)  (1047 23)  (1047 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (15 8)  (1033 24)  (1033 24)  routing T_19_1.sp4_h_l_28 <X> T_19_1.lc_trk_g2_1
 (16 8)  (1034 24)  (1034 24)  routing T_19_1.sp4_h_l_28 <X> T_19_1.lc_trk_g2_1
 (17 8)  (1035 24)  (1035 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1036 24)  (1036 24)  routing T_19_1.sp4_h_l_28 <X> T_19_1.lc_trk_g2_1
 (25 8)  (1043 24)  (1043 24)  routing T_19_1.sp4_h_r_42 <X> T_19_1.lc_trk_g2_2
 (26 8)  (1044 24)  (1044 24)  routing T_19_1.lc_trk_g3_7 <X> T_19_1.input0_4
 (18 9)  (1036 25)  (1036 25)  routing T_19_1.sp4_h_l_28 <X> T_19_1.lc_trk_g2_1
 (22 9)  (1040 25)  (1040 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1041 25)  (1041 25)  routing T_19_1.sp4_h_r_42 <X> T_19_1.lc_trk_g2_2
 (24 9)  (1042 25)  (1042 25)  routing T_19_1.sp4_h_r_42 <X> T_19_1.lc_trk_g2_2
 (25 9)  (1043 25)  (1043 25)  routing T_19_1.sp4_h_r_42 <X> T_19_1.lc_trk_g2_2
 (26 9)  (1044 25)  (1044 25)  routing T_19_1.lc_trk_g3_7 <X> T_19_1.input0_4
 (27 9)  (1045 25)  (1045 25)  routing T_19_1.lc_trk_g3_7 <X> T_19_1.input0_4
 (28 9)  (1046 25)  (1046 25)  routing T_19_1.lc_trk_g3_7 <X> T_19_1.input0_4
 (29 9)  (1047 25)  (1047 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (14 10)  (1032 26)  (1032 26)  routing T_19_1.sp4_v_b_28 <X> T_19_1.lc_trk_g2_4
 (21 10)  (1039 26)  (1039 26)  routing T_19_1.sp4_h_r_47 <X> T_19_1.lc_trk_g2_7
 (22 10)  (1040 26)  (1040 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1041 26)  (1041 26)  routing T_19_1.sp4_h_r_47 <X> T_19_1.lc_trk_g2_7
 (24 10)  (1042 26)  (1042 26)  routing T_19_1.sp4_h_r_47 <X> T_19_1.lc_trk_g2_7
 (25 10)  (1043 26)  (1043 26)  routing T_19_1.sp4_h_r_46 <X> T_19_1.lc_trk_g2_6
 (16 11)  (1034 27)  (1034 27)  routing T_19_1.sp4_v_b_28 <X> T_19_1.lc_trk_g2_4
 (17 11)  (1035 27)  (1035 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1039 27)  (1039 27)  routing T_19_1.sp4_h_r_47 <X> T_19_1.lc_trk_g2_7
 (22 11)  (1040 27)  (1040 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1041 27)  (1041 27)  routing T_19_1.sp4_h_r_46 <X> T_19_1.lc_trk_g2_6
 (24 11)  (1042 27)  (1042 27)  routing T_19_1.sp4_h_r_46 <X> T_19_1.lc_trk_g2_6
 (25 11)  (1043 27)  (1043 27)  routing T_19_1.sp4_h_r_46 <X> T_19_1.lc_trk_g2_6
 (26 11)  (1044 27)  (1044 27)  routing T_19_1.lc_trk_g3_2 <X> T_19_1.input0_5
 (27 11)  (1045 27)  (1045 27)  routing T_19_1.lc_trk_g3_2 <X> T_19_1.input0_5
 (28 11)  (1046 27)  (1046 27)  routing T_19_1.lc_trk_g3_2 <X> T_19_1.input0_5
 (29 11)  (1047 27)  (1047 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (14 12)  (1032 28)  (1032 28)  routing T_19_1.sp4_v_b_32 <X> T_19_1.lc_trk_g3_0
 (25 12)  (1043 28)  (1043 28)  routing T_19_1.sp4_v_b_34 <X> T_19_1.lc_trk_g3_2
 (26 12)  (1044 28)  (1044 28)  routing T_19_1.lc_trk_g2_6 <X> T_19_1.input0_6
 (14 13)  (1032 29)  (1032 29)  routing T_19_1.sp4_v_b_32 <X> T_19_1.lc_trk_g3_0
 (16 13)  (1034 29)  (1034 29)  routing T_19_1.sp4_v_b_32 <X> T_19_1.lc_trk_g3_0
 (17 13)  (1035 29)  (1035 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_32 lc_trk_g3_0
 (22 13)  (1040 29)  (1040 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1041 29)  (1041 29)  routing T_19_1.sp4_v_b_34 <X> T_19_1.lc_trk_g3_2
 (25 13)  (1043 29)  (1043 29)  routing T_19_1.sp4_v_b_34 <X> T_19_1.lc_trk_g3_2
 (26 13)  (1044 29)  (1044 29)  routing T_19_1.lc_trk_g2_6 <X> T_19_1.input0_6
 (28 13)  (1046 29)  (1046 29)  routing T_19_1.lc_trk_g2_6 <X> T_19_1.input0_6
 (29 13)  (1047 29)  (1047 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (0 14)  (1018 30)  (1018 30)  routing T_19_1.lc_trk_g3_5 <X> T_19_1.wire_bram/ram/RE
 (1 14)  (1019 30)  (1019 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1035 30)  (1035 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1039 30)  (1039 30)  routing T_19_1.sp4_v_b_31 <X> T_19_1.lc_trk_g3_7
 (22 14)  (1040 30)  (1040 30)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (1041 30)  (1041 30)  routing T_19_1.sp4_v_b_31 <X> T_19_1.lc_trk_g3_7
 (0 15)  (1018 31)  (1018 31)  routing T_19_1.lc_trk_g3_5 <X> T_19_1.wire_bram/ram/RE
 (1 15)  (1019 31)  (1019 31)  routing T_19_1.lc_trk_g3_5 <X> T_19_1.wire_bram/ram/RE
 (3 15)  (1021 31)  (1021 31)  routing T_19_1.sp12_h_l_22 <X> T_19_1.sp12_v_t_22
 (18 15)  (1036 31)  (1036 31)  routing T_19_1.sp4_r_v_b_45 <X> T_19_1.lc_trk_g3_5
 (26 15)  (1044 31)  (1044 31)  routing T_19_1.lc_trk_g0_3 <X> T_19_1.input0_7
 (29 15)  (1047 31)  (1047 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1050 31)  (1050 31)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1051 31)  (1051 31)  routing T_19_1.lc_trk_g2_1 <X> T_19_1.input2_7


LogicTile_21_1

 (10 15)  (1124 31)  (1124 31)  routing T_21_1.sp4_h_l_40 <X> T_21_1.sp4_v_t_47


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (16 0)  (274 15)  (274 15)  IOB_0 IO Functioning bit
 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (17 4)  (275 11)  (275 11)  IOB_0 IO Functioning bit
 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_6_0

 (16 0)  (328 15)  (328 15)  IOB_0 IO Functioning bit
 (3 1)  (351 14)  (351 14)  IO control bit: GIOLEFT1_REN_0

 (17 3)  (329 13)  (329 13)  IOB_0 IO Functioning bit
 (5 4)  (341 11)  (341 11)  routing T_6_0.span4_horz_r_13 <X> T_6_0.lc_trk_g0_5
 (7 4)  (343 11)  (343 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (344 11)  (344 11)  routing T_6_0.span4_horz_r_13 <X> T_6_0.lc_trk_g0_5
 (12 4)  (358 11)  (358 11)  routing T_6_0.lc_trk_g1_3 <X> T_6_0.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (361 11)  (361 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (16 4)  (328 11)  (328 11)  IOB_0 IO Functioning bit
 (12 5)  (358 10)  (358 10)  routing T_6_0.lc_trk_g1_3 <X> T_6_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (359 10)  (359 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (361 10)  (361 10)  routing T_6_0.lc_trk_g0_5 <X> T_6_0.wire_gbuf/in
 (15 6)  (361 8)  (361 8)  IO control bit: GIOLEFT1_cf_bit_35

 (5 10)  (341 4)  (341 4)  routing T_6_0.span4_vert_43 <X> T_6_0.lc_trk_g1_3
 (6 10)  (342 4)  (342 4)  routing T_6_0.span4_vert_43 <X> T_6_0.lc_trk_g1_3
 (7 10)  (343 4)  (343 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (344 4)  (344 4)  routing T_6_0.span4_vert_43 <X> T_6_0.lc_trk_g1_3
 (8 11)  (344 5)  (344 5)  routing T_6_0.span4_vert_43 <X> T_6_0.lc_trk_g1_3
 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1



IO_Tile_7_0

 (16 0)  (370 15)  (370 15)  IOB_0 IO Functioning bit
 (3 1)  (393 14)  (393 14)  IO control bit: IODOWN_REN_0

 (12 2)  (400 12)  (400 12)  routing T_7_0.span4_vert_31 <X> T_7_0.span4_horz_l_13
 (17 3)  (371 13)  (371 13)  IOB_0 IO Functioning bit
 (17 4)  (371 11)  (371 11)  IOB_0 IO Functioning bit
 (2 6)  (392 8)  (392 8)  IO control bit: IODOWN_REN_1

 (15 6)  (403 8)  (403 8)  IO control bit: IODOWN_cf_bit_35

 (12 10)  (400 4)  (400 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (401 4)  (401 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (370 4)  (370 4)  IOB_1 IO Functioning bit
 (12 11)  (400 5)  (400 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (401 5)  (401 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (403 3)  (403 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (371 2)  (371 2)  IOB_1 IO Functioning bit
 (16 14)  (370 0)  (370 0)  IOB_1 IO Functioning bit
 (4 15)  (382 1)  (382 1)  routing T_7_0.span4_horz_r_6 <X> T_7_0.lc_trk_g1_6
 (5 15)  (383 1)  (383 1)  routing T_7_0.span4_horz_r_6 <X> T_7_0.lc_trk_g1_6
 (7 15)  (385 1)  (385 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_8_0

 (16 0)  (424 15)  (424 15)  IOB_0 IO Functioning bit
 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (13 4)  (455 11)  (455 11)  routing T_8_0.lc_trk_g0_6 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (424 11)  (424 11)  IOB_0 IO Functioning bit
 (12 5)  (454 10)  (454 10)  routing T_8_0.lc_trk_g0_6 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (455 10)  (455 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (4 7)  (436 9)  (436 9)  routing T_8_0.span4_horz_r_6 <X> T_8_0.lc_trk_g0_6
 (5 7)  (437 9)  (437 9)  routing T_8_0.span4_horz_r_6 <X> T_8_0.lc_trk_g0_6
 (7 7)  (439 9)  (439 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_9_0

 (5 0)  (491 15)  (491 15)  routing T_9_0.span4_horz_r_1 <X> T_9_0.lc_trk_g0_1
 (7 0)  (493 15)  (493 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (8 1)  (494 14)  (494 14)  routing T_9_0.span4_horz_r_1 <X> T_9_0.lc_trk_g0_1
 (17 1)  (479 14)  (479 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (2 6)  (500 8)  (500 8)  IO control bit: IODOWN_REN_1

 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (16 10)  (478 4)  (478 4)  IOB_1 IO Functioning bit
 (13 11)  (509 5)  (509 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (511 3)  (511 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (479 2)  (479 2)  IOB_1 IO Functioning bit
 (16 14)  (478 0)  (478 0)  IOB_1 IO Functioning bit
 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (12 6)  (562 8)  (562 8)  routing T_10_0.span4_vert_37 <X> T_10_0.span4_horz_l_14
 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (12 6)  (616 8)  (616 8)  routing T_11_0.span4_vert_37 <X> T_11_0.span4_horz_l_14
 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (11 2)  (727 12)  (727 12)  routing T_13_0.span4_vert_7 <X> T_13_0.span4_horz_l_13
 (12 2)  (728 12)  (728 12)  routing T_13_0.span4_vert_7 <X> T_13_0.span4_horz_l_13
 (6 4)  (712 11)  (712 11)  routing T_13_0.span4_vert_5 <X> T_13_0.lc_trk_g0_5
 (7 4)  (713 11)  (713 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (714 11)  (714 11)  routing T_13_0.span4_vert_5 <X> T_13_0.lc_trk_g0_5
 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (5 8)  (711 7)  (711 7)  routing T_13_0.span4_vert_17 <X> T_13_0.lc_trk_g1_1
 (6 8)  (712 7)  (712 7)  routing T_13_0.span4_vert_17 <X> T_13_0.lc_trk_g1_1
 (7 8)  (713 7)  (713 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (3 9)  (721 6)  (721 6)  IO control bit: GIODOWN0_IE_1

 (16 9)  (698 6)  (698 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (11 10)  (727 4)  (727 4)  routing T_13_0.lc_trk_g1_1 <X> T_13_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (729 4)  (729 4)  routing T_13_0.lc_trk_g0_5 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (11 11)  (727 5)  (727 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (17 14)  (699 0)  (699 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (16 0)  (806 15)  (806 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (1 3)  (827 13)  (827 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (5 4)  (819 11)  (819 11)  routing T_15_0.span4_vert_21 <X> T_15_0.lc_trk_g0_5
 (6 4)  (820 11)  (820 11)  routing T_15_0.span4_vert_21 <X> T_15_0.lc_trk_g0_5
 (7 4)  (821 11)  (821 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (10 4)  (834 11)  (834 11)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (807 11)  (807 11)  IOB_0 IO Functioning bit
 (11 5)  (835 10)  (835 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (3 6)  (829 8)  (829 8)  IO control bit: IODOWN_IE_0

 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_16_0

 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (17 5)  (861 10)  (861 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (883 8)  (883 8)  IO control bit: IODOWN_IE_0

 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (892 1)  (892 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (12 4)  (944 11)  (944 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (5 8)  (927 7)  (927 7)  routing T_17_0.span4_vert_17 <X> T_17_0.lc_trk_g1_1
 (6 8)  (928 7)  (928 7)  routing T_17_0.span4_vert_17 <X> T_17_0.lc_trk_g1_1
 (7 8)  (929 7)  (929 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_18_0

 (2 6)  (990 8)  (990 8)  IO control bit: IODOWN_REN_1

 (3 9)  (991 6)  (991 6)  IO control bit: IODOWN_IE_1

 (5 10)  (981 4)  (981 4)  routing T_18_0.span4_vert_19 <X> T_18_0.lc_trk_g1_3
 (6 10)  (982 4)  (982 4)  routing T_18_0.span4_vert_19 <X> T_18_0.lc_trk_g1_3
 (7 10)  (983 4)  (983 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (997 4)  (997 4)  routing T_18_0.lc_trk_g1_3 <X> T_18_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (968 4)  (968 4)  IOB_1 IO Functioning bit
 (10 11)  (996 5)  (996 5)  routing T_18_0.lc_trk_g1_3 <X> T_18_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (997 5)  (997 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (15 12)  (1001 3)  (1001 3)  IO control bit: IODOWN_cf_bit_39

 (13 13)  (999 2)  (999 2)  routing T_18_0.span4_vert_19 <X> T_18_0.span4_horz_r_3
 (14 13)  (1000 2)  (1000 2)  routing T_18_0.span4_vert_19 <X> T_18_0.span4_horz_r_3
 (17 13)  (969 2)  (969 2)  IOB_1 IO Functioning bit
 (17 14)  (969 0)  (969 0)  IOB_1 IO Functioning bit
 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (11 1)  (1051 14)  (1051 14)  routing T_19_0.span4_horz_l_12 <X> T_19_0.span4_vert_25
 (5 5)  (1035 10)  (1035 10)  routing T_19_0.span4_vert_20 <X> T_19_0.lc_trk_g0_4
 (6 5)  (1036 10)  (1036 10)  routing T_19_0.span4_vert_20 <X> T_19_0.lc_trk_g0_4
 (7 5)  (1037 10)  (1037 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (2 6)  (1044 8)  (1044 8)  IO control bit: GIORIGHT1_REN_1

 (3 9)  (1045 6)  (1045 6)  IO control bit: GIORIGHT1_IE_1

 (10 10)  (1050 4)  (1050 4)  routing T_19_0.lc_trk_g0_4 <X> T_19_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1022 4)  (1022 4)  IOB_1 IO Functioning bit
 (2 11)  (1044 5)  (1044 5)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_14
 (11 11)  (1051 5)  (1051 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (15 12)  (1055 3)  (1055 3)  IO control bit: GIORIGHT1_cf_bit_39

 (17 13)  (1023 2)  (1023 2)  IOB_1 IO Functioning bit
 (17 14)  (1023 0)  (1023 0)  IOB_1 IO Functioning bit
 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (11 7)  (1093 9)  (1093 9)  routing T_20_0.span4_horz_l_14 <X> T_20_0.span4_vert_37
 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (2 6)  (1140 8)  (1140 8)  IO control bit: IODOWN_REN_1

 (2 9)  (1140 6)  (1140 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (3 9)  (1141 6)  (1141 6)  IO control bit: IODOWN_IE_1

 (10 10)  (1146 4)  (1146 4)  routing T_21_0.lc_trk_g1_7 <X> T_21_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1147 4)  (1147 4)  routing T_21_0.lc_trk_g1_7 <X> T_21_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1118 4)  (1118 4)  IOB_1 IO Functioning bit
 (10 11)  (1146 5)  (1146 5)  routing T_21_0.lc_trk_g1_7 <X> T_21_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1147 5)  (1147 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (15 12)  (1151 3)  (1151 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (1119 2)  (1119 2)  IOB_1 IO Functioning bit
 (5 14)  (1131 0)  (1131 0)  routing T_21_0.span4_horz_r_15 <X> T_21_0.lc_trk_g1_7
 (7 14)  (1133 0)  (1133 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1134 0)  (1134 0)  routing T_21_0.span4_horz_r_15 <X> T_21_0.lc_trk_g1_7
 (17 14)  (1119 0)  (1119 0)  IOB_1 IO Functioning bit
 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (1 8)  (1193 7)  (1193 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (1195 6)  (1195 6)  IO control bit: BIODOWN_IE_1

 (5 10)  (1185 4)  (1185 4)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g1_3
 (6 10)  (1186 4)  (1186 4)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g1_3
 (7 10)  (1187 4)  (1187 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1188 4)  (1188 4)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g1_3
 (11 10)  (1201 4)  (1201 4)  routing T_22_0.lc_trk_g1_3 <X> T_22_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (8 11)  (1188 5)  (1188 5)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g1_3
 (10 11)  (1200 5)  (1200 5)  routing T_22_0.lc_trk_g1_3 <X> T_22_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1201 5)  (1201 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (11 13)  (1201 2)  (1201 2)  routing T_22_0.span4_horz_l_15 <X> T_22_0.span4_vert_43
 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (17 14)  (1173 0)  (1173 0)  IOB_1 IO Functioning bit
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


