Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SyncRAM.v" in library work
Compiling verilog file "RegisterFile.v" in library work
Module <SyncRAM> compiled
Compiling verilog file "MoveMux.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "Jumps.v" in library work
Module <MoveMux> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <Jumps> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ALU.v" in library work
Module <ControleUnit> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work>.

Analyzing hierarchy for module <ControleUnit> in library <work> with parameters.
	ADD = "00001"
	ADDI = "01010"
	AND = "00100"
	CMP = "01100"
	JG = "01111"
	JL = "10000"
	JNZ = "01110"
	JUMP = "10001"
	JZ = "01101"
	LI = "01001"
	LW = "00111"
	MOV = "00110"
	NOP = "00000"
	OR = "00011"
	SUB = "00010"
	SUBI = "01011"
	SW = "01000"
	XOR = "00101"

Analyzing hierarchy for module <Jumps> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "000"
	AND = "010"
	OR = "011"
	SUB = "001"
	XOR = "100"

Analyzing hierarchy for module <SyncRAM> in library <work>.

Analyzing hierarchy for module <MoveMux> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ControleUnit> in library <work>.
	ADD = 5'b00001
	ADDI = 5'b01010
	AND = 5'b00100
	CMP = 5'b01100
	JG = 5'b01111
	JL = 5'b10000
	JNZ = 5'b01110
	JUMP = 5'b10001
	JZ = 5'b01101
	LI = 5'b01001
	LW = 5'b00111
	MOV = 5'b00110
	NOP = 5'b00000
	OR = 5'b00011
	SUB = 5'b00010
	SUBI = 5'b01011
	SW = 5'b01000
	XOR = 5'b00101
Module <ControleUnit> is correct for synthesis.
 
Analyzing module <Jumps> in library <work>.
Module <Jumps> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ADD = 3'b000
	AND = 3'b010
	OR = 3'b011
	SUB = 3'b001
	XOR = 3'b100
WARNING:Xst:905 - "ALU.v" line 22: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <result_data>
Module <ALU> is correct for synthesis.
 
Analyzing module <SyncRAM> in library <work>.
Module <SyncRAM> is correct for synthesis.
 
Analyzing module <MoveMux> in library <work>.
Module <MoveMux> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
Unit <InstructionMemory> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
    Found 4x8-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 4x8-bit dual-port RAM <Mram_registers_ren> for signal <registers>.
    Found 4x8-bit dual-port RAM <Mram_registers_ren_1> for signal <registers>.
    Summary:
	inferred   3 RAM(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <ControleUnit>.
    Related source file is "ControlUnit.v".
Unit <ControleUnit> synthesized.


Synthesizing Unit <Jumps>.
    Related source file is "Jumps.v".
    Found 1-bit xor2 for signal <xor_output>.
Unit <Jumps> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 9-bit comparator greatequal for signal <is_ovf$cmp_ge0000> created at line 36.
    Found 9-bit comparator less for signal <is_ovf$cmp_lt0000> created at line 28.
    Found 9-bit comparator less for signal <is_ovf$cmp_lt0001> created at line 28.
    Found 8-bit xor2 for signal <old_result_data_5$xor0000> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <SyncRAM>.
    Related source file is "SyncRAM.v".
    Found 4x8-bit single-port RAM <Mram_mem_data> for signal <mem_data>.
    Found 8-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <SyncRAM> synthesized.


Synthesizing Unit <MoveMux>.
    Related source file is "MoveMux.v".
Unit <MoveMux> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:647 - Input <finish> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruct_dir> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <write_flags> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <move_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <imem_instruction<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <LED>.
    Found 8-bit register for signal <curr_PC>.
    Found 8-bit adder for signal <curr_PC$addsub0000> created at line 87.
    Found 8-bit comparator less for signal <curr_PC$cmp_lt0000> created at line 86.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x8-bit dual-port RAM                                 : 3
 4x8-bit single-port RAM                               : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 3
 8-bit register                                        : 3
# Comparators                                          : 4
 8-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <sram> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <jmps> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <LED_2> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LED_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LED_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LED_5> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LED_6> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LED_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <LED<7:2>> (without init value) have a constant value of 0 in block <Main>.

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr1>    |          |
    |     doB            | connected to signal <read_data1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr2>    |          |
    |     doB            | connected to signal <read_data2>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr_offline> |          |
    |     doB            | connected to signal <read_data_offline> |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

Synthesizing (advanced) Unit <SyncRAM>.
INFO:Xst:3231 - The small RAM <Mram_mem_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncRAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x8-bit dual-port distributed RAM                     : 3
 4x8-bit single-port distributed RAM                   : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 4
 8-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:524 - All outputs of the instance <sram> of the block <SyncRAM> are unconnected in block <Main>.
   This instance will be removed from the design along with all underlying logic

Optimizing unit <Main> ...

Optimizing unit <ALU> ...

Optimizing unit <SyncRAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      LUT2                        : 13
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 26
#      LUT4_D                      : 2
#      MUXCY                       : 7
#      MUXF5                       : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 10
#      FD                          : 4
#      FDR                         : 1
#      FDRS                        : 3
#      FDS                         : 2
# RAMS                             : 24
#      RAM16X1D                    : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                       28  out of   4656     0%  
 Number of Slice Flip Flops:              8  out of   9312     0%  
 Number of 4 input LUTs:                100  out of   9312     1%  
    Number used as logic:                52
    Number used as RAMs:                 48
 Number of IOs:                          50
 Number of bonded IOBs:                  23  out of    190    12%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.395ns (Maximum Frequency: 119.116MHz)
   Minimum input arrival time before clock: 4.123ns
   Maximum output required time after clock: 12.607ns
   Maximum combinational path delay: 5.941ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.395ns (frequency: 119.116MHz)
  Total number of paths / destination ports: 5801 / 140
-------------------------------------------------------------------------
Delay:               8.395ns (Levels of Logic = 13)
  Source:            curr_PC_2 (FF)
  Destination:       rfile/Mram_registers8 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curr_PC_2 to rfile/Mram_registers8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             9   0.514   0.849  curr_PC_2 (curr_PC_2)
     LUT4:I0->O            1   0.612   0.387  mMux/data<1>21_SW0 (N17)
     LUT4:I2->O           19   0.612   0.922  mMux/data<1>21 (imem_instruction<7>)
     RAM16X1D:DPRA0->DPO    1   0.612   0.509  rfile/Mram_registers_ren1 (operand2<0>)
     LUT2:I0->O            1   0.612   0.000  alun/Madd__old_result_data_3_lut<0> (alun/Madd__old_result_data_3_lut<0>)
     MUXCY:S->O            1   0.404   0.000  alun/Madd__old_result_data_3_cy<0> (alun/Madd__old_result_data_3_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  alun/Madd__old_result_data_3_cy<1> (alun/Madd__old_result_data_3_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  alun/Madd__old_result_data_3_cy<2> (alun/Madd__old_result_data_3_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  alun/Madd__old_result_data_3_cy<3> (alun/Madd__old_result_data_3_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  alun/Madd__old_result_data_3_cy<4> (alun/Madd__old_result_data_3_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  alun/Madd__old_result_data_3_cy<5> (alun/Madd__old_result_data_3_cy<5>)
     MUXCY:CI->O           0   0.052   0.000  alun/Madd__old_result_data_3_cy<6> (alun/Madd__old_result_data_3_cy<6>)
     XORCY:CI->O           2   0.699   0.410  alun/Madd__old_result_data_3_xor<7> (mMux/move_data<7>)
     LUT3:I2->O            3   0.612   0.000  mMux/data<7>1 (m_data<7>)
     RAM16X1D:D                0.332          rfile/Mram_registers8
    ----------------------------------------
    Total                      8.395ns (5.318ns logic, 3.077ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 27
-------------------------------------------------------------------------
Offset:              4.123ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       curr_PC_5 (FF)
  Destination Clock: clk rising

  Data Path: reset to curr_PC_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.727  reset_IBUF (reset_IBUF)
     LUT4:I2->O            3   0.612   0.520  curr_PC_mux0000<8>21 (N9)
     LUT3:I1->O            1   0.612   0.000  curr_PC_mux0000<8>_F (N25)
     MUXF5:I0->O           1   0.278   0.000  curr_PC_mux0000<8> (curr_PC_mux0000<8>)
     FD:D                      0.268          curr_PC_5
    ----------------------------------------
    Total                      4.123ns (2.876ns logic, 1.247ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1614 / 12
-------------------------------------------------------------------------
Offset:              12.607ns (Levels of Logic = 13)
  Source:            curr_PC_2 (FF)
  Destination:       is_zero (PAD)
  Source Clock:      clk rising

  Data Path: curr_PC_2 to is_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             9   0.514   0.849  curr_PC_2 (curr_PC_2)
     LUT4:I0->O            1   0.612   0.387  mMux/data<1>21_SW0 (N17)
     LUT4:I2->O           19   0.612   0.922  mMux/data<1>21 (imem_instruction<7>)
     RAM16X1D:DPRA0->DPO    1   0.612   0.509  rfile/Mram_registers_ren1 (operand2<0>)
     LUT2:I0->O            1   0.612   0.000  alun/Madd__old_result_data_3_lut<0> (alun/Madd__old_result_data_3_lut<0>)
     MUXCY:S->O            1   0.404   0.000  alun/Madd__old_result_data_3_cy<0> (alun/Madd__old_result_data_3_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  alun/Madd__old_result_data_3_cy<1> (alun/Madd__old_result_data_3_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  alun/Madd__old_result_data_3_cy<2> (alun/Madd__old_result_data_3_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  alun/Madd__old_result_data_3_cy<3> (alun/Madd__old_result_data_3_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  alun/Madd__old_result_data_3_cy<4> (alun/Madd__old_result_data_3_cy<4>)
     XORCY:CI->O           2   0.699   0.532  alun/Madd__old_result_data_3_xor<5> (mMux/move_data<5>)
     LUT2:I0->O            1   0.612   0.387  alun/is_zero20 (alun/is_zero20)
     LUT4:I2->O            1   0.612   0.357  alun/is_zero28 (is_zero_OBUF)
     OBUF:I->O                 3.169          is_zero_OBUF (is_zero)
    ----------------------------------------
    Total                     12.607ns (8.664ns logic, 3.943ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               5.941ns (Levels of Logic = 3)
  Source:            read_address<0> (PAD)
  Destination:       register<7> (PAD)

  Data Path: read_address<0> to register<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.697  read_address_0_IBUF (read_address_0_IBUF)
     RAM16X1D:DPRA0->DPO    1   0.612   0.357  rfile/Mram_registers_ren_13 (register_2_OBUF)
     OBUF:I->O                 3.169          register_2_OBUF (register<2>)
    ----------------------------------------
    Total                      5.941ns (4.887ns logic, 1.054ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.93 secs
 
--> 

Total memory usage is 212592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    4 (   0 filtered)

