
*** Running vivado
    with args -log Basys3.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Basys3.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 447.289 ; gain = 249.844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 450.750 ; gain = 3.461
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25eadef41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 930.844 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5 cells.
Phase 2 Constant Propagation | Checksum: 17bde086b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 930.844 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 88 unconnected nets.
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 5 unconnected cells.
Phase 3 Sweep | Checksum: 149a9181e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 930.844 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 930.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 149a9181e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 930.844 ; gain = 0.000
Implement Debug Cores | Checksum: 1d1c071aa
Logic Optimization | Checksum: 1d1c071aa

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 149a9181e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 930.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 930.844 ; gain = 483.555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 930.844 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/impl_1/Basys3_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13cec0931

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 930.844 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 930.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 930.844 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 6ff6c11c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 930.844 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 6ff6c11c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 6ff6c11c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 72bb9312

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13dddd141

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1d6a4e882

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 2.2.1 Place Init Design | Checksum: 218cbf6ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 2.2 Build Placer Netlist Model | Checksum: 218cbf6ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 218cbf6ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 2.3 Constrain Clocks/Macros | Checksum: 218cbf6ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 2 Placer Initialization | Checksum: 218cbf6ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 13fa59acd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 13fa59acd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2140986ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1da9f1a62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1da9f1a62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 272c3ccdc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 191eab72a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 4.6 Small Shape Detail Placement | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 4 Detail Placement | Checksum: 21d84606a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 254e3791f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 254e3791f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.027. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 5.2.2 Post Placement Optimization | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 5.2 Post Commit Optimization | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 5.5 Placer Reporting | Checksum: 2444ec64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2578bdb72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2578bdb72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
Ending Placer Task | Checksum: 1bba0d98e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 948.613 ; gain = 17.770
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 948.613 ; gain = 17.770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 948.613 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 948.613 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 948.613 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 948.613 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3b84de9c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1019.199 ; gain = 70.586

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3b84de9c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1022.277 ; gain = 73.664

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3b84de9c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1029.191 ; gain = 80.578
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 137a0518c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.012  | TNS=0.000  | WHS=-0.006 | THS=-0.012 |

Phase 2 Router Initialization | Checksum: 1a3c285d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 201508d00

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a404327a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.394  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a404327a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
Phase 4 Rip-up And Reroute | Checksum: 1a404327a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1439ff97a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.486  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1439ff97a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1439ff97a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
Phase 5 Delay and Skew Optimization | Checksum: 1439ff97a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a2a8e164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.248  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1a2a8e164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.126844 %
  Global Horizontal Routing Utilization  = 0.169703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a2a8e164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a2a8e164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2387c92d2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.248  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2387c92d2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1035.488 ; gain = 86.875

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 1035.488 ; gain = 86.875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1035.488 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/impl_1/Basys3_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Oct 07 14:57:43 2015...

*** Running vivado
    with args -log Basys3.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Basys3.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: open_checkpoint Basys3_routed.dcp
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/impl_1/.Xil/Vivado-8368-NB-Nacosta/dcp/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/impl_1/.Xil/Vivado-8368-NB-Nacosta/dcp/Basys3.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 437.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 437.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 437.883 ; gain = 249.395
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btn[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btn[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btn[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btn[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btn[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are btn[0]_IBUF, btn[1]_IBUF, btn[2]_IBUF, btn[3]_IBUF, btn[4]_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Basys3.bit...
Writing bitstream ./Basys3.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 778.672 ; gain = 340.789
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Basys3.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Oct 07 15:00:21 2015...
