###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID 24p105-03)
#  Generated on:      Fri Nov 29 11:06:07 2024
#  Design:            VGA
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin u2/pixel_buf/fifo_cnt_reg_4/C 
Endpoint:   u2/pixel_buf/fifo_cnt_reg_4/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                         (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 15.762
= Slack Time                    4.237
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |                        Net                         |  Cell  | Delay | Arrival | Required | 
     |                               |       |                                                    |        |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------------------------------------+--------+-------+---------+----------| 
     | ACK_I                         |   v   | ACK_I                                              |        |       |   2.000 |    6.237 | 
     | u2/U201/A                     |   v   | ACK_I                                              | INV3   | 0.138 |   2.138 |    6.375 | 
     | u2/U201/Q                     |   ^   | u2/n329                                            | INV3   | 0.555 |   2.693 |    6.930 | 
     | u2/U9/B                       |   ^   | u2/n329                                            | NOR21  | 0.001 |   2.694 |    6.931 | 
     | u2/U9/Q                       |   v   | u2/vmem_ack                                        | NOR21  | 0.570 |   3.263 |    7.500 | 
     | u2/FE_OFC1824_vmem_ack/A      |   v   | u2/vmem_ack                                        | CLKBU6 | 0.000 |   3.263 |    7.500 | 
     | u2/FE_OFC1824_vmem_ack/Q      |   v   | u2/FE_OFN1824_vmem_ack                             | CLKBU6 | 1.834 |   5.097 |    9.334 | 
     | u2/pixel_buf/U580/B           |   v   | u2/FE_OFN1824_vmem_ack                             | NAND22 | 0.024 |   5.121 |    9.358 | 
     | u2/pixel_buf/U580/Q           |   ^   | u2/pixel_buf/n1029                                 | NAND22 | 0.886 |   6.007 |   10.244 | 
     | u2/pixel_buf/U582/A           |   ^   | u2/pixel_buf/n1029                                 | INV3   | 0.000 |   6.007 |   10.244 | 
     | u2/pixel_buf/U582/Q           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | INV3   | 0.377 |   6.384 |   10.621 | 
     |                               |       | ry_1                                               |        |       |         |          | 
     | u2/pixel_buf/U577/B           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | NAND20 | 0.000 |   6.384 |   10.621 | 
     |                               |       | ry_1                                               |        |       |         |          | 
     | u2/pixel_buf/U577/Q           |   ^   | u2/pixel_buf/n1028                                 | NAND20 | 0.909 |   7.293 |   11.530 | 
     | u2/pixel_buf/U579/A           |   ^   | u2/pixel_buf/n1028                                 | CLKIN0 | 0.000 |   7.293 |   11.530 | 
     | u2/pixel_buf/U579/Q           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | CLKIN0 | 1.125 |   8.418 |   12.655 | 
     |                               |       | ry_2                                               |        |       |         |          | 
     | u2/pixel_buf/U574/B           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | NAND20 | 0.000 |   8.418 |   12.655 | 
     |                               |       | ry_2                                               |        |       |         |          | 
     | u2/pixel_buf/U574/Q           |   ^   | u2/pixel_buf/n1027                                 | NAND20 | 1.415 |   9.833 |   14.070 | 
     | u2/pixel_buf/U576/A           |   ^   | u2/pixel_buf/n1027                                 | CLKIN2 | 0.000 |   9.833 |   14.070 | 
     | u2/pixel_buf/U576/Q           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | CLKIN2 | 0.742 |  10.575 |   14.812 | 
     |                               |       | ry_3                                               |        |       |         |          | 
     | u2/pixel_buf/U571/B           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | NAND20 | 0.000 |  10.575 |   14.812 | 
     |                               |       | ry_3                                               |        |       |         |          | 
     | u2/pixel_buf/U571/Q           |   ^   | u2/pixel_buf/n1026                                 | NAND20 | 0.989 |  11.564 |   15.801 | 
     | u2/pixel_buf/U573/A           |   ^   | u2/pixel_buf/n1026                                 | CLKIN0 | 0.000 |  11.564 |   15.801 | 
     | u2/pixel_buf/U573/Q           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | CLKIN0 | 0.972 |  12.537 |   16.774 | 
     |                               |       | ry_4                                               |        |       |         |          | 
     | u2/pixel_buf/U570/A           |   v   | u2/pixel_buf/add_0_root_sub_0_root_sub_132_aco/car | XOR20  | 0.000 |  12.537 |   16.774 | 
     |                               |       | ry_4                                               |        |       |         |          | 
     | u2/pixel_buf/U570/Q           |   v   | u2/pixel_buf/count_4                               | XOR20  | 2.096 |  14.633 |   18.870 | 
     | u2/pixel_buf/U18/B            |   v   | u2/pixel_buf/count_4                               | NAND22 | 0.000 |  14.633 |   18.870 | 
     | u2/pixel_buf/U18/Q            |   ^   | u2/pixel_buf/n790                                  | NAND22 | 0.832 |  15.465 |   19.702 | 
     | u2/pixel_buf/U437/A           |   ^   | u2/pixel_buf/n790                                  | INV3   | 0.000 |  15.465 |   19.702 | 
     | u2/pixel_buf/U437/Q           |   v   | u2/pixel_buf/n1034                                 | INV3   | 0.297 |  15.762 |   19.999 | 
     | u2/pixel_buf/fifo_cnt_reg_4/D |   v   | u2/pixel_buf/n1034                                 | DFC1   | 0.000 |  15.762 |   19.999 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I |       |       |   0.000 |   -4.237 | 
     | u2/pixel_buf/fifo_cnt_reg_4/C |   ^   | CLK_I | DFC1  | 0.000 |   0.000 |   -4.237 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u2/color_proc/Ra_reg_6/C 
Endpoint:   u2/color_proc/Ra_reg_6/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.714
= Slack Time                    5.135
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.135 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.273 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.670 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.671 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.713 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.716 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.547 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.548 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.399 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.399 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.238 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.238 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.820 |   12.956 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   12.963 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.357 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.364 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.195 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.195 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.847 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.847 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.589 | 
     | u2/color_proc/U91/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.014 |  12.468 |   17.603 | 
     | u2/color_proc/U91/Q             |   v   | u2/color_proc/n90             | AOI221  | 0.795 |  13.263 |   18.398 | 
     | u2/color_proc/U90/D             |   v   | u2/color_proc/n90             | OAI2111 | 0.000 |  13.263 |   18.398 | 
     | u2/color_proc/U90/Q             |   ^   | u2/color_proc/n257            | OAI2111 | 1.451 |  14.714 |   19.849 | 
     | u2/color_proc/Ra_reg_6/D        |   ^   | u2/color_proc/n257            | DF3     | 0.000 |  14.714 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.135 | 
     | u2/color_proc/Ra_reg_6/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.135 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u2/color_proc/Ra_reg_5/C 
Endpoint:   u2/color_proc/Ra_reg_5/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.706
= Slack Time                    5.143
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.143 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.281 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.678 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.679 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.721 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.724 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.555 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.556 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.407 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.407 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.246 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.246 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.820 |   12.964 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   12.971 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.365 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.372 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.203 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.203 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.855 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.855 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.597 | 
     | u2/color_proc/U87/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.007 |  12.461 |   17.604 | 
     | u2/color_proc/U87/Q             |   v   | u2/color_proc/n92             | AOI221  | 0.784 |  13.245 |   18.388 | 
     | u2/color_proc/U86/D             |   v   | u2/color_proc/n92             | OAI2111 | 0.000 |  13.245 |   18.388 | 
     | u2/color_proc/U86/Q             |   ^   | u2/color_proc/n258            | OAI2111 | 1.461 |  14.706 |   19.849 | 
     | u2/color_proc/Ra_reg_5/D        |   ^   | u2/color_proc/n258            | DF3     | 0.000 |  14.706 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.143 | 
     | u2/color_proc/Ra_reg_5/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.143 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u2/color_proc/Ra_reg_4/C 
Endpoint:   u2/color_proc/Ra_reg_4/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.668
= Slack Time                    5.181
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.181 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.319 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.716 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.717 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.759 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.762 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.593 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.594 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.445 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.445 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.284 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.284 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.821 |   13.002 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.009 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.403 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.410 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.241 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.241 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.893 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.893 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.635 | 
     | u2/color_proc/U83/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.014 |  12.468 |   17.649 | 
     | u2/color_proc/U83/Q             |   v   | u2/color_proc/n94             | AOI221  | 0.763 |  13.232 |   18.413 | 
     | u2/color_proc/U82/D             |   v   | u2/color_proc/n94             | OAI2111 | 0.000 |  13.232 |   18.413 | 
     | u2/color_proc/U82/Q             |   ^   | u2/color_proc/n259            | OAI2111 | 1.436 |  14.668 |   19.849 | 
     | u2/color_proc/Ra_reg_4/D        |   ^   | u2/color_proc/n259            | DF3     | 0.000 |  14.668 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.181 | 
     | u2/color_proc/Ra_reg_4/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.181 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u2/color_proc/Ra_reg_2/C 
Endpoint:   u2/color_proc/Ra_reg_2/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.636
= Slack Time                    5.213
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.213 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.351 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.748 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.749 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.792 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.794 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.625 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.626 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.477 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.477 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.316 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.316 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.821 |   13.034 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.042 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.435 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.442 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.273 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.273 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.925 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.925 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.667 | 
     | u2/color_proc/U101/D            |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.001 |  12.455 |   17.668 | 
     | u2/color_proc/U101/Q            |   v   | u2/color_proc/n98             | AOI221  | 0.779 |  13.234 |   18.448 | 
     | u2/color_proc/U100/D            |   v   | u2/color_proc/n98             | OAI2111 | 0.000 |  13.234 |   18.448 | 
     | u2/color_proc/U100/Q            |   ^   | u2/color_proc/n261            | OAI2111 | 1.402 |  14.636 |   19.849 | 
     | u2/color_proc/Ra_reg_2/D        |   ^   | u2/color_proc/n261            | DF3     | 0.000 |  14.636 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.213 | 
     | u2/color_proc/Ra_reg_2/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.213 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u2/color_proc/Ra_reg_0/C 
Endpoint:   u2/color_proc/Ra_reg_0/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.616
= Slack Time                    5.233
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.233 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.371 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.768 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.769 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.812 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.814 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.645 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.646 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.498 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.498 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.336 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.336 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.820 |   13.054 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.062 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.455 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.463 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.294 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.294 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.946 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.946 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.688 | 
     | u2/color_proc/U95/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.012 |  12.466 |   17.700 | 
     | u2/color_proc/U95/Q             |   v   | u2/color_proc/n102            | AOI221  | 0.758 |  13.225 |   18.458 | 
     | u2/color_proc/U94/D             |   v   | u2/color_proc/n102            | OAI2111 | 0.000 |  13.225 |   18.458 | 
     | u2/color_proc/U94/Q             |   ^   | u2/color_proc/n263            | OAI2111 | 1.391 |  14.616 |   19.849 | 
     | u2/color_proc/Ra_reg_0/D        |   ^   | u2/color_proc/n263            | DF3     | 0.000 |  14.616 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.233 | 
     | u2/color_proc/Ra_reg_0/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.233 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u2/color_proc/Ra_reg_7/C 
Endpoint:   u2/color_proc/Ra_reg_7/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.581
= Slack Time                    5.268
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.268 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.406 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.803 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.804 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.846 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.849 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.680 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.681 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.532 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.532 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.371 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.371 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.821 |   13.088 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.096 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.490 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.497 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.328 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.328 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   15.980 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   15.980 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.722 | 
     | u2/color_proc/U104/D            |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.011 |  12.465 |   17.733 | 
     | u2/color_proc/U104/Q            |   v   | u2/color_proc/n85             | AOI221  | 0.727 |  13.192 |   18.460 | 
     | u2/color_proc/U103/D            |   v   | u2/color_proc/n85             | OAI2111 | 0.000 |  13.192 |   18.460 | 
     | u2/color_proc/U103/Q            |   ^   | u2/color_proc/n256            | OAI2111 | 1.389 |  14.581 |   19.849 | 
     | u2/color_proc/Ra_reg_7/D        |   ^   | u2/color_proc/n256            | DF3     | 0.000 |  14.581 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.268 | 
     | u2/color_proc/Ra_reg_7/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.268 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u2/color_proc/Ga_reg_2/C 
Endpoint:   u2/color_proc/Ga_reg_2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.677
= Slack Time                    5.322
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.322 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.460 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.015 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.694 |    8.016 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    8.915 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    8.917 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.751 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.752 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.316 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.316 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.483 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.483 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.341 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.348 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.676 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.683 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.744 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.744 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.398 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.398 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.118 | 
     | u2/color_proc/U114/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.007 |  12.803 |   18.125 | 
     | u2/color_proc/U114/Q            |   ^   | u2/color_proc/n119            | AOI221 | 1.332 |  14.134 |   19.457 | 
     | u2/color_proc/U46/C             |   ^   | u2/color_proc/n119            | OAI212 | 0.000 |  14.134 |   19.457 | 
     | u2/color_proc/U46/Q             |   v   | u2/color_proc/n269            | OAI212 | 0.543 |  14.677 |   19.999 | 
     | u2/color_proc/Ga_reg_2/D        |   v   | u2/color_proc/n269            | DF3    | 0.000 |  14.677 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.322 | 
     | u2/color_proc/Ga_reg_2/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.322 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u2/color_proc/Ga_reg_5/C 
Endpoint:   u2/color_proc/Ga_reg_5/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.672
= Slack Time                    5.327
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.327 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.464 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.019 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.693 |    8.020 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    8.919 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    8.922 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.756 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.757 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.321 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.321 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.488 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.488 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.345 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.353 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.680 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.687 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.749 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.749 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.402 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.402 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.122 | 
     | u2/color_proc/U118/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.006 |  12.801 |   18.128 | 
     | u2/color_proc/U118/Q            |   ^   | u2/color_proc/n116            | AOI221 | 1.328 |  14.129 |   19.456 | 
     | u2/color_proc/U40/C             |   ^   | u2/color_proc/n116            | OAI212 | 0.000 |  14.129 |   19.456 | 
     | u2/color_proc/U40/Q             |   v   | u2/color_proc/n266            | OAI212 | 0.543 |  14.672 |   19.999 | 
     | u2/color_proc/Ga_reg_5/D        |   v   | u2/color_proc/n266            | DF3    | 0.000 |  14.672 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.327 | 
     | u2/color_proc/Ga_reg_5/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.327 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u2/color_proc/Ra_reg_1/C 
Endpoint:   u2/color_proc/Ra_reg_1/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.516
= Slack Time                    5.333
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.333 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.471 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.868 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.869 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.911 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.914 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.745 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.746 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.597 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.597 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.436 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.436 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.821 |   13.154 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.161 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.555 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.562 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.393 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.393 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   16.045 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   16.045 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.787 | 
     | u2/color_proc/U98/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.010 |  12.464 |   17.797 | 
     | u2/color_proc/U98/Q             |   v   | u2/color_proc/n100            | AOI221  | 0.742 |  13.206 |   18.539 | 
     | u2/color_proc/U97/D             |   v   | u2/color_proc/n100            | OAI2111 | 0.000 |  13.206 |   18.539 | 
     | u2/color_proc/U97/Q             |   ^   | u2/color_proc/n262            | OAI2111 | 1.310 |  14.516 |   19.849 | 
     | u2/color_proc/Ra_reg_1/D        |   ^   | u2/color_proc/n262            | DF3     | 0.000 |  14.516 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.333 | 
     | u2/color_proc/Ra_reg_1/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.333 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u2/color_proc/Ga_reg_1/C 
Endpoint:   u2/color_proc/Ga_reg_1/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.658
= Slack Time                    5.341
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.341 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.479 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.033 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.694 |    8.034 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    8.933 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    8.936 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.770 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.771 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.335 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.335 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.502 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.502 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.359 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.367 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.694 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.701 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.763 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.763 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.416 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.416 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.136 | 
     | u2/color_proc/U113/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.008 |  12.804 |   18.144 | 
     | u2/color_proc/U113/Q            |   ^   | u2/color_proc/n120            | AOI221 | 1.334 |  14.137 |   19.478 | 
     | u2/color_proc/U48/C             |   ^   | u2/color_proc/n120            | OAI212 | 0.000 |  14.137 |   19.478 | 
     | u2/color_proc/U48/Q             |   v   | u2/color_proc/n270            | OAI212 | 0.521 |  14.658 |   19.999 | 
     | u2/color_proc/Ga_reg_1/D        |   v   | u2/color_proc/n270            | DF3    | 0.000 |  14.658 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.341 | 
     | u2/color_proc/Ga_reg_1/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.341 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u2/color_proc/Ga_reg_0/C 
Endpoint:   u2/color_proc/Ga_reg_0/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.642
= Slack Time                    5.357
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.357 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.495 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.050 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.693 |    8.051 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    8.950 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    8.953 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.786 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.787 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.352 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.352 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.518 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.518 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.376 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.384 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.711 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.718 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.779 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.779 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.433 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.433 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.153 | 
     | u2/color_proc/U111/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.012 |  12.808 |   18.165 | 
     | u2/color_proc/U111/Q            |   ^   | u2/color_proc/n121            | AOI221 | 1.328 |  14.136 |   19.494 | 
     | u2/color_proc/U50/C             |   ^   | u2/color_proc/n121            | OAI212 | 0.000 |  14.136 |   19.494 | 
     | u2/color_proc/U50/Q             |   v   | u2/color_proc/n271            | OAI212 | 0.505 |  14.642 |   19.999 | 
     | u2/color_proc/Ga_reg_0/D        |   v   | u2/color_proc/n271            | DF3    | 0.000 |  14.642 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.357 | 
     | u2/color_proc/Ga_reg_0/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.357 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u2/color_proc/Ra_reg_3/C 
Endpoint:   u2/color_proc/Ra_reg_3/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  20.000
= Required Time                19.849
- Arrival Time                 14.486
= Slack Time                    5.363
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | ACK_I                           |   ^   | ACK_I                         |         |       |   2.000 |    7.363 | 
     | u2/U201/A                       |   ^   | ACK_I                         | INV3    | 0.138 |   2.138 |    7.501 | 
     | u2/U201/Q                       |   v   | u2/n329                       | INV3    | 0.397 |   2.535 |    7.898 | 
     | u2/U244/A                       |   v   | u2/n329                       | NOR22   | 0.001 |   2.536 |    7.899 | 
     | u2/U244/Q                       |   ^   | u2/clut_ack                   | NOR22   | 1.043 |   3.578 |    8.941 | 
     | u2/color_proc/U162/A            |   ^   | u2/clut_ack                   | INV3    | 0.003 |   3.581 |    8.944 | 
     | u2/color_proc/U162/Q            |   v   | u2/color_proc/n289            | INV3    | 0.831 |   4.412 |    9.775 | 
     | u2/color_proc/U224/B            |   v   | u2/color_proc/n289            | OAI212  | 0.001 |   4.413 |    9.776 | 
     | u2/color_proc/U224/Q            |   ^   | u2/color_proc/n254            | OAI212  | 0.851 |   5.264 |   10.627 | 
     | u2/color_proc/U24/A             |   ^   | u2/color_proc/n254            | OAI311  | 0.000 |   5.264 |   10.627 | 
     | u2/color_proc/U24/Q             |   v   | u2/color_proc/n106            | OAI311  | 0.839 |   6.103 |   11.466 | 
     | u2/color_proc/FE_OFC1820_n106/A |   v   | u2/color_proc/n106            | CLKBU6  | 0.000 |   6.103 |   11.466 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   v   | u2/color_proc/FE_OFN1820_n106 | CLKBU6  | 1.718 |   7.820 |   13.184 | 
     | u2/color_proc/U9/A              |   v   | u2/color_proc/FE_OFN1820_n106 | CLKIN8  | 0.008 |   7.828 |   13.191 | 
     | u2/color_proc/U9/Q              |   ^   | u2/color_proc/n73             | CLKIN8  | 1.394 |   9.222 |   14.585 | 
     | u2/color_proc/U7/A              |   ^   | u2/color_proc/n73             | NAND22  | 0.007 |   9.229 |   14.592 | 
     | u2/color_proc/U7/Q              |   v   | u2/color_proc/n104            | NAND22  | 0.831 |  10.060 |   15.423 | 
     | u2/color_proc/U29/B             |   v   | u2/color_proc/n104            | NOR21   | 0.000 |  10.060 |   15.423 | 
     | u2/color_proc/U29/Q             |   ^   | u2/color_proc/n87             | NOR21   | 0.652 |  10.712 |   16.075 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   ^   | u2/color_proc/n87             | BUF6    | 0.000 |  10.712 |   16.075 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   ^   | u2/color_proc/FE_OFN1817_n87  | BUF6    | 1.742 |  12.454 |   17.817 | 
     | u2/color_proc/U79/D             |   ^   | u2/color_proc/FE_OFN1817_n87  | AOI221  | 0.013 |  12.467 |   17.830 | 
     | u2/color_proc/U79/Q             |   v   | u2/color_proc/n96             | AOI221  | 0.751 |  13.218 |   18.581 | 
     | u2/color_proc/U78/D             |   v   | u2/color_proc/n96             | OAI2111 | 0.000 |  13.218 |   18.581 | 
     | u2/color_proc/U78/Q             |   ^   | u2/color_proc/n260            | OAI2111 | 1.268 |  14.486 |   19.849 | 
     | u2/color_proc/Ra_reg_3/D        |   ^   | u2/color_proc/n260            | DF3     | 0.000 |  14.486 |   19.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.363 | 
     | u2/color_proc/Ra_reg_3/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.363 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u2/color_proc/Ga_reg_3/C 
Endpoint:   u2/color_proc/Ga_reg_3/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.624
= Slack Time                    5.375
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.375 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.512 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.067 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.693 |    8.068 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    8.967 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    8.970 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.803 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.805 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.369 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.369 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.535 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.535 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.393 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.401 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.728 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.360 |   14.735 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.797 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.797 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.450 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.450 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.170 | 
     | u2/color_proc/U115/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.013 |  12.809 |   18.184 | 
     | u2/color_proc/U115/Q            |   ^   | u2/color_proc/n118            | AOI221 | 1.311 |  14.121 |   19.495 | 
     | u2/color_proc/U44/C             |   ^   | u2/color_proc/n118            | OAI212 | 0.000 |  14.121 |   19.495 | 
     | u2/color_proc/U44/Q             |   v   | u2/color_proc/n268            | OAI212 | 0.504 |  14.624 |   19.999 | 
     | u2/color_proc/Ga_reg_3/D        |   v   | u2/color_proc/n268            | DF3    | 0.000 |  14.624 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.375 | 
     | u2/color_proc/Ga_reg_3/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.375 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u2/color_proc/Ga_reg_6/C 
Endpoint:   u2/color_proc/Ga_reg_6/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.574
= Slack Time                    5.425
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.425 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.563 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.117 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.693 |    8.118 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    9.018 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    9.020 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.854 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.855 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.419 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.419 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.586 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.586 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.443 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.451 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.778 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.785 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.847 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.847 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.500 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.500 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.221 | 
     | u2/color_proc/U119/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.014 |  12.810 |   18.235 | 
     | u2/color_proc/U119/Q            |   ^   | u2/color_proc/n115            | AOI221 | 1.276 |  14.086 |   19.511 | 
     | u2/color_proc/U38/C             |   ^   | u2/color_proc/n115            | OAI212 | 0.000 |  14.086 |   19.511 | 
     | u2/color_proc/U38/Q             |   v   | u2/color_proc/n265            | OAI212 | 0.488 |  14.574 |   19.999 | 
     | u2/color_proc/Ga_reg_6/D        |   v   | u2/color_proc/n265            | DF3    | 0.000 |  14.574 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.425 | 
     | u2/color_proc/Ga_reg_6/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.425 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u2/color_proc/Ga_reg_4/C 
Endpoint:   u2/color_proc/Ga_reg_4/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.569
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.430 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.568 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.123 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.694 |    8.124 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    9.023 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    9.025 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.859 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.860 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.424 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.424 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.591 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.591 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.449 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.456 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.784 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.791 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.852 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.852 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.506 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.506 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.226 | 
     | u2/color_proc/U116/B            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.014 |  12.810 |   18.240 | 
     | u2/color_proc/U116/Q            |   ^   | u2/color_proc/n117            | AOI221 | 1.262 |  14.072 |   19.502 | 
     | u2/color_proc/U42/C             |   ^   | u2/color_proc/n117            | OAI212 | 0.000 |  14.072 |   19.502 | 
     | u2/color_proc/U42/Q             |   v   | u2/color_proc/n267            | OAI212 | 0.497 |  14.569 |   19.999 | 
     | u2/color_proc/Ga_reg_4/D        |   v   | u2/color_proc/n267            | DF3    | 0.000 |  14.569 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.430 | 
     | u2/color_proc/Ga_reg_4/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.430 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u2/color_proc/Ga_reg_7/C 
Endpoint:   u2/color_proc/Ga_reg_7/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: ACK_I                    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.001
+ Phase Shift                  20.000
= Required Time                19.999
- Arrival Time                 14.548
= Slack Time                    5.451
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                               |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | ACK_I                           |   v   | ACK_I                         |        |       |   2.000 |    7.451 | 
     | u2/U201/A                       |   v   | ACK_I                         | INV3   | 0.138 |   2.138 |    7.589 | 
     | u2/U201/Q                       |   ^   | u2/n329                       | INV3   | 0.555 |   2.693 |    8.144 | 
     | u2/U244/A                       |   ^   | u2/n329                       | NOR22  | 0.001 |   2.693 |    8.145 | 
     | u2/U244/Q                       |   v   | u2/clut_ack                   | NOR22  | 0.899 |   3.593 |    9.044 | 
     | u2/color_proc/U162/A            |   v   | u2/clut_ack                   | INV3   | 0.003 |   3.595 |    9.046 | 
     | u2/color_proc/U162/Q            |   ^   | u2/color_proc/n289            | INV3   | 0.834 |   4.429 |    9.880 | 
     | u2/color_proc/U224/B            |   ^   | u2/color_proc/n289            | OAI212 | 0.001 |   4.430 |    9.881 | 
     | u2/color_proc/U224/Q            |   v   | u2/color_proc/n254            | OAI212 | 0.564 |   4.994 |   10.445 | 
     | u2/color_proc/U24/A             |   v   | u2/color_proc/n254            | OAI311 | 0.000 |   4.994 |   10.445 | 
     | u2/color_proc/U24/Q             |   ^   | u2/color_proc/n106            | OAI311 | 1.166 |   6.161 |   11.612 | 
     | u2/color_proc/FE_OFC1820_n106/A |   ^   | u2/color_proc/n106            | CLKBU6 | 0.000 |   6.161 |   11.612 | 
     | u2/color_proc/FE_OFC1820_n106/Q |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKBU6 | 1.858 |   8.018 |   13.470 | 
     | u2/color_proc/U9/A              |   ^   | u2/color_proc/FE_OFN1820_n106 | CLKIN8 | 0.008 |   8.026 |   13.477 | 
     | u2/color_proc/U9/Q              |   v   | u2/color_proc/n73             | CLKIN8 | 1.327 |   9.353 |   14.805 | 
     | u2/color_proc/U7/A              |   v   | u2/color_proc/n73             | NAND22 | 0.007 |   9.361 |   14.812 | 
     | u2/color_proc/U7/Q              |   ^   | u2/color_proc/n104            | NAND22 | 1.062 |  10.422 |   15.873 | 
     | u2/color_proc/U29/B             |   ^   | u2/color_proc/n104            | NOR21  | 0.000 |  10.422 |   15.873 | 
     | u2/color_proc/U29/Q             |   v   | u2/color_proc/n87             | NOR21  | 0.654 |  11.076 |   16.527 | 
     | u2/color_proc/FE_OFC1817_n87/A  |   v   | u2/color_proc/n87             | BUF6   | 0.000 |  11.076 |   16.527 | 
     | u2/color_proc/FE_OFC1817_n87/Q  |   v   | u2/color_proc/FE_OFN1817_n87  | BUF6   | 1.720 |  12.796 |   18.247 | 
     | u2/color_proc/U109/A            |   v   | u2/color_proc/FE_OFN1817_n87  | AOI221 | 0.011 |  12.806 |   18.258 | 
     | u2/color_proc/U109/Q            |   ^   | u2/color_proc/n114            | AOI221 | 1.230 |  14.037 |   19.488 | 
     | u2/color_proc/U36/C             |   ^   | u2/color_proc/n114            | OAI212 | 0.000 |  14.037 |   19.488 | 
     | u2/color_proc/U36/Q             |   v   | u2/color_proc/n264            | OAI212 | 0.511 |  14.548 |   19.999 | 
     | u2/color_proc/Ga_reg_7/D        |   v   | u2/color_proc/n264            | DF3    | 0.000 |  14.548 |   19.999 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                          |       |       |       |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I                    |   ^   | CLK_I |       |       |   0.000 |   -5.451 | 
     | u2/color_proc/Ga_reg_7/C |   ^   | CLK_I | DF3   | 0.000 |   0.000 |   -5.451 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u1/hvlen_reg_30/C 
Endpoint:   u1/hvlen_reg_30/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.653
= Slack Time                    5.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.594 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.599 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.007 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.007 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.483 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.491 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.918 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.013 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.615 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.615 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.700 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.700 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.192 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.195 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.446 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.448 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.805 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.805 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.209 | 
     | u1/hvlen_reg_30/E    |   v   | u1/n307            | DFEC1   | 0.038 |  12.653 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.594 | 
     | u1/hvlen_reg_30/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.594 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u1/hvlen_reg_29/C 
Endpoint:   u1/hvlen_reg_29/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.653
= Slack Time                    5.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.594 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.599 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.007 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.007 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.483 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.491 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.918 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.013 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.615 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.615 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.700 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.700 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.192 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.195 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.446 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.448 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.805 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.805 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.210 | 
     | u1/hvlen_reg_29/E    |   v   | u1/n307            | DFEC1   | 0.038 |  12.653 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.594 | 
     | u1/hvlen_reg_29/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.594 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u1/hvlen_reg_28/C 
Endpoint:   u1/hvlen_reg_28/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.652
= Slack Time                    5.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.595 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.600 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.008 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.008 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.484 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.491 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.918 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.014 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.615 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.615 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.701 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.701 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.192 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.196 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.447 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.449 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.806 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.806 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.210 | 
     | u1/hvlen_reg_28/E    |   v   | u1/n307            | DFEC1   | 0.037 |  12.652 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.595 | 
     | u1/hvlen_reg_28/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.595 | 
     +------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u1/hvlen_reg_31/C 
Endpoint:   u1/hvlen_reg_31/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.651
= Slack Time                    5.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.596 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.601 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.485 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.492 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.919 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.015 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.616 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.616 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.702 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.702 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.193 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.197 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.448 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.450 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.807 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.807 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.211 | 
     | u1/hvlen_reg_31/E    |   v   | u1/n307            | DFEC1   | 0.036 |  12.651 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.596 | 
     | u1/hvlen_reg_31/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.596 | 
     +------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u1/hvlen_reg_26/C 
Endpoint:   u1/hvlen_reg_26/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.654
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.597 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.602 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.486 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.493 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.920 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.016 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.617 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.617 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.703 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.703 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.194 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.197 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.449 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.451 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.807 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.807 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.212 | 
     | u1/hvlen_reg_26/E    |   v   | u1/n307            | DFEC3   | 0.038 |  12.654 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.597 | 
     | u1/hvlen_reg_26/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.597 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u1/hvlen_reg_27/C 
Endpoint:   u1/hvlen_reg_27/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.654
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.597 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.602 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.009 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.486 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.493 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.920 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.016 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.617 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.617 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.703 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.703 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.194 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.197 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.449 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.451 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.807 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.807 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.212 | 
     | u1/hvlen_reg_27/E    |   v   | u1/n307            | DFEC3   | 0.038 |  12.654 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.597 | 
     | u1/hvlen_reg_27/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.597 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u1/hvlen_reg_25/C 
Endpoint:   u1/hvlen_reg_25/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.653
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.597 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.602 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.010 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.010 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.486 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.493 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.920 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.016 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.617 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.617 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.703 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.703 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.194 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.197 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.449 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.451 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.807 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.807 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.212 | 
     | u1/hvlen_reg_25/E    |   v   | u1/n307            | DFEC3   | 0.038 |  12.653 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.597 | 
     | u1/hvlen_reg_25/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.597 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u1/hvlen_reg_24/C 
Endpoint:   u1/hvlen_reg_24/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.653
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.597 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.602 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.010 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.010 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.486 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.493 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.920 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.016 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.617 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.617 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.703 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.703 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.194 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.198 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.449 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.451 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.808 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.808 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.212 | 
     | u1/hvlen_reg_24/E    |   v   | u1/n307            | DFEC3   | 0.038 |  12.653 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.597 | 
     | u1/hvlen_reg_24/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.597 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u1/hvlen_reg_23/C 
Endpoint:   u1/hvlen_reg_23/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.649
= Slack Time                    5.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.601 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.606 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.014 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.014 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.490 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.497 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.924 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.020 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.622 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.622 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.707 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.707 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.198 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.202 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.453 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.455 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.812 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.812 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.216 | 
     | u1/hvlen_reg_23/E    |   v   | u1/n307            | DFEC3   | 0.034 |  12.649 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.601 | 
     | u1/hvlen_reg_23/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.601 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u1/hvlen_reg_21/C 
Endpoint:   u1/hvlen_reg_21/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.647
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.603 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.608 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.492 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.499 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.926 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.022 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.624 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.624 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.709 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.709 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.201 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.204 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.455 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.457 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.814 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.814 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.218 | 
     | u1/hvlen_reg_21/E    |   v   | u1/n307            | DFEC3   | 0.032 |  12.647 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.603 | 
     | u1/hvlen_reg_21/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.603 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u1/hvlen_reg_22/C 
Endpoint:   u1/hvlen_reg_22/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.647
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.603 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.608 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.492 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.499 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.926 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.022 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.624 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.624 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.709 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.709 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.201 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.204 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.455 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.457 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.814 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.814 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.218 | 
     | u1/hvlen_reg_22/E    |   v   | u1/n307            | DFEC3   | 0.032 |  12.647 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.603 | 
     | u1/hvlen_reg_22/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.603 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u1/hvlen_reg_17/C 
Endpoint:   u1/hvlen_reg_17/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.647
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.603 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.608 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.492 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.500 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.926 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.022 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.624 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.624 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.709 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.709 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.201 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.204 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.455 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.457 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.814 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.814 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.218 | 
     | u1/hvlen_reg_17/E    |   v   | u1/n307            | DFEC3   | 0.032 |  12.647 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.603 | 
     | u1/hvlen_reg_17/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.603 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u1/hvlen_reg_20/C 
Endpoint:   u1/hvlen_reg_20/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.647
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.603 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.608 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.492 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.500 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.926 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.022 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.624 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.624 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.709 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.709 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.201 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.204 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.455 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.457 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.814 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.814 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.218 | 
     | u1/hvlen_reg_20/E    |   v   | u1/n307            | DFEC3   | 0.032 |  12.647 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.603 | 
     | u1/hvlen_reg_20/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.603 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u1/hvlen_reg_19/C 
Endpoint:   u1/hvlen_reg_19/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.647
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.603 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.608 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.016 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.492 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.500 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.927 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.022 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.624 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.624 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.709 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.709 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.201 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.204 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.455 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.457 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.814 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.814 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.219 | 
     | u1/hvlen_reg_19/E    |   v   | u1/n307            | DFEC3   | 0.032 |  12.647 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.603 | 
     | u1/hvlen_reg_19/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.603 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u1/hvlen_reg_18/C 
Endpoint:   u1/hvlen_reg_18/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.646
= Slack Time                    5.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.604 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.609 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.017 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.017 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.493 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.501 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.927 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.023 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.625 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.625 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.710 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.710 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.202 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.205 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.456 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.458 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.815 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.815 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.219 | 
     | u1/hvlen_reg_18/E    |   v   | u1/n307            | DFEC3   | 0.031 |  12.646 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.604 | 
     | u1/hvlen_reg_18/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.604 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u1/hvlen_reg_16/C 
Endpoint:   u1/hvlen_reg_16/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.646
= Slack Time                    5.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.604 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.609 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.017 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.017 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.493 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.501 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.928 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.023 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.625 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.625 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.710 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.710 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.202 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.205 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.456 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.458 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.815 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.815 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.220 | 
     | u1/hvlen_reg_16/E    |   v   | u1/n307            | DFEC3   | 0.031 |  12.646 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.604 | 
     | u1/hvlen_reg_16/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.604 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u1/ctrl_reg_20/C 
Endpoint:   u1/ctrl_reg_20/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.635
= Slack Time                    5.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.612 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.617 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.501 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.509 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.935 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.031 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.633 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.633 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.718 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.718 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.210 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.213 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.464 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.466 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.889 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.889 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.230 | 
     | u1/ctrl_reg_20/E     |   v   | u1/n304            | DFEC1   | 0.018 |  12.635 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.612 | 
     | u1/ctrl_reg_20/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.612 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u1/ctrl_reg_21/C 
Endpoint:   u1/ctrl_reg_21/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.635
= Slack Time                    5.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.612 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.617 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.501 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.509 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.935 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.031 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.633 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.633 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.718 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.718 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.210 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.213 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.464 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.466 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.889 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.889 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.230 | 
     | u1/ctrl_reg_21/E     |   v   | u1/n304            | DFEC1   | 0.018 |  12.635 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.612 | 
     | u1/ctrl_reg_21/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.612 | 
     +-----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u1/ctrl_reg_22/C 
Endpoint:   u1/ctrl_reg_22/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.635
= Slack Time                    5.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.612 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.617 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.025 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.501 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.509 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.936 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.031 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.633 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.633 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.718 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.718 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.210 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.213 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.464 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.466 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.889 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.889 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.230 | 
     | u1/ctrl_reg_22/E     |   v   | u1/n304            | DFEC1   | 0.017 |  12.635 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.612 | 
     | u1/ctrl_reg_22/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.612 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u1/ctrl_reg_19/C 
Endpoint:   u1/ctrl_reg_19/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.634
= Slack Time                    5.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.613 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.618 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.502 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.510 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.937 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.032 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.634 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.634 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.719 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.719 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.211 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.214 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.465 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.467 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.890 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.890 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.231 | 
     | u1/ctrl_reg_19/E     |   v   | u1/n304            | DFEC1   | 0.017 |  12.634 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.613 | 
     | u1/ctrl_reg_19/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.613 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u1/ctrl_reg_26/C 
Endpoint:   u1/ctrl_reg_26/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.634
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.510 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.937 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.032 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.634 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.634 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.211 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.214 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.465 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.467 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.890 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.890 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.231 | 
     | u1/ctrl_reg_26/E     |   v   | u1/n304            | DFEC1   | 0.016 |  12.634 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/ctrl_reg_26/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.614 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u1/ctrl_reg_27/C 
Endpoint:   u1/ctrl_reg_27/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.634
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.026 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.510 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.937 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.032 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.634 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.634 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.211 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.214 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.465 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.467 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.890 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.890 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.231 | 
     | u1/ctrl_reg_27/E     |   v   | u1/n304            | DFEC1   | 0.016 |  12.634 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/ctrl_reg_27/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.614 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u1/ctrl_reg_25/C 
Endpoint:   u1/ctrl_reg_25/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.633
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.510 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.937 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.033 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.634 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.634 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.211 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.215 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.466 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.467 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.891 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.891 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.231 | 
     | u1/ctrl_reg_25/E     |   v   | u1/n304            | DFEC1   | 0.016 |  12.633 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/ctrl_reg_25/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.614 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u1/ctrl_reg_24/C 
Endpoint:   u1/ctrl_reg_24/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.633
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.511 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.937 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.033 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.635 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.635 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.212 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.215 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.466 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.467 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.891 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.891 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.231 | 
     | u1/ctrl_reg_24/E     |   v   | u1/n304            | DFEC1   | 0.016 |  12.633 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/ctrl_reg_24/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.614 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u1/ctrl_reg_18/C 
Endpoint:   u1/ctrl_reg_18/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.633
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.511 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.938 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.033 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.635 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.635 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.212 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.215 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.466 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.468 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.891 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.891 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.232 | 
     | u1/ctrl_reg_18/E     |   v   | u1/n304            | DFEC1   | 0.016 |  12.633 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/ctrl_reg_18/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.614 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u1/hvlen_reg_15/C 
Endpoint:   u1/hvlen_reg_15/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.750
+ Phase Shift                  20.000
= Required Time                18.250
- Arrival Time                 12.636
= Slack Time                    5.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.614 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.619 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.027 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.503 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.511 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.938 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.033 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.635 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.635 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.720 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.720 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.212 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.215 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.466 | 
     | u1/U266/A            |   v   | u1/n319            | AOI212  | 0.002 |   9.854 |   15.468 | 
     | u1/U266/Q            |   ^   | u1/n97             | AOI212  | 1.357 |  11.211 |   16.825 | 
     | u1/U265/A            |   ^   | u1/n97             | CLKIN12 | 0.000 |  11.211 |   16.825 | 
     | u1/U265/Q            |   v   | u1/n307            | CLKIN12 | 1.405 |  12.615 |   18.230 | 
     | u1/hvlen_reg_15/E    |   v   | u1/n307            | DFEC3   | 0.021 |  12.636 |   18.250 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   -5.614 | 
     | u1/hvlen_reg_15/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   -5.614 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u1/ctrl_reg_30/C 
Endpoint:   u1/ctrl_reg_30/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.632
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.615 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.620 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.504 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.511 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.938 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.034 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.635 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.635 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.721 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.721 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.212 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.216 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.467 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.468 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.892 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.892 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.232 | 
     | u1/ctrl_reg_30/E     |   v   | u1/n304            | DFEC1   | 0.015 |  12.632 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.615 | 
     | u1/ctrl_reg_30/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.615 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u1/ctrl_reg_29/C 
Endpoint:   u1/ctrl_reg_29/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.632
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.615 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.620 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.504 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.512 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.938 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.034 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.636 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.636 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.721 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.721 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.213 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.216 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.467 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.469 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.892 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.892 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.233 | 
     | u1/ctrl_reg_29/E     |   v   | u1/n304            | DFEC1   | 0.015 |  12.632 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.615 | 
     | u1/ctrl_reg_29/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.615 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u1/ctrl_reg_16/C 
Endpoint:   u1/ctrl_reg_16/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.632
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.615 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.620 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.028 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.504 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.512 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.939 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.034 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.636 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.636 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.721 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.721 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.213 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.216 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.467 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.469 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.892 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.892 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.233 | 
     | u1/ctrl_reg_16/E     |   v   | u1/n304            | DFEC1   | 0.015 |  12.632 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.615 | 
     | u1/ctrl_reg_16/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.615 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u1/ctrl_reg_28/C 
Endpoint:   u1/ctrl_reg_28/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.632
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.616 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.621 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.505 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.512 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.939 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.035 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.636 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.636 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.722 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.722 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.213 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.216 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.468 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.469 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.893 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.893 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.233 | 
     | u1/ctrl_reg_28/E     |   v   | u1/n304            | DFEC1   | 0.014 |  12.632 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.616 | 
     | u1/ctrl_reg_28/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.616 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u1/ctrl_reg_17/C 
Endpoint:   u1/ctrl_reg_17/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.631
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.616 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.621 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.505 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.512 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.939 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.035 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.636 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.636 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.722 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.722 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.213 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.217 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.468 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.469 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.893 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.893 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.233 | 
     | u1/ctrl_reg_17/E     |   v   | u1/n304            | DFEC1   | 0.014 |  12.631 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.616 | 
     | u1/ctrl_reg_17/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.616 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u1/ctrl_reg_23/C 
Endpoint:   u1/ctrl_reg_23/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.631
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.616 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.621 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.505 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.897 |    8.513 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.939 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.035 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.637 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.637 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.722 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.722 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.214 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.217 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.468 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.469 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.893 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.893 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.233 | 
     | u1/ctrl_reg_23/E     |   v   | u1/n304            | DFEC1   | 0.014 |  12.631 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   -5.616 | 
     | u1/ctrl_reg_23/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.616 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u1/ctrl_reg_7/C 
Endpoint:   u1/ctrl_reg_7/E (v) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[0]        (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.753
+ Phase Shift                  20.000
= Required Time                18.247
- Arrival Time                 12.631
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                      |       |                    |         |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+-------+---------+----------| 
     | SEL_I[0]             |   v   | SEL_I_0            |         |       |   0.000 |    5.616 | 
     | u1/U91/D             |   v   | SEL_I_0            | NAND41  | 0.005 |   0.005 |    5.621 | 
     | u1/U91/Q             |   ^   | u1/n119            | NAND41  | 1.408 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/A |   ^   | u1/n119            | CLKIN3  | 0.000 |   1.413 |    7.029 | 
     | u1/FE_OFC1826_n119/Q |   v   | u1/FE_OFN1826_n119 | CLKIN3  | 1.476 |   2.889 |    8.505 | 
     | u1/FE_OFC1827_n119/A |   v   | u1/FE_OFN1826_n119 | CLKIN12 | 0.007 |   2.896 |    8.513 | 
     | u1/FE_OFC1827_n119/Q |   ^   | u1/FE_OFN1827_n119 | CLKIN12 | 1.427 |   4.323 |    9.940 | 
     | u1/FE_OFC361_n119/A  |   ^   | u1/FE_OFN1827_n119 | CLKBU2  | 0.096 |   4.419 |   10.035 | 
     | u1/FE_OFC361_n119/Q  |   ^   | u1/FE_OFN361_n119  | CLKBU2  | 1.602 |   6.021 |   11.637 | 
     | u1/U31/B             |   ^   | u1/FE_OFN361_n119  | NOR31   | 0.000 |   6.021 |   11.637 | 
     | u1/U31/Q             |   v   | ACK_O              | NOR31   | 1.086 |   7.106 |   12.722 | 
     | u1/U97/B             |   v   | ACK_O              | NAND24  | 0.000 |   7.106 |   12.722 | 
     | u1/U97/Q             |   ^   | u1/n109            | NAND24  | 1.492 |   8.598 |   14.214 | 
     | u1/U30/A             |   ^   | u1/n109            | INV3    | 0.003 |   8.601 |   14.217 | 
     | u1/U30/Q             |   v   | u1/n319            | INV3    | 1.251 |   9.852 |   15.468 | 
     | u1/U230/A            |   v   | u1/n319            | AOI212  | 0.001 |   9.853 |   15.470 | 
     | u1/U230/Q            |   ^   | u1/n105            | AOI212  | 1.424 |  11.277 |   16.893 | 
     | u1/U229/A            |   ^   | u1/n105            | CLKIN15 | 0.000 |  11.277 |   16.893 | 
     | u1/U229/Q            |   v   | u1/n304            | CLKIN15 | 1.340 |  12.617 |   18.234 | 
     | u1/ctrl_reg_7/E      |   v   | u1/n304            | DFEC1   | 0.013 |  12.631 |   18.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I           |   ^   | CLK_I |       |       |   0.000 |   -5.616 | 
     | u1/ctrl_reg_7/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   -5.616 | 
     +----------------------------------------------------------------------+ 

