HEADER
"PSFversion" "1.00"
"PORT0n" "analogLib_port_spectre"
"PORT0n" "PA_testbench"
"C2n C3n C0n C1n" "NCSU_Analog_Parts_cap_spectre"
"I11n I10n" "rfLib_balun_veriloga"
"PORT1n" "analogLib_port_spectre"
"PORT1n" "PA_testbench"
"V1n" "NCSU_Analog_Parts_vdc_spectre"
"L3n L2n L1n L0n" "NCSU_Analog_Parts_ind_spectre"
"I0n" "Diff_twostage_PA"
