{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571778711109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571778711129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 18:11:50 2019 " "Processing started: Tue Oct 22 18:11:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571778711129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778711129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778711129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571778712501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571778712501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-Arc " "Found design unit 1: muxPC-Arc" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725581 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725584 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Arch " "Found design unit 1: UC-Arch" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725593 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrucoesI-estrutural " "Found design unit 1: InstrucoesI-estrutural" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725599 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrucoesI " "Found entity 1: InstrucoesI" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725603 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725611 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Arch " "Found design unit 1: Processador-Arch" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arch " "Found design unit 1: pc-Arch" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725631 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-comportamento " "Found design unit 1: extensor-comportamento" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725635 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-comportamento " "Found design unit 1: banco-comportamento" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725645 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador2-Arc " "Found design unit 1: somador2-Arc" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725650 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstrucoesI " "Elaborating entity \"InstrucoesI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571778725730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "top.vhd" "ROM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM rom.vhd(19) " "VHDL Signal Declaration warning at rom.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571778725757 "|InstrucoesI|ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PR " "Elaborating entity \"Processador\" for hierarchy \"Processador:PR\"" {  } { { "top.vhd" "PR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Processador:PR\|somador:SomadorPC " "Elaborating entity \"somador\" for hierarchy \"Processador:PR\|somador:SomadorPC\"" {  } { { "Processador.vhd" "SomadorPC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador2 Processador:PR\|somador2:SomadorIM " "Elaborating entity \"somador2\" for hierarchy \"Processador:PR\|somador2:SomadorIM\"" {  } { { "Processador.vhd" "SomadorIM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC Processador:PR\|muxPC:Mux2_Jump " "Elaborating entity \"muxPC\" for hierarchy \"Processador:PR\|muxPC:Mux2_Jump\"" {  } { { "Processador.vhd" "Mux2_Jump" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor Processador:PR\|extensor:Ext " "Elaborating entity \"extensor\" for hierarchy \"Processador:PR\|extensor:Ext\"" {  } { { "Processador.vhd" "Ext" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processador:PR\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"Processador:PR\|pc:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC Processador:PR\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"Processador:PR\|UC:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco Processador:PR\|banco:BR " "Elaborating entity \"banco\" for hierarchy \"Processador:PR\|banco:BR\"" {  } { { "Processador.vhd" "BR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula Processador:PR\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725803 ""}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "ULA.vhd(41) " "VHDL Conditional Signal Assignment error at ULA.vhd(41): conditional waveforms must have same number of elements" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 41 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Analysis & Synthesis" 0 -1 1571778725803 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Processador:PR\|ula:ULA " "Can't elaborate user hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 98 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 22 18:12:05 2019 " "Processing ended: Tue Oct 22 18:12:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778726592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571778711109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571778711129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 18:11:50 2019 " "Processing started: Tue Oct 22 18:11:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571778711129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778711129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778711129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571778712501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571778712501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-Arc " "Found design unit 1: muxPC-Arc" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725581 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725584 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Arch " "Found design unit 1: UC-Arch" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725593 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrucoesI-estrutural " "Found design unit 1: InstrucoesI-estrutural" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725599 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrucoesI " "Found entity 1: InstrucoesI" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725603 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725611 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Arch " "Found design unit 1: Processador-Arch" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arch " "Found design unit 1: pc-Arch" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725631 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-comportamento " "Found design unit 1: extensor-comportamento" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725635 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-comportamento " "Found design unit 1: banco-comportamento" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725645 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador2-Arc " "Found design unit 1: somador2-Arc" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725650 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571778725650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstrucoesI " "Elaborating entity \"InstrucoesI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571778725730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "top.vhd" "ROM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM rom.vhd(19) " "VHDL Signal Declaration warning at rom.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571778725757 "|InstrucoesI|ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PR " "Elaborating entity \"Processador\" for hierarchy \"Processador:PR\"" {  } { { "top.vhd" "PR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Processador:PR\|somador:SomadorPC " "Elaborating entity \"somador\" for hierarchy \"Processador:PR\|somador:SomadorPC\"" {  } { { "Processador.vhd" "SomadorPC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador2 Processador:PR\|somador2:SomadorIM " "Elaborating entity \"somador2\" for hierarchy \"Processador:PR\|somador2:SomadorIM\"" {  } { { "Processador.vhd" "SomadorIM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC Processador:PR\|muxPC:Mux2_Jump " "Elaborating entity \"muxPC\" for hierarchy \"Processador:PR\|muxPC:Mux2_Jump\"" {  } { { "Processador.vhd" "Mux2_Jump" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor Processador:PR\|extensor:Ext " "Elaborating entity \"extensor\" for hierarchy \"Processador:PR\|extensor:Ext\"" {  } { { "Processador.vhd" "Ext" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processador:PR\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"Processador:PR\|pc:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC Processador:PR\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"Processador:PR\|UC:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco Processador:PR\|banco:BR " "Elaborating entity \"banco\" for hierarchy \"Processador:PR\|banco:BR\"" {  } { { "Processador.vhd" "BR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula Processador:PR\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725803 ""}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "ULA.vhd(41) " "VHDL Conditional Signal Assignment error at ULA.vhd(41): conditional waveforms must have same number of elements" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 41 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Analysis & Synthesis" 0 -1 1571778725803 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Processador:PR\|ula:ULA " "Can't elaborate user hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 98 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571778725806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 22 18:12:05 2019 " "Processing ended: Tue Oct 22 18:12:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571778725911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571778725911 ""}
