module top_module(
	output reg one);

	always @(begin) 
	begin
		one <= 1'b1;
	end

endmodule
