{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748364212808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748364212808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 02:43:32 2025 " "Processing started: Wed May 28 02:43:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748364212808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748364212808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748364212808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748364213543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748364213544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buf " "Found entity 1: tri_buf" {  } { { "tri_buf.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tri_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_processor " "Found entity 1: simple_processor" {  } { { "simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsig.v 1 1 " "Found 1 design units, including 1 entities, in source file outputsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputsig " "Found entity 1: outputsig" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hot_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hot_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_onehot " "Found entity 1: binary_to_onehot" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file find_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_ns " "Found entity 1: find_ns" {  } { { "find_ns.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/find_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_controller " "Found entity 1: my_controller" {  } { { "controller.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 tb_simple_processor.v(68) " "Verilog HDL Expression warning at tb_simple_processor.v(68): truncated literal to match 23 bits" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1748364223508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_simple_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_simple_processor " "Found entity 1: tb_simple_processor" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_im.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_IM " "Found entity 1: fake_IM" {  } { { "fake_IM.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/fake_IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364223510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364223510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_simple_processor " "Elaborating entity \"tb_simple_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748364223562 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_simple_processor.v(79) " "Verilog HDL warning at tb_simple_processor.v(79): ignoring unsupported system task" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 79 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1748364223564 "|tb_simple_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_processor simple_processor:DUT " "Elaborating entity \"simple_processor\" for hierarchy \"simple_processor:DUT\"" {  } { { "tb_simple_processor.v" "DUT" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath simple_processor:DUT\|datapath:my_datapath " "Elaborating entity \"datapath\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register simple_processor:DUT\|datapath:my_datapath\|register:reg_gen\[0\].my_regs " "Elaborating entity \"register\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|register:reg_gen\[0\].my_regs\"" {  } { { "datapath.v" "reg_gen\[0\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buf simple_processor:DUT\|datapath:my_datapath\|tri_buf:tri_gen\[15\].my_tris " "Elaborating entity \"tri_buf\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|tri_buf:tri_gen\[15\].my_tris\"" {  } { { "datapath.v" "tri_gen\[15\].my_tris" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu simple_processor:DUT\|datapath:my_datapath\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|alu:my_alu\"" {  } { { "datapath.v" "my_alu" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc simple_processor:DUT\|pc:my_pc " "Elaborating entity \"pc\" for hierarchy \"simple_processor:DUT\|pc:my_pc\"" {  } { { "simple_processor.v" "my_pc" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364223603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "low_val pc.v(7) " "Verilog HDL or VHDL warning at pc.v(7): object \"low_val\" assigned a value but never read" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748364223604 "|tb_simple_processor|simple_processor:DUT|pc:my_pc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp pc.v(9) " "Verilog HDL or VHDL warning at pc.v(9): object \"temp\" assigned a value but never read" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748364223604 "|tb_simple_processor|simple_processor:DUT|pc:my_pc"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_controller controller " "Node instance \"my_controller\" instantiates undefined entity \"controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple_processor.v" "my_controller" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1748364223605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748364223665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 28 02:43:43 2025 " "Processing ended: Wed May 28 02:43:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748364223665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748364223665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748364223665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748364223665 ""}
