$date
	Fri Apr 26 20:32:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BU_Tb $end
$var wire 1 ! NextPCSrc_tb $end
$var reg 32 " A_tb [31:0] $end
$var reg 32 # B_tb [31:0] $end
$var reg 5 $ BrOp_tb [4:0] $end
$scope module BU_inst $end
$var wire 32 % A [31:0] $end
$var wire 32 & B [31:0] $end
$var wire 5 ' BrOp [4:0] $end
$var reg 1 ! NextPCSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b111 &
b101 %
b0 $
b111 #
b101 "
0!
$end
#10
b1000 $
b1000 '
#20
1!
b1001 $
b1001 '
#30
b1100 $
b1100 '
#40
0!
b1101 $
b1101 '
#50
b1110 $
b1110 '
b11111111111111111111111111111011 "
b11111111111111111111111111111011 %
#60
1!
b1111 $
b1111 '
#70
b11111 $
b11111 '
b101 "
b101 %
#80
