strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd333d16790>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d63410>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d63410>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d16950>",
		fillcolor=cadetblue,
		label="9:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d16950>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd333d71490>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d7d650>",
		fillcolor=cadetblue,
		label="18:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d7d650>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd333d713d0>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"7:CS" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd333d0e2d0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd333df5110>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd333d63510>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd333d6a090>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d71590>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'd3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d71590>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"8:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d0eed0>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd333d0eed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
