Analysis & Synthesis report for toolflow
Sat Dec 14 10:00:23 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 14 10:00:23 2019               ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Dec 14 10:00:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/ProjC/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alu32bit.vhd
    Info (12022): Found design unit 1: ALU32Bit-structural File: U:/CPRE381/ProjC/ModelSimWork/src/ALU32Bit.vhd Line: 14
    Info (12023): Found entity 1: ALU32Bit File: U:/CPRE381/ProjC/ModelSimWork/src/ALU32Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alubit0to30.vhd
    Info (12022): Found design unit 1: ALUBit0to30-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/ALUBit0to30.vhd Line: 15
    Info (12023): Found entity 1: ALUBit0to30 File: U:/CPRE381/ProjC/ModelSimWork/src/ALUBit0to30.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alubit31.vhd
    Info (12022): Found design unit 1: ALUBit31-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/ALUBit31.vhd Line: 16
    Info (12023): Found entity 1: ALUBit31 File: U:/CPRE381/ProjC/ModelSimWork/src/ALUBit31.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/exmemreg.vhd
    Info (12022): Found design unit 1: EXMEMReg-description File: U:/CPRE381/ProjC/ModelSimWork/src/EXMEMReg.vhd Line: 29
    Info (12023): Found entity 1: EXMEMReg File: U:/CPRE381/ProjC/ModelSimWork/src/EXMEMReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/fullalu.vhd
    Info (12022): Found design unit 1: fullALU-structural File: U:/CPRE381/ProjC/ModelSimWork/src/FullALU.vhd Line: 30
    Info (12023): Found entity 1: fullALU File: U:/CPRE381/ProjC/ModelSimWork/src/FullALU.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/idexreg.vhd
    Info (12022): Found design unit 1: IDEXReg-description File: U:/CPRE381/ProjC/ModelSimWork/src/IDEXReg.vhd Line: 35
    Info (12023): Found entity 1: IDEXReg File: U:/CPRE381/ProjC/ModelSimWork/src/IDEXReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/ifidreg.vhd
    Info (12022): Found design unit 1: IFIDReg-description File: U:/CPRE381/ProjC/ModelSimWork/src/IFIDReg.vhd Line: 17
    Info (12023): Found entity 1: IFIDReg File: U:/CPRE381/ProjC/ModelSimWork/src/IFIDReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/memwbreg.vhd
    Info (12022): Found design unit 1: MEMWBReg-description File: U:/CPRE381/ProjC/ModelSimWork/src/MEMWBReg.vhd Line: 25
    Info (12023): Found entity 1: MEMWBReg File: U:/CPRE381/ProjC/ModelSimWork/src/MEMWBReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/CPRE381/ProjC/ModelSimWork/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: U:/CPRE381/ProjC/ModelSimWork/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/control.vhd
    Info (12022): Found design unit 1: control-behavior File: U:/CPRE381/ProjC/ModelSimWork/src/control.vhd Line: 40
    Info (12023): Found entity 1: control File: U:/CPRE381/ProjC/ModelSimWork/src/control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/decoder32to5.vhd
    Info (12022): Found design unit 1: decoder32to5-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/decoder32to5.vhd Line: 10
    Info (12023): Found entity 1: decoder32to5 File: U:/CPRE381/ProjC/ModelSimWork/src/decoder32to5.vhd Line: 4
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus Prime primitive name File: U:/CPRE381/ProjC/ModelSimWork/src/dff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/dff.vhd
    Info (12022): Found design unit 1: dff-mixed File: U:/CPRE381/ProjC/ModelSimWork/src/dff.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/extender.vhd
    Info (12022): Found design unit 1: extender-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/extender.vhd Line: 13
    Info (12023): Found entity 1: extender File: U:/CPRE381/ProjC/ModelSimWork/src/extender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/forward_unit.vhd
    Info (12022): Found design unit 1: forward_unit-behavior File: U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd Line: 14
    Info (12023): Found entity 1: forward_unit File: U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/hazard_detect.vhd
    Info (12022): Found design unit 1: hazard_detect-behavior File: U:/CPRE381/ProjC/ModelSimWork/src/hazard_detect.vhd Line: 17
    Info (12023): Found entity 1: hazard_detect File: U:/CPRE381/ProjC/ModelSimWork/src/hazard_detect.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/CPRE381/ProjC/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/CPRE381/ProjC/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /cpre381/projc/modelsimwork/src/mux32bitarray.vhd
    Info (12022): Found design unit 1: mux32BitArray File: U:/CPRE381/ProjC/ModelSimWork/src/mux32BitArray.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/mux32to1.vhd Line: 12
    Info (12023): Found entity 1: mux32to1 File: U:/CPRE381/ProjC/ModelSimWork/src/mux32to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mux_df.vhd
    Info (12022): Found design unit 1: mux_df-dataflow File: U:/CPRE381/ProjC/ModelSimWork/src/mux_df.vhd Line: 28
    Info (12023): Found entity 1: mux_df File: U:/CPRE381/ProjC/ModelSimWork/src/mux_df.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/new 1.vhd
    Info (12023): Found entity 1: hazard_detection File: U:/CPRE381/ProjC/ModelSimWork/src/new 1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/reg.vhd
    Info (12022): Found design unit 1: reg-structural File: U:/CPRE381/ProjC/ModelSimWork/src/reg.vhd Line: 31
    Info (12023): Found entity 1: reg File: U:/CPRE381/ProjC/ModelSimWork/src/reg.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/register32.vhd
    Info (12022): Found design unit 1: register32-description File: U:/CPRE381/ProjC/ModelSimWork/src/register32.vhd Line: 14
    Info (12023): Found entity 1: register32 File: U:/CPRE381/ProjC/ModelSimWork/src/register32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/registerfile.vhd
    Info (12022): Found design unit 1: registerFile-structural File: U:/CPRE381/ProjC/ModelSimWork/src/registerFile.vhd Line: 18
    Info (12023): Found entity 1: registerFile File: U:/CPRE381/ProjC/ModelSimWork/src/registerFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/shifter.vhd
    Info (12022): Found design unit 1: shifter-behavior File: U:/CPRE381/ProjC/ModelSimWork/src/shifter.vhd Line: 12
    Info (12023): Found entity 1: shifter File: U:/CPRE381/ProjC/ModelSimWork/src/shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/tb_pipelineregisters.vhd
    Info (12022): Found design unit 1: tb_pipelineRegisters-behavior File: U:/CPRE381/ProjC/ModelSimWork/src/tb_pipelineRegisters.vhd Line: 8
    Info (12023): Found entity 1: tb_pipelineRegisters File: U:/CPRE381/ProjC/ModelSimWork/src/tb_pipelineRegisters.vhd Line: 4
Error (10309): VHDL Interface Declaration error in forward_unit.vhd(17): interface object "ForwardA" of mode out cannot be read. Change object mode to buffer. File: U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd Line: 17
Error (10309): VHDL Interface Declaration error in forward_unit.vhd(17): interface object "ForwardB" of mode out cannot be read. Change object mode to buffer. File: U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd Line: 17
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4806 megabytes
    Error: Processing ended: Sat Dec 14 10:00:23 2019
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:04


