#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2798e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2764320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x276c630 .functor NOT 1, L_0x27c4020, C4<0>, C4<0>, C4<0>;
L_0x27c3e00 .functor XOR 2, L_0x27c3ca0, L_0x27c3d60, C4<00>, C4<00>;
L_0x27c3f10 .functor XOR 2, L_0x27c3e00, L_0x27c3e70, C4<00>, C4<00>;
v0x27c04e0_0 .net *"_ivl_10", 1 0, L_0x27c3e70;  1 drivers
v0x27c05e0_0 .net *"_ivl_12", 1 0, L_0x27c3f10;  1 drivers
v0x27c06c0_0 .net *"_ivl_2", 1 0, L_0x27c3be0;  1 drivers
v0x27c0780_0 .net *"_ivl_4", 1 0, L_0x27c3ca0;  1 drivers
v0x27c0860_0 .net *"_ivl_6", 1 0, L_0x27c3d60;  1 drivers
v0x27c0990_0 .net *"_ivl_8", 1 0, L_0x27c3e00;  1 drivers
v0x27c0a70_0 .net "a", 0 0, v0x27be320_0;  1 drivers
v0x27c0b10_0 .net "b", 0 0, v0x27be3c0_0;  1 drivers
v0x27c0bb0_0 .net "c", 0 0, v0x27be460_0;  1 drivers
v0x27c0c50_0 .var "clk", 0 0;
v0x27c0cf0_0 .net "d", 0 0, v0x27be5a0_0;  1 drivers
v0x27c0d90_0 .net "out_pos_dut", 0 0, L_0x27c3a50;  1 drivers
v0x27c0e30_0 .net "out_pos_ref", 0 0, L_0x27c2470;  1 drivers
v0x27c0ed0_0 .net "out_sop_dut", 0 0, L_0x27c2e30;  1 drivers
v0x27c0f70_0 .net "out_sop_ref", 0 0, L_0x279a310;  1 drivers
v0x27c1010_0 .var/2u "stats1", 223 0;
v0x27c10b0_0 .var/2u "strobe", 0 0;
v0x27c1260_0 .net "tb_match", 0 0, L_0x27c4020;  1 drivers
v0x27c1330_0 .net "tb_mismatch", 0 0, L_0x276c630;  1 drivers
v0x27c13d0_0 .net "wavedrom_enable", 0 0, v0x27be870_0;  1 drivers
v0x27c14a0_0 .net "wavedrom_title", 511 0, v0x27be910_0;  1 drivers
L_0x27c3be0 .concat [ 1 1 0 0], L_0x27c2470, L_0x279a310;
L_0x27c3ca0 .concat [ 1 1 0 0], L_0x27c2470, L_0x279a310;
L_0x27c3d60 .concat [ 1 1 0 0], L_0x27c3a50, L_0x27c2e30;
L_0x27c3e70 .concat [ 1 1 0 0], L_0x27c2470, L_0x279a310;
L_0x27c4020 .cmp/eeq 2, L_0x27c3be0, L_0x27c3f10;
S_0x2769360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2764320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x276ca10 .functor AND 1, v0x27be460_0, v0x27be5a0_0, C4<1>, C4<1>;
L_0x276cdf0 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x276d1d0 .functor NOT 1, v0x27be3c0_0, C4<0>, C4<0>, C4<0>;
L_0x276d450 .functor AND 1, L_0x276cdf0, L_0x276d1d0, C4<1>, C4<1>;
L_0x2785490 .functor AND 1, L_0x276d450, v0x27be460_0, C4<1>, C4<1>;
L_0x279a310 .functor OR 1, L_0x276ca10, L_0x2785490, C4<0>, C4<0>;
L_0x27c18f0 .functor NOT 1, v0x27be3c0_0, C4<0>, C4<0>, C4<0>;
L_0x27c1960 .functor OR 1, L_0x27c18f0, v0x27be5a0_0, C4<0>, C4<0>;
L_0x27c1a70 .functor AND 1, v0x27be460_0, L_0x27c1960, C4<1>, C4<1>;
L_0x27c1b30 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x27c1c00 .functor OR 1, L_0x27c1b30, v0x27be3c0_0, C4<0>, C4<0>;
L_0x27c1c70 .functor AND 1, L_0x27c1a70, L_0x27c1c00, C4<1>, C4<1>;
L_0x27c1df0 .functor NOT 1, v0x27be3c0_0, C4<0>, C4<0>, C4<0>;
L_0x27c1e60 .functor OR 1, L_0x27c1df0, v0x27be5a0_0, C4<0>, C4<0>;
L_0x27c1d80 .functor AND 1, v0x27be460_0, L_0x27c1e60, C4<1>, C4<1>;
L_0x27c1ff0 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x27c20f0 .functor OR 1, L_0x27c1ff0, v0x27be5a0_0, C4<0>, C4<0>;
L_0x27c21b0 .functor AND 1, L_0x27c1d80, L_0x27c20f0, C4<1>, C4<1>;
L_0x27c2360 .functor XNOR 1, L_0x27c1c70, L_0x27c21b0, C4<0>, C4<0>;
v0x276bf60_0 .net *"_ivl_0", 0 0, L_0x276ca10;  1 drivers
v0x276c360_0 .net *"_ivl_12", 0 0, L_0x27c18f0;  1 drivers
v0x276c740_0 .net *"_ivl_14", 0 0, L_0x27c1960;  1 drivers
v0x276cb20_0 .net *"_ivl_16", 0 0, L_0x27c1a70;  1 drivers
v0x276cf00_0 .net *"_ivl_18", 0 0, L_0x27c1b30;  1 drivers
v0x276d2e0_0 .net *"_ivl_2", 0 0, L_0x276cdf0;  1 drivers
v0x276d560_0 .net *"_ivl_20", 0 0, L_0x27c1c00;  1 drivers
v0x27bc890_0 .net *"_ivl_24", 0 0, L_0x27c1df0;  1 drivers
v0x27bc970_0 .net *"_ivl_26", 0 0, L_0x27c1e60;  1 drivers
v0x27bca50_0 .net *"_ivl_28", 0 0, L_0x27c1d80;  1 drivers
v0x27bcb30_0 .net *"_ivl_30", 0 0, L_0x27c1ff0;  1 drivers
v0x27bcc10_0 .net *"_ivl_32", 0 0, L_0x27c20f0;  1 drivers
v0x27bccf0_0 .net *"_ivl_36", 0 0, L_0x27c2360;  1 drivers
L_0x7fafbbfb9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27bcdb0_0 .net *"_ivl_38", 0 0, L_0x7fafbbfb9018;  1 drivers
v0x27bce90_0 .net *"_ivl_4", 0 0, L_0x276d1d0;  1 drivers
v0x27bcf70_0 .net *"_ivl_6", 0 0, L_0x276d450;  1 drivers
v0x27bd050_0 .net *"_ivl_8", 0 0, L_0x2785490;  1 drivers
v0x27bd130_0 .net "a", 0 0, v0x27be320_0;  alias, 1 drivers
v0x27bd1f0_0 .net "b", 0 0, v0x27be3c0_0;  alias, 1 drivers
v0x27bd2b0_0 .net "c", 0 0, v0x27be460_0;  alias, 1 drivers
v0x27bd370_0 .net "d", 0 0, v0x27be5a0_0;  alias, 1 drivers
v0x27bd430_0 .net "out_pos", 0 0, L_0x27c2470;  alias, 1 drivers
v0x27bd4f0_0 .net "out_sop", 0 0, L_0x279a310;  alias, 1 drivers
v0x27bd5b0_0 .net "pos0", 0 0, L_0x27c1c70;  1 drivers
v0x27bd670_0 .net "pos1", 0 0, L_0x27c21b0;  1 drivers
L_0x27c2470 .functor MUXZ 1, L_0x7fafbbfb9018, L_0x27c1c70, L_0x27c2360, C4<>;
S_0x27bd7f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2764320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27be320_0 .var "a", 0 0;
v0x27be3c0_0 .var "b", 0 0;
v0x27be460_0 .var "c", 0 0;
v0x27be500_0 .net "clk", 0 0, v0x27c0c50_0;  1 drivers
v0x27be5a0_0 .var "d", 0 0;
v0x27be690_0 .var/2u "fail", 0 0;
v0x27be730_0 .var/2u "fail1", 0 0;
v0x27be7d0_0 .net "tb_match", 0 0, L_0x27c4020;  alias, 1 drivers
v0x27be870_0 .var "wavedrom_enable", 0 0;
v0x27be910_0 .var "wavedrom_title", 511 0;
E_0x2778d50/0 .event negedge, v0x27be500_0;
E_0x2778d50/1 .event posedge, v0x27be500_0;
E_0x2778d50 .event/or E_0x2778d50/0, E_0x2778d50/1;
S_0x27bdb20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27bd7f0;
 .timescale -12 -12;
v0x27bdd60_0 .var/2s "i", 31 0;
E_0x2778bf0 .event posedge, v0x27be500_0;
S_0x27bde60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27bd7f0;
 .timescale -12 -12;
v0x27be060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27be140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27bd7f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27beaf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2764320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c2620 .functor AND 1, v0x27be460_0, v0x27be5a0_0, C4<1>, C4<1>;
L_0x27c28d0 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x27c2960 .functor NOT 1, v0x27be3c0_0, C4<0>, C4<0>, C4<0>;
L_0x27c2ae0 .functor AND 1, L_0x27c28d0, L_0x27c2960, C4<1>, C4<1>;
L_0x27c2c20 .functor AND 1, L_0x27c2ae0, v0x27be460_0, C4<1>, C4<1>;
L_0x27c2ce0 .functor OR 1, L_0x27c2620, L_0x27c2c20, C4<0>, C4<0>;
L_0x27c2e30 .functor BUFZ 1, L_0x27c2ce0, C4<0>, C4<0>, C4<0>;
L_0x27c2f40 .functor NOT 1, v0x27be3c0_0, C4<0>, C4<0>, C4<0>;
L_0x27c3000 .functor OR 1, L_0x27c2f40, v0x27be5a0_0, C4<0>, C4<0>;
L_0x27c30c0 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x27c32a0 .functor OR 1, L_0x27c30c0, v0x27be3c0_0, C4<0>, C4<0>;
L_0x27c3310 .functor NOT 1, v0x27be320_0, C4<0>, C4<0>, C4<0>;
L_0x27c33f0 .functor OR 1, L_0x27c3310, v0x27be5a0_0, C4<0>, C4<0>;
L_0x27c34b0 .functor AND 1, v0x27be460_0, L_0x27c3000, C4<1>, C4<1>;
L_0x27c3380 .functor AND 1, L_0x27c34b0, L_0x27c32a0, C4<1>, C4<1>;
L_0x27c3690 .functor AND 1, v0x27be460_0, L_0x27c3000, C4<1>, C4<1>;
L_0x27c3790 .functor AND 1, L_0x27c3690, L_0x27c33f0, C4<1>, C4<1>;
L_0x27c38a0 .functor XNOR 1, L_0x27c3380, L_0x27c3790, C4<0>, C4<0>;
v0x27becb0_0 .net *"_ivl_14", 0 0, L_0x27c2f40;  1 drivers
v0x27bed90_0 .net *"_ivl_18", 0 0, L_0x27c30c0;  1 drivers
v0x27bee70_0 .net *"_ivl_22", 0 0, L_0x27c3310;  1 drivers
v0x27bef60_0 .net *"_ivl_26", 0 0, L_0x27c34b0;  1 drivers
v0x27bf040_0 .net *"_ivl_30", 0 0, L_0x27c3690;  1 drivers
v0x27bf170_0 .net *"_ivl_34", 0 0, L_0x27c38a0;  1 drivers
L_0x7fafbbfb9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27bf230_0 .net *"_ivl_36", 0 0, L_0x7fafbbfb9060;  1 drivers
v0x27bf310_0 .net *"_ivl_6", 0 0, L_0x27c2ae0;  1 drivers
v0x27bf3f0_0 .net "a", 0 0, v0x27be320_0;  alias, 1 drivers
v0x27bf520_0 .net "and_cd", 0 0, L_0x27c2620;  1 drivers
v0x27bf5e0_0 .net "and_notab_c", 0 0, L_0x27c2c20;  1 drivers
v0x27bf6a0_0 .net "and_pos0", 0 0, L_0x27c3380;  1 drivers
v0x27bf760_0 .net "and_pos1", 0 0, L_0x27c3790;  1 drivers
v0x27bf820_0 .net "b", 0 0, v0x27be3c0_0;  alias, 1 drivers
v0x27bf910_0 .net "c", 0 0, v0x27be460_0;  alias, 1 drivers
v0x27bfa00_0 .net "d", 0 0, v0x27be5a0_0;  alias, 1 drivers
v0x27bfaf0_0 .net "not_a", 0 0, L_0x27c28d0;  1 drivers
v0x27bfcc0_0 .net "not_b", 0 0, L_0x27c2960;  1 drivers
v0x27bfd80_0 .net "or_nota_b", 0 0, L_0x27c32a0;  1 drivers
v0x27bfe40_0 .net "or_nota_d", 0 0, L_0x27c33f0;  1 drivers
v0x27bff00_0 .net "or_notb_d", 0 0, L_0x27c3000;  1 drivers
v0x27bffc0_0 .net "or_result", 0 0, L_0x27c2ce0;  1 drivers
v0x27c0080_0 .net "out_pos", 0 0, L_0x27c3a50;  alias, 1 drivers
v0x27c0140_0 .net "out_sop", 0 0, L_0x27c2e30;  alias, 1 drivers
L_0x27c3a50 .functor MUXZ 1, L_0x7fafbbfb9060, L_0x27c3380, L_0x27c38a0, C4<>;
S_0x27c02c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2764320;
 .timescale -12 -12;
E_0x27609f0 .event anyedge, v0x27c10b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c10b0_0;
    %nor/r;
    %assign/vec4 v0x27c10b0_0, 0;
    %wait E_0x27609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27bd7f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27be690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27be730_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27bd7f0;
T_4 ;
    %wait E_0x2778d50;
    %load/vec4 v0x27be7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27be690_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27bd7f0;
T_5 ;
    %wait E_0x2778bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %wait E_0x2778bf0;
    %load/vec4 v0x27be690_0;
    %store/vec4 v0x27be730_0, 0, 1;
    %fork t_1, S_0x27bdb20;
    %jmp t_0;
    .scope S_0x27bdb20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bdd60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27bdd60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2778bf0;
    %load/vec4 v0x27bdd60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bdd60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27bdd60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27bd7f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2778d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27be5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27be3c0_0, 0;
    %assign/vec4 v0x27be320_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27be690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27be730_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2764320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c0c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c10b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2764320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c0c50_0;
    %inv;
    %store/vec4 v0x27c0c50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2764320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27be500_0, v0x27c1330_0, v0x27c0a70_0, v0x27c0b10_0, v0x27c0bb0_0, v0x27c0cf0_0, v0x27c0f70_0, v0x27c0ed0_0, v0x27c0e30_0, v0x27c0d90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2764320;
T_9 ;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2764320;
T_10 ;
    %wait E_0x2778d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c1010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
    %load/vec4 v0x27c1260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c1010_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27c0f70_0;
    %load/vec4 v0x27c0f70_0;
    %load/vec4 v0x27c0ed0_0;
    %xor;
    %load/vec4 v0x27c0f70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27c0e30_0;
    %load/vec4 v0x27c0e30_0;
    %load/vec4 v0x27c0d90_0;
    %xor;
    %load/vec4 v0x27c0e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27c1010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1010_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response8/top_module.sv";
