/// Auto-generated register definitions for MATRIX
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::matrix {

// ============================================================================
// MATRIX - AHB Bus Matrix
// Base Address: 0x400E0400
// ============================================================================

/// MATRIX Register Structure
struct MATRIX_Registers {

    /// Master Configuration Register
    /// Offset: 0x0000
    /// Access: read-write
    volatile uint32_t MATRIX_MCFG[6];
    uint8_t RESERVED_0004[60]; ///< Reserved

    /// Slave Configuration Register
    /// Offset: 0x0040
    /// Access: read-write
    volatile uint32_t MATRIX_SCFG[9];
    uint8_t RESERVED_0044[60]; ///< Reserved

    /// Priority Register A for Slave 0
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS0;
    uint8_t RESERVED_0084[4]; ///< Reserved

    /// Priority Register A for Slave 1
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS1;
    uint8_t RESERVED_008C[4]; ///< Reserved

    /// Priority Register A for Slave 2
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS2;
    uint8_t RESERVED_0094[4]; ///< Reserved

    /// Priority Register A for Slave 3
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS3;
    uint8_t RESERVED_009C[4]; ///< Reserved

    /// Priority Register A for Slave 4
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS4;
    uint8_t RESERVED_00A4[4]; ///< Reserved

    /// Priority Register A for Slave 5
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS5;
    uint8_t RESERVED_00AC[4]; ///< Reserved

    /// Priority Register A for Slave 6
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS6;
    uint8_t RESERVED_00B4[4]; ///< Reserved

    /// Priority Register A for Slave 7
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS7;
    uint8_t RESERVED_00BC[4]; ///< Reserved

    /// Priority Register A for Slave 8
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_PRAS8;
    uint8_t RESERVED_00C4[60]; ///< Reserved

    /// Master Remap Control Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_MRCR;
    uint8_t RESERVED_0104[16]; ///< Reserved

    /// System I/O Configuration register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCFG_SYSIO;
    uint8_t RESERVED_0118[204]; ///< Reserved

    /// Write Protect Mode Register
    /// Offset: 0x01E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MATRIX_WPMR;

    /// Write Protect Status Register
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MATRIX_WPSR;
};

static_assert(sizeof(MATRIX_Registers) >= 492, "MATRIX_Registers size mismatch");

/// MATRIX peripheral instance
constexpr MATRIX_Registers* MATRIX = 
    reinterpret_cast<MATRIX_Registers*>(0x400E0400);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::matrix
