vendor_name = ModelSim
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/decoder_2_to_4.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/cont2.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/div_freq.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/practica2.bdf
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/mux_4_to_1.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/bcd_to_7_segment.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/practica3.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/arithmetic_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/binary_to_bcd.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/binary_to_bcd_digit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/logic_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/shifter_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/mux_2_to_1.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/zero_detect.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/practica4.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/par_impar_ex3.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/db/practica2.cbx.xml
design_name = par_impar_ex3
instance = comp, \R[0]~output , R[0]~output, par_impar_ex3, 1
instance = comp, \R[1]~output , R[1]~output, par_impar_ex3, 1
instance = comp, \R[2]~output , R[2]~output, par_impar_ex3, 1
instance = comp, \R[3]~output , R[3]~output, par_impar_ex3, 1
instance = comp, \C~output , C~output, par_impar_ex3, 1
instance = comp, \A[0]~input , A[0]~input, par_impar_ex3, 1
instance = comp, \B[0]~input , B[0]~input, par_impar_ex3, 1
instance = comp, \Add0~0 , Add0~0, par_impar_ex3, 1
instance = comp, \A[1]~input , A[1]~input, par_impar_ex3, 1
instance = comp, \B[1]~input , B[1]~input, par_impar_ex3, 1
instance = comp, \Add0~2 , Add0~2, par_impar_ex3, 1
instance = comp, \Add1~0 , Add1~0, par_impar_ex3, 1
instance = comp, \A[2]~input , A[2]~input, par_impar_ex3, 1
instance = comp, \B[2]~input , B[2]~input, par_impar_ex3, 1
instance = comp, \Add0~4 , Add0~4, par_impar_ex3, 1
instance = comp, \Add1~1 , Add1~1, par_impar_ex3, 1
instance = comp, \B[3]~input , B[3]~input, par_impar_ex3, 1
instance = comp, \A[3]~input , A[3]~input, par_impar_ex3, 1
instance = comp, \Add0~6 , Add0~6, par_impar_ex3, 1
instance = comp, \Add1~2 , Add1~2, par_impar_ex3, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
