#include <FreeRTOS.h>

#include <cinttypes>
#include <cstdint>
#include <cstdio>

#include "L0_Platform/lpc40xx/interrupt.hpp"
#include "utility/log.hpp"
#include "utility/time.hpp"

#if defined HOST_TEST
// NOLINTNEXTLINE(readability-identifier-naming)
IsrPointer dynamic_isr_vector_table[56] = { nullptr };

namespace sjsu
{
namespace cortex
{
DEFINE_FAKE_VOID_FUNC(sjsu::cortex::NVIC_EnableIRQ, sjsu::cortex::IRQn_Type);
DEFINE_FAKE_VOID_FUNC(sjsu::cortex::NVIC_DisableIRQ, sjsu::cortex::IRQn_Type);
DEFINE_FAKE_VOID_FUNC(sjsu::cortex::NVIC_SetPriority,
                      sjsu::cortex::IRQn_Type,
                      uint32_t);
}  // namespace cortex
}  // namespace sjsu
#else

namespace
{
const IsrPointer kReservedVector = nullptr;
}  // namespace

extern "C"
{
// [[ gnu::alias("sjsu::lpc40xx::InterruptLookupHandler"),
#define WEAK [[gnu::weak]]
  // This does not alias InterruptLookupHandler because the hardfault handler
  // has to carefully gather register information after it is called.
  WEAK void NmiHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void MemManageHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void BusFaultHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void UsageFaultHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void SvcHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void DebugMonHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void PendSVHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void SysTickHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  // Forward declaration of the specific IRQ handlers. These are aliased
  // to the InterruptLookupHandler, which is a 'forever' loop. When the
  // application defines a handler (with the same name), this will
  // automatically take precedence over these weak definitions.
  WEAK void WdtIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Timer0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Timer1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Timer2IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Timer3IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Uart0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Uart1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Uart2IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Uart3IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Pwm1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void I2c0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void I2c1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void I2c2IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void SpiIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Ssp0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Ssp1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Pll0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void RtcIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Eint0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Eint1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Eint2IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Eint3IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void AdcIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void BodIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void UsbIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void CanIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void DmaIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void I2sIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void EnetIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void McpwmIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void QeiIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Pll1IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void UsbactivityIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void CanactivityIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void SdioIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Uart4IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Ssp2IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void LcdIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void GpioIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void Pwm0IrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  WEAK void EepromIrqHandler()
  {
    sjsu::lpc40xx::InterruptLookupHandler();
  }
  // External declaration for LPC MCU vector table checksum from Linker Script
  extern void ValidUserCodeChecksum();
}

// The Interrupt vector table.
// This relies on the linker script to place at correct location in memory.
SJ2_SECTION(".isr_vector")
// NOLINTNEXTLINE(readability-identifier-naming)
const IsrPointer kInterruptVectorTable[] = {
  // Core Level - CM4
  &StackTop,              // 0, The initial stack pointer
  ResetIsr,               // 1, The reset handler
  NmiHandler,             // 2, The NMI handler
  HardFaultHandler,       // 3, The hard fault handler
  MemManageHandler,       // 4, The MPU fault handler
  BusFaultHandler,        // 5, The bus fault handler
  UsageFaultHandler,      // 6, The usage fault handler
  ValidUserCodeChecksum,  // 7, LPC MCU Checksum
  kReservedVector,        // 8, Reserved
  kReservedVector,        // 9, Reserved
  kReservedVector,        // 10, Reserved
  vPortSVCHandler,        // 11, SVCall handler  // vPortSVCHandler
  DebugMonHandler,        // 12, Debug monitor handler
  kReservedVector,        // 13, Reserved
  xPortPendSVHandler,     // 14, FreeRTOS PendSV Handler
  SysTickHandler,         // 15, The SysTick handler
  // Chip Level - LPC40xx
  WdtIrqHandler,          // 16, 0x40 - WDT
  Timer0IrqHandler,       // 17, 0x44 - TIMER0
  Timer1IrqHandler,       // 18, 0x48 - TIMER1
  Timer2IrqHandler,       // 19, 0x4c - TIMER2
  Timer3IrqHandler,       // 20, 0x50 - TIMER3
  Uart0IrqHandler,        // 21, 0x54 - UART0
  Uart1IrqHandler,        // 22, 0x58 - UART1
  Uart2IrqHandler,        // 23, 0x5c - UART2
  Uart3IrqHandler,        // 24, 0x60 - UART3
  Pwm1IrqHandler,         // 25, 0x64 - PWM1
  I2c0IrqHandler,         // 26, 0x68 - I2C0
  I2c1IrqHandler,         // 27, 0x6c - I2C1
  I2c2IrqHandler,         // 28, 0x70 - I2C2
  kReservedVector,        // 29, Not used
  Ssp0IrqHandler,         // 30, 0x78 - SSP0
  Ssp1IrqHandler,         // 31, 0x7c - SSP1
  Pll0IrqHandler,         // 32, 0x80 - PLL0 (Main PLL)
  RtcIrqHandler,          // 33, 0x84 - RTC
  Eint0IrqHandler,        // 34, 0x88 - EINT0
  Eint1IrqHandler,        // 35, 0x8c - EINT1
  Eint2IrqHandler,        // 36, 0x90 - EINT2
  Eint3IrqHandler,        // 37, 0x94 - EINT3
  AdcIrqHandler,          // 38, 0x98 - ADC
  BodIrqHandler,          // 39, 0x9c - BOD
  UsbIrqHandler,          // 40, 0xA0 - USB
  CanIrqHandler,          // 41, 0xa4 - CAN
  DmaIrqHandler,          // 42, 0xa8 - GP DMA
  I2sIrqHandler,          // 43, 0xac - I2S
  EnetIrqHandler,         // 44, 0xb0 - Ethernet
  SdioIrqHandler,         // 45, 0xb4 - SD/MMC card I/F
  McpwmIrqHandler,        // 46, 0xb8 - Motor Control PWM
  QeiIrqHandler,          // 47, 0xbc - Quadrature Encoder
  Pll1IrqHandler,         // 48, 0xc0 - PLL1 (USB PLL)
  UsbactivityIrqHandler,  // 49, 0xc4 - USB Activity interrupt to wakeup
  CanactivityIrqHandler,  // 50, 0xc8 - CAN Activity interrupt to wakeup
  Uart4IrqHandler,        // 51, 0xcc - UART4
  Ssp2IrqHandler,         // 52, 0xd0 - SSP2
  LcdIrqHandler,          // 53, 0xd4 - LCD
  GpioIrqHandler,         // 54, 0xd8 - GPIO
  Pwm0IrqHandler,         // 55, 0xdc - PWM0
  EepromIrqHandler,       // 56, 0xe0 - EEPROM
};

IsrPointer dynamic_isr_vector_table[] = {
  kReservedVector,    // 0, Contains stack pointer, not used in
                      // InterruptLookupHandler
  kReservedVector,    // 1, Reset handler, not used in
                      //    InterruptLookupHandler
  NmiHandler,         // 2, The NMI handler
  kReservedVector,    // 3, The hard fault handler, not used in
                      //    InterruptLookupHandler
  MemManageHandler,   // 4, The MPU fault handler
  BusFaultHandler,    // 5, The bus fault handler
  UsageFaultHandler,  // 6, The usage fault handler
  kReservedVector,    // 7, LPC MCU Checksum, not used in
                      //    InterruptLookupHandler
  kReservedVector,    // 8, Reserved
  kReservedVector,    // 9, Reserved
  kReservedVector,    // 10, Reserved
  SvcHandler,         // 11, SVCall handler
  DebugMonHandler,    // 12, Debug monitor handler
  kReservedVector,    // 13, Reserved
  PendSVHandler,      // 14, PendSV Handler
  SysTickHandler,     // 15, The SysTick handler
  // Chip Level - LPC40xx
  WdtIrqHandler,          // 16, 0x40 - WDT
  Timer0IrqHandler,       // 17, 0x44 - TIMER0
  Timer1IrqHandler,       // 18, 0x48 - TIMER1
  Timer2IrqHandler,       // 19, 0x4c - TIMER2
  Timer3IrqHandler,       // 20, 0x50 - TIMER3
  Uart0IrqHandler,        // 21, 0x54 - UART0
  Uart1IrqHandler,        // 22, 0x58 - UART1
  Uart2IrqHandler,        // 23, 0x5c - UART2
  Uart3IrqHandler,        // 24, 0x60 - UART3
  Pwm1IrqHandler,         // 25, 0x64 - PWM1
  I2c0IrqHandler,         // 26, 0x68 - I2C0
  I2c1IrqHandler,         // 27, 0x6c - I2C1
  I2c2IrqHandler,         // 28, 0x70 - I2C2
  kReservedVector,        // 29, Not used
  Ssp0IrqHandler,         // 30, 0x78 - SSP0
  Ssp1IrqHandler,         // 31, 0x7c - SSP1
  Pll0IrqHandler,         // 32, 0x80 - PLL0 (Main PLL)
  RtcIrqHandler,          // 33, 0x84 - RTC
  Eint0IrqHandler,        // 34, 0x88 - EINT0
  Eint1IrqHandler,        // 35, 0x8c - EINT1
  Eint2IrqHandler,        // 36, 0x90 - EINT2
  Eint3IrqHandler,        // 37, 0x94 - EINT3
  AdcIrqHandler,          // 38, 0x98 - ADC
  BodIrqHandler,          // 39, 0x9c - BOD
  UsbIrqHandler,          // 40, 0xA0 - USB
  CanIrqHandler,          // 41, 0xa4 - CAN
  DmaIrqHandler,          // 42, 0xa8 - GP DMA
  I2sIrqHandler,          // 43, 0xac - I2S
  EnetIrqHandler,         // 44, 0xb0 - Ethernet
  SdioIrqHandler,         // 45, 0xb4 - SD/MMC card I/F
  McpwmIrqHandler,        // 46, 0xb8 - Motor Control PWM
  QeiIrqHandler,          // 47, 0xbc - Quadrature Encoder
  Pll1IrqHandler,         // 48, 0xc0 - PLL1 (USB PLL)
  UsbactivityIrqHandler,  // 49, 0xc4 - USB Activity interrupt to wakeup
  CanactivityIrqHandler,  // 50, 0xc8 - CAN Activity interrupt to wakeup
  Uart4IrqHandler,        // 51, 0xcc - UART4
  Ssp2IrqHandler,         // 52, 0xd0 - SSP2
  LcdIrqHandler,          // 53, 0xd4 - LCD
  GpioIrqHandler,         // 54, 0xd8 - GPIO
  Pwm0IrqHandler,         // 55, 0xdc - PWM0
  EepromIrqHandler        // 56, 0xe0 - EEPROM
};
#endif  // defined HOST_TEST

namespace sjsu
{
namespace lpc40xx
{
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
void InterruptLookupHandler(void)
{
  using sjsu::cortex::SCB_Type;
  uint8_t active_isr = (SCB->ICSR & 0xFF);
  IsrPointer isr     = dynamic_isr_vector_table[active_isr];
  SJ2_ASSERT_FATAL(isr != InterruptLookupHandler,
                   "No ISR found for the vector %u",
                   active_isr);
  isr();
}

extern "C" void GetRegistersFromStack(uint32_t * fault_stack_address)
{
  // These are volatile to try and prevent the compiler/linker optimizing them
  // away as the variables never actually get used.  If the debugger won't
  // show the values of the variables, make them global my moving their
  // declaration outside of this function.
  volatile uint32_t r0  = fault_stack_address[0];
  volatile uint32_t r1  = fault_stack_address[1];
  volatile uint32_t r2  = fault_stack_address[2];
  volatile uint32_t r3  = fault_stack_address[3];
  volatile uint32_t r12 = fault_stack_address[4];
  // Link register.
  volatile uint32_t lr = fault_stack_address[5];
  // Program counter.
  volatile uint32_t pc = fault_stack_address[6];
  // Program status register.
  volatile uint32_t psr = fault_stack_address[7];

  printf(SJ2_BACKGROUND_RED "Hard Fault Exception Occurred!\n" SJ2_COLOR_RESET);
  printf("r0: 0x%08" PRIX32 ", r1: 0x%08" PRIX32
         ", "
         "r2: 0x%08" PRIX32 ", r3: 0x%08" PRIX32 "\n",
         r0,
         r1,
         r2,
         r3);
  printf("r12: 0x%08" PRIX32 ", lr: 0x%08" PRIX32
         ", "
         "pc: 0x%08" PRIX32 ", psr: 0x%08" PRIX32 "\n",
         r12,
         lr,
         pc,
         psr);
  sjsu::debug::PrintBacktrace(true, reinterpret_cast<void *>(pc));
  // When the following line is hit, the variables contain the register values
  // Use a JTAG debugger to inspect these variables
  sjsu::Halt();
}
}  // namespace lpc40xx

void RegisterIsr(int32_t irq,
                 IsrPointer isr,
                 bool enable_interrupt,
                 int32_t priority)
{
  dynamic_isr_vector_table[irq + lpc40xx::kIrqOffset] = isr;
  if (enable_interrupt && irq >= 0)
  {
    sjsu::cortex::NVIC_EnableIRQ(irq);
  }
  if (priority > -1)
  {
    sjsu::cortex::NVIC_SetPriority(irq, priority);
  }
}

void DeregisterIsr(int32_t irq)
{
  sjsu::cortex::NVIC_DisableIRQ(irq);
  dynamic_isr_vector_table[irq + lpc40xx::kIrqOffset] =
      sjsu::lpc40xx::InterruptLookupHandler;
}
}  // namespace sjsu

SJ2_SECTION(".after_vectors")
void HardFaultHandler(void)
{
  if constexpr (sjsu::build::kTarget != sjsu::build::Target::HostTest)
  {
    __asm volatile(
        " tst lr, #4                                          \n"
        " ite eq                                              \n"
        " mrseq r0, msp                                       \n"
        " mrsne r0, psp                                       \n"
        " ldr r1, [r0, #24]                                   \n"
        " ldr r2, handler2_address_const                      \n"
        " bx r2                                               \n"
        " handler2_address_const: .word GetRegistersFromStack \n");
  }
}
