{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741579620835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741579620835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  9 22:07:00 2025 " "Processing started: Sun Mar  9 22:07:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741579620835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741579620835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizable -c RestadorParametrizable --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizable -c RestadorParametrizable --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741579620835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741579621174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741579621174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementodos.sv 1 1 " "Found 1 design units, including 1 entities, in source file complementodos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complementoDos " "Found entity 1: complementoDos" {  } { { "complementoDos.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/complementoDos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementodos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complementodos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complementoDos_tb " "Found entity 1: complementoDos_tb" {  } { { "complementoDos_tb.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/complementoDos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorunbit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorunbit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorUnBit_tb " "Found entity 1: sumadorUnBit_tb" {  } { { "sumadorUnBit_tb.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/sumadorUnBit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorunbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorunbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorUnBit " "Found entity 1: sumadorUnBit" {  } { { "sumadorUnBit.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/sumadorUnBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNBits " "Found entity 1: sumadorNBits" {  } { { "sumadorNBits.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/sumadorNBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNBits_tb " "Found entity 1: sumadorNBits_tb" {  } { { "sumadorNBits_tb.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/sumadorNBits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorparametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorParametrizable " "Found entity 1: restadorParametrizable" {  } { { "restadorParametrizable.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/restadorParametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizable_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorparametrizable_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorParametrizable_tb " "Found entity 1: restadorParametrizable_tb" {  } { { "restadorParametrizable_tb.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/restadorParametrizable_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741579626753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741579626753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "restadorParametrizable " "Elaborating entity \"restadorParametrizable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741579626775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoDos complementoDos:complemento " "Elaborating entity \"complementoDos\" for hierarchy \"complementoDos:complemento\"" {  } { { "restadorParametrizable.sv" "complemento" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/restadorParametrizable.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741579626777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 complementoDos.sv(6) " "Verilog HDL assignment warning at complementoDos.sv(6): truncated value with size 32 to match size of target (8)" {  } { { "complementoDos.sv" "" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/complementoDos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741579626777 "|restadorParametrizable|complementoDos:complemento"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorNBits sumadorNBits:suma " "Elaborating entity \"sumadorNBits\" for hierarchy \"sumadorNBits:suma\"" {  } { { "restadorParametrizable.sv" "suma" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/restadorParametrizable.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741579626781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorUnBit sumadorNBits:suma\|sumadorUnBit:sumasUnBit\[0\].sumadorUnBit " "Elaborating entity \"sumadorUnBit\" for hierarchy \"sumadorNBits:suma\|sumadorUnBit:sumasUnBit\[0\].sumadorUnBit\"" {  } { { "sumadorNBits.sv" "sumasUnBit\[0\].sumadorUnBit" { Text "C:/Users/andre/Documents/Github/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema3/sumadorNBits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741579626782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741579626834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  9 22:07:06 2025 " "Processing ended: Sun Mar  9 22:07:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741579626834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741579626834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741579626834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741579626834 ""}
