EN_SW_RESET	,	V_92
"Reverse MII"	,	L_13
parent	,	V_106
CORE_PAUSESTS	,	V_165
CORE_MEM_PSM_VDD_CTRL	,	V_25
RX_DIS	,	V_30
spin_lock_init	,	F_47
SF2_REV_MASK	,	V_123
"failed to request switch_1 IRQ\n"	,	L_7
"%s: failed to software reset switch\n"	,	L_15
bcm_sf2_switch_driver	,	V_185
bcm_sf2_exit	,	F_72
register_switch_driver	,	F_71
RST_MIB_CNT	,	V_114
pwol	,	V_177
bcm_sf2_hw_stats	,	V_11
eee_enabled	,	V_64
bcm_sf2_port_disable	,	F_28
state	,	V_58
port_sts	,	V_62
CORE_DUPSTS	,	V_164
bcm_sf2_init	,	F_70
wolopts	,	V_181
indir_lock	,	V_103
s8	,	T_5
request_irq	,	F_52
unregister_switch_driver	,	F_73
core_rev	,	V_122
intrl2_0_readl	,	F_37
str	,	V_134
SW_FWDG_EN	,	V_32
REG_SWITCH_CNTRL	,	V_130
MDIO_MASTER_SEL	,	V_131
sizeof_stat	,	V_17
bcm_sf2_sw_probe	,	F_10
pr_err	,	F_51
uint8_t	,	T_1
irq0_stat	,	V_81
of_node	,	V_105
regnum	,	V_129
CORE_G_PCTL_PORT	,	F_24
device	,	V_18
reg_writel	,	F_19
gphy_rev	,	V_125
CORE_PORT_VLAN_CTL_PORT	,	F_12
bcm_sf2_sw_phy_write	,	F_61
PORT_MODE_SHIFT	,	V_147
free_irq	,	F_55
usleep_range	,	F_44
PHY_REVISION_MASK	,	V_126
dsa_switch	,	V_1
bcm_sf2_imp_vlan_setup	,	F_11
mutex_init	,	F_48
device_node	,	V_99
EXT_REVMII	,	V_142
mutex_unlock	,	F_8
of_property_read_u32	,	F_53
SPDSTS_MASK	,	V_168
bcm_sf2_sw_resume	,	F_67
bcm_sf2_sw_get_phy_flags	,	F_58
id_mode_dis	,	V_132
u8	,	T_8
e	,	V_74
SWITCH_TOP_REV_SHIFT	,	V_120
pr_info	,	F_54
stats_mutex	,	V_15
bcm_sf2_sw_fixed_link_update	,	F_65
TX_DIS	,	V_31
i	,	V_5
irq	,	V_79
bcm_sf2_switch_0_isr	,	F_36
EOPNOTSUPP	,	V_78
REG_RGMII_CNTRL_P	,	F_63
"unable to find register: %s\n"	,	L_2
CORE_IMP_CTL	,	V_26
p	,	V_69
CORE_SPDSTS	,	V_166
s	,	V_12
bcm_sf2_sw_rst	,	F_43
mutex_lock	,	F_4
of_iomap	,	F_50
SPDLNK_SRC_SEL	,	V_52
CORE_GMNCFGCFG	,	V_113
supported	,	V_71
INTRL2_CPU_CLEAR	,	V_67
bcm_sf2_priv	,	V_9
CORE_SWMODE	,	V_33
mdelay	,	F_21
__iomem	,	T_7
duplex	,	V_159
dn	,	V_100
bcm_sf2_sw_get_eee	,	F_34
P_LINK_UP_IRQ	,	F_41
ds	,	V_2
bcm_sf2_eee_enable_set	,	F_16
reg	,	V_16
intrl2_1_readl	,	F_40
wol	,	V_174
"Broadcom Starfighter 2"	,	L_1
reg_names	,	V_96
ethtool_ops	,	V_178
priv	,	V_10
core_writel	,	F_13
REG_SPHY_CNTRL	,	V_47
BCM_SF2_STATS_SIZE	,	V_6
bcm_sf2_sw_indir_rw	,	F_59
ret	,	V_70
rev	,	V_102
RGMII_MODE_EN	,	V_144
PHY_READY	,	V_59
RX_BCST_EN	,	V_27
intrl2_1_mask_clear	,	F_26
SPEED_10	,	V_170
bcm_sf2_sw_get_ethtool_stats	,	F_2
top_rev	,	V_119
SOFTWARE_RESET	,	V_90
eee_active	,	V_76
EXT_GPHY	,	V_138
ETIMEDOUT	,	V_93
"MII"	,	L_12
port	,	V_3
CORE_EEE_LPI_INDICATE	,	V_75
fixed_phy_status	,	V_162
INTRL2_CPU_MASK_CLEAR	,	V_95
P_TXQ_PSM_VDD	,	F_15
intrl2_1_writel	,	F_30
iounmap	,	F_56
"Starfighter 2 top: %x.%02x, core: %x.%02x base: 0x%p, IRQs: %d, %d\n"	,	L_9
bcm_sf2_sw_setup	,	F_46
BRCM_HDR_EN_P7	,	V_37
BRCM_HDR_EN_P5	,	V_38
"brcm,num-gphy"	,	L_8
bcm_sf2_sw_set_eee	,	F_35
force_link	,	V_143
intrl2_1_mask_set	,	F_29
interface	,	V_135
timeout	,	V_88
speed	,	V_153
CORE_P_MIB_OFFSET	,	F_5
"switch_0"	,	L_4
port_mode	,	V_133
BRCM_HDR_EN_P8	,	V_36
bcm_sf2_sw_phy_read	,	F_60
sopass	,	V_180
PHY_INTERFACE_MODE_MII	,	V_139
host_dev	,	V_19
P7_IRQ_OFF	,	V_60
P_LINK_DOWN_IRQ	,	F_42
irq1	,	V_108
irq0	,	V_107
bcm_sf2_switch_1_isr	,	F_39
CORE_WATCHDOG_CTRL	,	V_89
base	,	V_101
ENOMEM	,	V_110
"failed to request switch_0 IRQ\n"	,	L_5
uint64_t	,	T_2
sw_addr	,	V_20
phy_init_hw	,	F_25
out_free_irq0	,	V_112
irq1_stat	,	V_85
PHY_INTERFACE_MODE_RGMII	,	V_136
CK25_DIS	,	V_51
bcm_sf2_sw_set_addr	,	F_57
SWITCH_TOP_REV_MASK	,	V_121
"Port %d configured for %s\n"	,	L_14
enable	,	V_45
CORE_EEE_EN_CTRL	,	V_46
PHY_INTERFACE_MODE_REVMII	,	V_141
bcm_sf2_sw_get_sset_count	,	F_9
val	,	V_13
hw_params	,	V_22
index	,	V_56
MII_DUMB_FWDG_EN	,	V_35
IRQ_HANDLED	,	V_84
BCM_SF2_REGS_NAME	,	V_98
"switch_1"	,	L_6
SPDSTS_1000	,	V_155
core_readl	,	F_7
__func__	,	V_172
REG_PHY_REVISION	,	V_124
core_readq	,	F_6
SPEED_1000	,	V_154
"unable to software reset switch: %d\n"	,	L_3
status	,	V_163
MII_SW_OR	,	V_43
SUPPORTED_100baseT_Full	,	V_73
asym_pause	,	V_151
REG_LED_CNTRL	,	F_22
CORE_BRCM_HDR_TX_DIS	,	V_41
net_device	,	V_175
phys_port_mask	,	V_24
irq0_mask	,	V_83
TX_PAUSE_EN	,	V_149
wol_ports_mask	,	V_66
CORE_IMP0_PRT_ID	,	V_115
PHY_RESET	,	V_48
SPDSTS_SHIFT	,	V_167
EXT_PWR_DOWN	,	V_49
bcm_sf2_sw_adjust_link	,	F_62
out_unmap	,	V_111
u16	,	T_9
cpu_port	,	V_21
DUPLEX_FULL	,	V_160
bcm_sf2_mib	,	V_8
SPDSTS_100	,	V_158
set_wol	,	V_184
bcm_sf2_sw_get_strings	,	F_1
ds_to_priv	,	F_3
bcm_sf2_intr_disable	,	F_45
off	,	V_65
EINVAL	,	V_183
PAUSESTS_TX_PAUSE_SHIFT	,	V_171
P_IRQ_MASK	,	F_27
CORE_STS_OVERRIDE_GMIIP_PORT	,	F_64
ethtool_wolinfo	,	V_173
__init	,	T_10
__exit	,	T_11
udelay	,	F_20
SPEED_SHIFT	,	V_156
phy	,	V_54
data	,	V_4
ethtool_eee	,	V_68
bcm_sf2_sw_set_wol	,	F_69
CORE_STS_OVERRIDE_IMP	,	V_42
bcm_sf2_eee_init	,	F_32
DSA_MAX_PORTS	,	V_116
PORT_MODE_MASK	,	V_146
RX_MCST_EN	,	V_28
ID_MODE_DIS	,	V_145
bcm_sf2_imp_setup	,	F_14
u32	,	T_4
master_netdev	,	V_176
RX_UCST_EN	,	V_29
CORE_BRCM_HDR_RX_DIS	,	V_40
SPEED_100	,	V_157
irq1_mask	,	V_86
get_wol	,	V_179
offset	,	V_14
EN_CHIP_RST	,	V_91
LINK_STS	,	V_44
PHY_INTERFACE_MODE_RGMII_TXID	,	V_137
SPDSTS_10	,	V_169
pause	,	V_150
reg_readl	,	F_18
core	,	V_109
num_gphy	,	V_57
irq_of_parse_and_map	,	F_49
IDDQ_BIAS	,	V_50
bcm_sf2_gphy_enable_set	,	F_17
bcm_sf2_sw_get_wol	,	F_68
dst	,	V_55
eee	,	V_63
bcm_sf2_sw_suspend	,	F_66
WAKE_MAGICSECURE	,	V_182
link	,	V_87
phys_mii_mask	,	V_117
num_ports	,	V_23
"RGMII (TX delay)"	,	L_11
INTRL2_CPU_MASK_SET	,	V_94
DUPLX_MODE	,	V_161
CORE_SWITCH_CTRL	,	V_34
phy_init_eee	,	F_33
addr	,	V_127
dsa_is_cpu_port	,	F_31
intrl2_0_writel	,	F_38
ETH_GSTRING_LEN	,	V_7
op	,	V_128
phy_device	,	V_53
PORT_VLAN_CTRL_MASK	,	V_61
phydev	,	V_77
irqreturn_t	,	T_6
BCM_SF2_REGS_NUM	,	V_97
"RGMII (no delay)"	,	L_10
SUPPORTED_1000baseT_Full	,	V_72
bcm_sf2_port_setup	,	F_23
INTRL2_CPU_STATUS	,	V_82
dev_id	,	V_80
u64	,	T_3
pd	,	V_104
REG_SWITCH_REVISION	,	V_118
CORE_BRCM_HDR_CTRL	,	V_39
SW_OVERRIDE	,	V_152
EXT_EPHY	,	V_140
RX_PAUSE_EN	,	V_148
