|top
clk => clk.IN2
rst_n => rst_n.IN2
R_in[0] => R_in[0].IN1
R_in[1] => R_in[1].IN1
R_in[2] => R_in[2].IN1
R_in[3] => R_in[3].IN1
R_in[4] => R_in[4].IN1
R_in[5] => R_in[5].IN1
R_in[6] => R_in[6].IN1
R_in[7] => R_in[7].IN1
R_in[8] => R_in[8].IN1
R_in[9] => R_in[9].IN1
G_in[0] => G_in[0].IN1
G_in[1] => G_in[1].IN1
G_in[2] => G_in[2].IN1
G_in[3] => G_in[3].IN1
G_in[4] => G_in[4].IN1
G_in[5] => G_in[5].IN1
G_in[6] => G_in[6].IN1
G_in[7] => G_in[7].IN1
G_in[8] => G_in[8].IN1
G_in[9] => G_in[9].IN1
B_in[0] => B_in[0].IN1
B_in[1] => B_in[1].IN1
B_in[2] => B_in[2].IN1
B_in[3] => B_in[3].IN1
B_in[4] => B_in[4].IN1
B_in[5] => B_in[5].IN1
B_in[6] => B_in[6].IN1
B_in[7] => B_in[7].IN1
B_in[8] => B_in[8].IN1
B_in[9] => B_in[9].IN1
switch => switch.IN1
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_SYNC <= VGA_Controller:u1.oVGA_SYNC
VGA_BLANK <= VGA_Controller:u1.oVGA_BLANK
Read <= Read.DB_MAX_OUTPUT_PORT_TYPE


|top|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR


|top|sobel_top:sobel_top0
clk => clk.IN4
rst_n => rst_n.IN4
per_clken => per_clken.IN4
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
switch => out_data.OUTPUTSELECT
R_in[0] => R_in[0].IN1
R_in[1] => R_in[1].IN1
R_in[2] => R_in[2].IN1
R_in[3] => R_in[3].IN1
R_in[4] => R_in[4].IN1
R_in[5] => R_in[5].IN1
R_in[6] => R_in[6].IN1
R_in[7] => R_in[7].IN1
R_in[8] => R_in[8].IN1
R_in[9] => R_in[9].IN1
G_in[0] => G_in[0].IN1
G_in[1] => G_in[1].IN1
G_in[2] => G_in[2].IN1
G_in[3] => G_in[3].IN1
G_in[4] => G_in[4].IN1
G_in[5] => G_in[5].IN1
G_in[6] => G_in[6].IN1
G_in[7] => G_in[7].IN1
G_in[8] => G_in[8].IN1
G_in[9] => G_in[9].IN1
B_in[0] => B_in[0].IN1
B_in[1] => B_in[1].IN1
B_in[2] => B_in[2].IN1
B_in[3] => B_in[3].IN1
B_in[4] => B_in[4].IN1
B_in[5] => B_in[5].IN1
B_in[6] => B_in[6].IN1
B_in[7] => B_in[7].IN1
B_in[8] => B_in[8].IN1
B_in[9] => B_in[9].IN1
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|bufferr:bufferr0
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p33[8]~reg0.ACLR
rst_n => matrix_p33[9]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p32[8]~reg0.ACLR
rst_n => matrix_p32[9]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p31[8]~reg0.ACLR
rst_n => matrix_p31[9]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p23[8]~reg0.ACLR
rst_n => matrix_p23[9]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p22[8]~reg0.ACLR
rst_n => matrix_p22[9]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p21[8]~reg0.ACLR
rst_n => matrix_p21[9]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p13[8]~reg0.ACLR
rst_n => matrix_p13[9]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p12[8]~reg0.ACLR
rst_n => matrix_p12[9]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => matrix_p11[8]~reg0.ACLR
rst_n => matrix_p11[9]~reg0.ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
rst_n => per_clken_r[3].ACLR
per_clken => per_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
per_img_Y[8] => per_img_Y[8].IN1
per_img_Y[9] => per_img_Y[9].IN1
aclr => aclr.IN1
matrix_clken <= per_clken_r[3].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[8] <= matrix_p11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[9] <= matrix_p11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[8] <= matrix_p12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[9] <= matrix_p12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[8] <= matrix_p13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[9] <= matrix_p13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[8] <= matrix_p21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[9] <= matrix_p21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[8] <= matrix_p22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[9] <= matrix_p22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[8] <= matrix_p23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[9] <= matrix_p23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[8] <= matrix_p31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[9] <= matrix_p31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[8] <= matrix_p32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[9] <= matrix_p32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[8] <= matrix_p33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[9] <= matrix_p33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0
clk => clk.IN7
rst_n => rst_n.IN7
per_clken => per_clken.IN7
data11[0] => data11[0].IN1
data11[1] => data11[1].IN1
data11[2] => data11[2].IN1
data11[3] => data11[3].IN1
data11[4] => data11[4].IN1
data11[5] => data11[5].IN1
data11[6] => data11[6].IN1
data11[7] => data11[7].IN1
data11[8] => data11[8].IN1
data11[9] => data11[9].IN1
data12[0] => data12[0].IN1
data12[1] => data12[1].IN1
data12[2] => data12[2].IN1
data12[3] => data12[3].IN1
data12[4] => data12[4].IN1
data12[5] => data12[5].IN1
data12[6] => data12[6].IN1
data12[7] => data12[7].IN1
data12[8] => data12[8].IN1
data12[9] => data12[9].IN1
data13[0] => data13[0].IN1
data13[1] => data13[1].IN1
data13[2] => data13[2].IN1
data13[3] => data13[3].IN1
data13[4] => data13[4].IN1
data13[5] => data13[5].IN1
data13[6] => data13[6].IN1
data13[7] => data13[7].IN1
data13[8] => data13[8].IN1
data13[9] => data13[9].IN1
data21[0] => data21[0].IN1
data21[1] => data21[1].IN1
data21[2] => data21[2].IN1
data21[3] => data21[3].IN1
data21[4] => data21[4].IN1
data21[5] => data21[5].IN1
data21[6] => data21[6].IN1
data21[7] => data21[7].IN1
data21[8] => data21[8].IN1
data21[9] => data21[9].IN1
data22[0] => data22[0].IN1
data22[1] => data22[1].IN1
data22[2] => data22[2].IN1
data22[3] => data22[3].IN1
data22[4] => data22[4].IN1
data22[5] => data22[5].IN1
data22[6] => data22[6].IN1
data22[7] => data22[7].IN1
data22[8] => data22[8].IN1
data22[9] => data22[9].IN1
data23[0] => data23[0].IN1
data23[1] => data23[1].IN1
data23[2] => data23[2].IN1
data23[3] => data23[3].IN1
data23[4] => data23[4].IN1
data23[5] => data23[5].IN1
data23[6] => data23[6].IN1
data23[7] => data23[7].IN1
data23[8] => data23[8].IN1
data23[9] => data23[9].IN1
data31[0] => data31[0].IN1
data31[1] => data31[1].IN1
data31[2] => data31[2].IN1
data31[3] => data31[3].IN1
data31[4] => data31[4].IN1
data31[5] => data31[5].IN1
data31[6] => data31[6].IN1
data31[7] => data31[7].IN1
data31[8] => data31[8].IN1
data31[9] => data31[9].IN1
data32[0] => data32[0].IN1
data32[1] => data32[1].IN1
data32[2] => data32[2].IN1
data32[3] => data32[3].IN1
data32[4] => data32[4].IN1
data32[5] => data32[5].IN1
data32[6] => data32[6].IN1
data32[7] => data32[7].IN1
data32[8] => data32[8].IN1
data32[9] => data32[9].IN1
data33[0] => data33[0].IN1
data33[1] => data33[1].IN1
data33[2] => data33[2].IN1
data33[3] => data33[3].IN1
data33[4] => data33[4].IN1
data33[5] => data33[5].IN1
data33[6] => data33[6].IN1
data33[7] => data33[7].IN1
data33[8] => data33[8].IN1
data33[9] => data33[9].IN1
target_data[0] <= sort:u_sort_7.mid_data
target_data[1] <= sort:u_sort_7.mid_data
target_data[2] <= sort:u_sort_7.mid_data
target_data[3] <= sort:u_sort_7.mid_data
target_data[4] <= sort:u_sort_7.mid_data
target_data[5] <= sort:u_sort_7.mid_data
target_data[6] <= sort:u_sort_7.mid_data
target_data[7] <= sort:u_sort_7.mid_data
target_data[8] <= sort:u_sort_7.mid_data
target_data[9] <= sort:u_sort_7.mid_data


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_1
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_2
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_3
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_4
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_5
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_6
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_7
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|sobel:sobel0
clk => target_data[0]~reg0.CLK
clk => target_data[1]~reg0.CLK
clk => target_data[2]~reg0.CLK
clk => target_data[3]~reg0.CLK
clk => target_data[4]~reg0.CLK
clk => target_data[5]~reg0.CLK
clk => target_data[6]~reg0.CLK
clk => target_data[7]~reg0.CLK
clk => target_data[8]~reg0.CLK
clk => target_data[9]~reg0.CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => Gy[0].CLK
clk => Gy[1].CLK
clk => Gy[2].CLK
clk => Gy[3].CLK
clk => Gy[4].CLK
clk => Gy[5].CLK
clk => Gy[6].CLK
clk => Gy[7].CLK
clk => Gy[8].CLK
clk => Gy[9].CLK
clk => Gy[10].CLK
clk => Gy[11].CLK
clk => Gy[12].CLK
clk => Gy[13].CLK
clk => Gx[0].CLK
clk => Gx[1].CLK
clk => Gx[2].CLK
clk => Gx[3].CLK
clk => Gx[4].CLK
clk => Gx[5].CLK
clk => Gx[6].CLK
clk => Gx[7].CLK
clk => Gx[8].CLK
clk => Gx[9].CLK
clk => Gx[10].CLK
clk => Gx[11].CLK
clk => Gx[12].CLK
clk => Gx[13].CLK
clk => Gy_3[0].CLK
clk => Gy_3[1].CLK
clk => Gy_3[2].CLK
clk => Gy_3[3].CLK
clk => Gy_3[4].CLK
clk => Gy_3[5].CLK
clk => Gy_3[6].CLK
clk => Gy_3[7].CLK
clk => Gy_3[8].CLK
clk => Gy_3[9].CLK
clk => Gy_3[10].CLK
clk => Gy_3[11].CLK
clk => Gy_3[12].CLK
clk => Gy_3[13].CLK
clk => Gy_1[0].CLK
clk => Gy_1[1].CLK
clk => Gy_1[2].CLK
clk => Gy_1[3].CLK
clk => Gy_1[4].CLK
clk => Gy_1[5].CLK
clk => Gy_1[6].CLK
clk => Gy_1[7].CLK
clk => Gy_1[8].CLK
clk => Gy_1[9].CLK
clk => Gy_1[10].CLK
clk => Gy_1[11].CLK
clk => Gy_1[12].CLK
clk => Gy_1[13].CLK
clk => Gx_3[0].CLK
clk => Gx_3[1].CLK
clk => Gx_3[2].CLK
clk => Gx_3[3].CLK
clk => Gx_3[4].CLK
clk => Gx_3[5].CLK
clk => Gx_3[6].CLK
clk => Gx_3[7].CLK
clk => Gx_3[8].CLK
clk => Gx_3[9].CLK
clk => Gx_3[10].CLK
clk => Gx_3[11].CLK
clk => Gx_3[12].CLK
clk => Gx_3[13].CLK
clk => Gx_1[0].CLK
clk => Gx_1[1].CLK
clk => Gx_1[2].CLK
clk => Gx_1[3].CLK
clk => Gx_1[4].CLK
clk => Gx_1[5].CLK
clk => Gx_1[6].CLK
clk => Gx_1[7].CLK
clk => Gx_1[8].CLK
clk => Gx_1[9].CLK
clk => Gx_1[10].CLK
clk => Gx_1[11].CLK
clk => Gx_1[12].CLK
clk => Gx_1[13].CLK
rst_n => Gy_3[0].ACLR
rst_n => Gy_3[1].ACLR
rst_n => Gy_3[2].ACLR
rst_n => Gy_3[3].ACLR
rst_n => Gy_3[4].ACLR
rst_n => Gy_3[5].ACLR
rst_n => Gy_3[6].ACLR
rst_n => Gy_3[7].ACLR
rst_n => Gy_3[8].ACLR
rst_n => Gy_3[9].ACLR
rst_n => Gy_3[10].ACLR
rst_n => Gy_3[11].ACLR
rst_n => Gy_3[12].ACLR
rst_n => Gy_3[13].ACLR
rst_n => Gy_1[0].ACLR
rst_n => Gy_1[1].ACLR
rst_n => Gy_1[2].ACLR
rst_n => Gy_1[3].ACLR
rst_n => Gy_1[4].ACLR
rst_n => Gy_1[5].ACLR
rst_n => Gy_1[6].ACLR
rst_n => Gy_1[7].ACLR
rst_n => Gy_1[8].ACLR
rst_n => Gy_1[9].ACLR
rst_n => Gy_1[10].ACLR
rst_n => Gy_1[11].ACLR
rst_n => Gy_1[12].ACLR
rst_n => Gy_1[13].ACLR
rst_n => Gx_3[0].ACLR
rst_n => Gx_3[1].ACLR
rst_n => Gx_3[2].ACLR
rst_n => Gx_3[3].ACLR
rst_n => Gx_3[4].ACLR
rst_n => Gx_3[5].ACLR
rst_n => Gx_3[6].ACLR
rst_n => Gx_3[7].ACLR
rst_n => Gx_3[8].ACLR
rst_n => Gx_3[9].ACLR
rst_n => Gx_3[10].ACLR
rst_n => Gx_3[11].ACLR
rst_n => Gx_3[12].ACLR
rst_n => Gx_3[13].ACLR
rst_n => Gx_1[0].ACLR
rst_n => Gx_1[1].ACLR
rst_n => Gx_1[2].ACLR
rst_n => Gx_1[3].ACLR
rst_n => Gx_1[4].ACLR
rst_n => Gx_1[5].ACLR
rst_n => Gx_1[6].ACLR
rst_n => Gx_1[7].ACLR
rst_n => Gx_1[8].ACLR
rst_n => Gx_1[9].ACLR
rst_n => Gx_1[10].ACLR
rst_n => Gx_1[11].ACLR
rst_n => Gx_1[12].ACLR
rst_n => Gx_1[13].ACLR
rst_n => target_data[0]~reg0.ACLR
rst_n => target_data[1]~reg0.ACLR
rst_n => target_data[2]~reg0.ACLR
rst_n => target_data[3]~reg0.ACLR
rst_n => target_data[4]~reg0.ACLR
rst_n => target_data[5]~reg0.ACLR
rst_n => target_data[6]~reg0.ACLR
rst_n => target_data[7]~reg0.ACLR
rst_n => target_data[8]~reg0.ACLR
rst_n => target_data[9]~reg0.ACLR
rst_n => Gy[0].ACLR
rst_n => Gy[1].ACLR
rst_n => Gy[2].ACLR
rst_n => Gy[3].ACLR
rst_n => Gy[4].ACLR
rst_n => Gy[5].ACLR
rst_n => Gy[6].ACLR
rst_n => Gy[7].ACLR
rst_n => Gy[8].ACLR
rst_n => Gy[9].ACLR
rst_n => Gy[10].ACLR
rst_n => Gy[11].ACLR
rst_n => Gy[12].ACLR
rst_n => Gy[13].ACLR
rst_n => Gx[0].ACLR
rst_n => Gx[1].ACLR
rst_n => Gx[2].ACLR
rst_n => Gx[3].ACLR
rst_n => Gx[4].ACLR
rst_n => Gx[5].ACLR
rst_n => Gx[6].ACLR
rst_n => Gx[7].ACLR
rst_n => Gx[8].ACLR
rst_n => Gx[9].ACLR
rst_n => Gx[10].ACLR
rst_n => Gx[11].ACLR
rst_n => Gx[12].ACLR
rst_n => Gx[13].ACLR
rst_n => out[0].ACLR
rst_n => out[1].ACLR
rst_n => out[2].ACLR
rst_n => out[3].ACLR
rst_n => out[4].ACLR
rst_n => out[5].ACLR
rst_n => out[6].ACLR
rst_n => out[7].ACLR
rst_n => out[8].ACLR
rst_n => out[9].ACLR
rst_n => out[10].ACLR
rst_n => out[11].ACLR
rst_n => out[12].ACLR
rst_n => out[13].ACLR
per_clken => target_data.OUTPUTSELECT
per_clken => Gx_1[13].ENA
per_clken => Gx_1[12].ENA
per_clken => Gx_1[11].ENA
per_clken => Gx_1[10].ENA
per_clken => Gx_1[9].ENA
per_clken => Gx_1[8].ENA
per_clken => Gx_1[7].ENA
per_clken => Gx_1[6].ENA
per_clken => Gx_1[5].ENA
per_clken => Gx_1[4].ENA
per_clken => Gx_1[3].ENA
per_clken => Gx_1[2].ENA
per_clken => Gx_1[1].ENA
per_clken => Gx_1[0].ENA
per_clken => Gx_3[13].ENA
per_clken => Gx_3[12].ENA
per_clken => Gx_3[11].ENA
per_clken => Gx_3[10].ENA
per_clken => Gx_3[9].ENA
per_clken => Gx_3[8].ENA
per_clken => Gx_3[7].ENA
per_clken => Gx_3[6].ENA
per_clken => Gx_3[5].ENA
per_clken => Gx_3[4].ENA
per_clken => Gx_3[3].ENA
per_clken => Gx_3[2].ENA
per_clken => Gx_3[1].ENA
per_clken => Gx_3[0].ENA
per_clken => Gy_1[13].ENA
per_clken => Gy_1[12].ENA
per_clken => Gy_1[11].ENA
per_clken => Gy_1[10].ENA
per_clken => Gy_1[9].ENA
per_clken => Gy_1[8].ENA
per_clken => Gy_1[7].ENA
per_clken => Gy_1[6].ENA
per_clken => Gy_1[5].ENA
per_clken => Gy_1[4].ENA
per_clken => Gy_1[3].ENA
per_clken => Gy_1[2].ENA
per_clken => Gy_1[1].ENA
per_clken => Gy_1[0].ENA
per_clken => Gy_3[13].ENA
per_clken => Gy_3[12].ENA
per_clken => Gy_3[11].ENA
per_clken => Gy_3[10].ENA
per_clken => Gy_3[9].ENA
per_clken => Gy_3[8].ENA
per_clken => Gy_3[7].ENA
per_clken => Gy_3[6].ENA
per_clken => Gy_3[5].ENA
per_clken => Gy_3[4].ENA
per_clken => Gy_3[3].ENA
per_clken => Gy_3[2].ENA
per_clken => Gy_3[1].ENA
per_clken => Gy_3[0].ENA
per_clken => Gx[13].ENA
per_clken => Gx[12].ENA
per_clken => Gx[11].ENA
per_clken => Gx[10].ENA
per_clken => Gx[9].ENA
per_clken => Gx[8].ENA
per_clken => Gx[7].ENA
per_clken => Gx[6].ENA
per_clken => Gx[5].ENA
per_clken => Gx[4].ENA
per_clken => Gx[3].ENA
per_clken => Gx[2].ENA
per_clken => Gx[1].ENA
per_clken => Gx[0].ENA
per_clken => Gy[13].ENA
per_clken => Gy[12].ENA
per_clken => Gy[11].ENA
per_clken => Gy[10].ENA
per_clken => Gy[9].ENA
per_clken => Gy[8].ENA
per_clken => Gy[7].ENA
per_clken => Gy[6].ENA
per_clken => Gy[5].ENA
per_clken => Gy[4].ENA
per_clken => Gy[3].ENA
per_clken => Gy[2].ENA
per_clken => Gy[1].ENA
per_clken => Gy[0].ENA
per_clken => out[13].ENA
per_clken => out[12].ENA
per_clken => out[11].ENA
per_clken => out[10].ENA
per_clken => out[9].ENA
per_clken => out[8].ENA
per_clken => out[7].ENA
per_clken => out[6].ENA
per_clken => out[5].ENA
per_clken => out[4].ENA
per_clken => out[3].ENA
per_clken => out[2].ENA
per_clken => out[1].ENA
per_clken => out[0].ENA
threshold[0] => LessThan2.IN28
threshold[1] => LessThan2.IN27
threshold[2] => LessThan2.IN26
threshold[3] => LessThan2.IN25
threshold[4] => LessThan2.IN24
threshold[5] => LessThan2.IN23
threshold[6] => LessThan2.IN22
threshold[7] => LessThan2.IN21
threshold[8] => LessThan2.IN20
threshold[9] => LessThan2.IN19
data11[0] => Add1.IN14
data11[0] => Add5.IN14
data11[1] => Add0.IN10
data11[1] => Add4.IN10
data11[2] => Add0.IN9
data11[2] => Add4.IN9
data11[3] => Add0.IN8
data11[3] => Add4.IN8
data11[4] => Add0.IN7
data11[4] => Add4.IN7
data11[5] => Add0.IN6
data11[5] => Add4.IN6
data11[6] => Add0.IN5
data11[6] => Add4.IN5
data11[7] => Add0.IN4
data11[7] => Add4.IN4
data11[8] => Add0.IN3
data11[8] => Add4.IN3
data11[9] => Add0.IN2
data11[9] => Add4.IN2
data12[0] => Add0.IN20
data12[1] => Add0.IN19
data12[2] => Add0.IN18
data12[3] => Add0.IN17
data12[4] => Add0.IN16
data12[5] => Add0.IN15
data12[6] => Add0.IN14
data12[7] => Add0.IN13
data12[8] => Add0.IN12
data12[9] => Add0.IN11
data13[0] => Add1.IN24
data13[0] => Add7.IN14
data13[1] => Add1.IN23
data13[1] => Add6.IN10
data13[2] => Add1.IN22
data13[2] => Add6.IN9
data13[3] => Add1.IN21
data13[3] => Add6.IN8
data13[4] => Add1.IN20
data13[4] => Add6.IN7
data13[5] => Add1.IN19
data13[5] => Add6.IN6
data13[6] => Add1.IN18
data13[6] => Add6.IN5
data13[7] => Add1.IN17
data13[7] => Add6.IN4
data13[8] => Add1.IN16
data13[8] => Add6.IN3
data13[9] => Add1.IN15
data13[9] => Add6.IN2
data21[0] => Add4.IN20
data21[1] => Add4.IN19
data21[2] => Add4.IN18
data21[3] => Add4.IN17
data21[4] => Add4.IN16
data21[5] => Add4.IN15
data21[6] => Add4.IN14
data21[7] => Add4.IN13
data21[8] => Add4.IN12
data21[9] => Add4.IN11
data22[0] => ~NO_FANOUT~
data22[1] => ~NO_FANOUT~
data22[2] => ~NO_FANOUT~
data22[3] => ~NO_FANOUT~
data22[4] => ~NO_FANOUT~
data22[5] => ~NO_FANOUT~
data22[6] => ~NO_FANOUT~
data22[7] => ~NO_FANOUT~
data22[8] => ~NO_FANOUT~
data22[9] => ~NO_FANOUT~
data23[0] => Add6.IN20
data23[1] => Add6.IN19
data23[2] => Add6.IN18
data23[3] => Add6.IN17
data23[4] => Add6.IN16
data23[5] => Add6.IN15
data23[6] => Add6.IN14
data23[7] => Add6.IN13
data23[8] => Add6.IN12
data23[9] => Add6.IN11
data31[0] => Add3.IN14
data31[0] => Add5.IN24
data31[1] => Add2.IN10
data31[1] => Add5.IN23
data31[2] => Add2.IN9
data31[2] => Add5.IN22
data31[3] => Add2.IN8
data31[3] => Add5.IN21
data31[4] => Add2.IN7
data31[4] => Add5.IN20
data31[5] => Add2.IN6
data31[5] => Add5.IN19
data31[6] => Add2.IN5
data31[6] => Add5.IN18
data31[7] => Add2.IN4
data31[7] => Add5.IN17
data31[8] => Add2.IN3
data31[8] => Add5.IN16
data31[9] => Add2.IN2
data31[9] => Add5.IN15
data32[0] => Add2.IN20
data32[1] => Add2.IN19
data32[2] => Add2.IN18
data32[3] => Add2.IN17
data32[4] => Add2.IN16
data32[5] => Add2.IN15
data32[6] => Add2.IN14
data32[7] => Add2.IN13
data32[8] => Add2.IN12
data32[9] => Add2.IN11
data33[0] => Add3.IN24
data33[0] => Add7.IN24
data33[1] => Add3.IN23
data33[1] => Add7.IN23
data33[2] => Add3.IN22
data33[2] => Add7.IN22
data33[3] => Add3.IN21
data33[3] => Add7.IN21
data33[4] => Add3.IN20
data33[4] => Add7.IN20
data33[5] => Add3.IN19
data33[5] => Add7.IN19
data33[6] => Add3.IN18
data33[6] => Add7.IN18
data33[7] => Add3.IN17
data33[7] => Add7.IN17
data33[8] => Add3.IN16
data33[8] => Add7.IN16
data33[9] => Add3.IN15
data33[9] => Add7.IN15
target_data[0] <= target_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[1] <= target_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[2] <= target_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[3] <= target_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[4] <= target_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[5] <= target_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[6] <= target_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[7] <= target_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[8] <= target_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[9] <= target_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0
clk => gray_data_r[0]~reg0.CLK
clk => gray_data_r[1]~reg0.CLK
clk => gray_data_r[2]~reg0.CLK
clk => gray_data_r[3]~reg0.CLK
clk => gray_data_r[4]~reg0.CLK
clk => gray_data_r[5]~reg0.CLK
clk => gray_data_r[6]~reg0.CLK
clk => gray_data_r[7]~reg0.CLK
clk => gray_data_r[8]~reg0.CLK
clk => gray_data_r[9]~reg0.CLK
clk => img_Cr1[0].CLK
clk => img_Cr1[1].CLK
clk => img_Cr1[2].CLK
clk => img_Cr1[3].CLK
clk => img_Cr1[4].CLK
clk => img_Cr1[5].CLK
clk => img_Cr1[6].CLK
clk => img_Cr1[7].CLK
clk => img_Cr1[8].CLK
clk => img_Cr1[9].CLK
clk => img_Cr1[10].CLK
clk => img_Cr1[11].CLK
clk => img_Cr1[12].CLK
clk => img_Cr1[13].CLK
clk => img_Cr1[14].CLK
clk => img_Cr1[15].CLK
clk => img_Cr1[16].CLK
clk => img_Cr1[17].CLK
clk => img_Cb1[0].CLK
clk => img_Cb1[1].CLK
clk => img_Cb1[2].CLK
clk => img_Cb1[3].CLK
clk => img_Cb1[4].CLK
clk => img_Cb1[5].CLK
clk => img_Cb1[6].CLK
clk => img_Cb1[7].CLK
clk => img_Cb1[8].CLK
clk => img_Cb1[9].CLK
clk => img_Cb1[10].CLK
clk => img_Cb1[11].CLK
clk => img_Cb1[12].CLK
clk => img_Cb1[13].CLK
clk => img_Cb1[14].CLK
clk => img_Cb1[15].CLK
clk => img_Cb1[16].CLK
clk => img_Cb1[17].CLK
clk => img_Y1[0].CLK
clk => img_Y1[1].CLK
clk => img_Y1[2].CLK
clk => img_Y1[3].CLK
clk => img_Y1[4].CLK
clk => img_Y1[5].CLK
clk => img_Y1[6].CLK
clk => img_Y1[7].CLK
clk => img_Y1[8].CLK
clk => img_Y1[9].CLK
clk => G3_s[0].CLK
clk => G3_s[1].CLK
clk => G3_s[2].CLK
clk => G3_s[3].CLK
clk => G3_s[4].CLK
clk => G3_s[5].CLK
clk => G3_s[6].CLK
clk => G3_s[7].CLK
clk => G3_s[8].CLK
clk => G3_s[9].CLK
clk => G3_s[10].CLK
clk => G3_s[11].CLK
clk => G3_s[12].CLK
clk => G3_s[13].CLK
clk => G3_s[14].CLK
clk => G3_s[15].CLK
clk => G3_s[16].CLK
clk => G3_s[17].CLK
clk => R3_s[0].CLK
clk => R3_s[1].CLK
clk => R3_s[2].CLK
clk => R3_s[3].CLK
clk => R3_s[4].CLK
clk => R3_s[5].CLK
clk => R3_s[6].CLK
clk => R3_s[7].CLK
clk => R3_s[8].CLK
clk => R3_s[9].CLK
clk => R3_s[10].CLK
clk => R3_s[11].CLK
clk => R3_s[12].CLK
clk => R3_s[13].CLK
clk => R3_s[14].CLK
clk => R3_s[15].CLK
clk => R3_s[16].CLK
clk => R3_s[17].CLK
clk => B3_s[0].CLK
clk => B3_s[1].CLK
clk => B3_s[2].CLK
clk => B3_s[3].CLK
clk => B3_s[4].CLK
clk => B3_s[5].CLK
clk => B3_s[6].CLK
clk => B3_s[7].CLK
clk => B3_s[8].CLK
clk => B3_s[9].CLK
clk => B3_s[10].CLK
clk => B3_s[11].CLK
clk => B3_s[12].CLK
clk => B3_s[13].CLK
clk => B3_s[14].CLK
clk => B3_s[15].CLK
clk => B3_s[16].CLK
clk => B3_s[17].CLK
clk => G2_s[0].CLK
clk => G2_s[1].CLK
clk => G2_s[2].CLK
clk => G2_s[3].CLK
clk => G2_s[4].CLK
clk => G2_s[5].CLK
clk => G2_s[6].CLK
clk => G2_s[7].CLK
clk => G2_s[8].CLK
clk => G2_s[9].CLK
clk => G2_s[10].CLK
clk => G2_s[11].CLK
clk => G2_s[12].CLK
clk => G2_s[13].CLK
clk => G2_s[14].CLK
clk => G2_s[15].CLK
clk => G2_s[16].CLK
clk => G2_s[17].CLK
clk => R2_s[0].CLK
clk => R2_s[1].CLK
clk => R2_s[2].CLK
clk => R2_s[3].CLK
clk => R2_s[4].CLK
clk => R2_s[5].CLK
clk => R2_s[6].CLK
clk => R2_s[7].CLK
clk => R2_s[8].CLK
clk => R2_s[9].CLK
clk => R2_s[10].CLK
clk => R2_s[11].CLK
clk => R2_s[12].CLK
clk => R2_s[13].CLK
clk => R2_s[14].CLK
clk => R2_s[15].CLK
clk => R2_s[16].CLK
clk => R2_s[17].CLK
clk => B2_s[0].CLK
clk => B2_s[1].CLK
clk => B2_s[2].CLK
clk => B2_s[3].CLK
clk => B2_s[4].CLK
clk => B2_s[5].CLK
clk => B2_s[6].CLK
clk => B2_s[7].CLK
clk => B2_s[8].CLK
clk => B2_s[9].CLK
clk => B2_s[10].CLK
clk => B2_s[11].CLK
clk => B2_s[12].CLK
clk => B2_s[13].CLK
clk => B2_s[14].CLK
clk => B2_s[15].CLK
clk => B2_s[16].CLK
clk => B2_s[17].CLK
clk => img_Y0[8].CLK
clk => img_Y0[9].CLK
clk => img_Y0[10].CLK
clk => img_Y0[11].CLK
clk => img_Y0[12].CLK
clk => img_Y0[13].CLK
clk => img_Y0[14].CLK
clk => img_Y0[15].CLK
clk => img_Y0[16].CLK
clk => img_Y0[17].CLK
clk => B3[0].CLK
clk => B3[1].CLK
clk => B3[2].CLK
clk => B3[3].CLK
clk => B3[4].CLK
clk => B3[5].CLK
clk => B3[6].CLK
clk => B3[7].CLK
clk => B3[8].CLK
clk => B3[9].CLK
clk => B3[10].CLK
clk => B3[11].CLK
clk => B3[12].CLK
clk => B3[13].CLK
clk => B3[14].CLK
clk => B3[15].CLK
clk => B3[16].CLK
clk => B3[17].CLK
clk => G3[0].CLK
clk => G3[1].CLK
clk => G3[2].CLK
clk => G3[3].CLK
clk => G3[4].CLK
clk => G3[5].CLK
clk => G3[6].CLK
clk => G3[7].CLK
clk => G3[8].CLK
clk => G3[9].CLK
clk => G3[10].CLK
clk => G3[11].CLK
clk => G3[12].CLK
clk => G3[13].CLK
clk => G3[14].CLK
clk => G3[15].CLK
clk => G3[16].CLK
clk => G3[17].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R3[16].CLK
clk => R3[17].CLK
clk => B2[0].CLK
clk => B2[1].CLK
clk => B2[2].CLK
clk => B2[3].CLK
clk => B2[4].CLK
clk => B2[5].CLK
clk => B2[6].CLK
clk => B2[7].CLK
clk => B2[8].CLK
clk => B2[9].CLK
clk => B2[10].CLK
clk => B2[11].CLK
clk => B2[12].CLK
clk => B2[13].CLK
clk => B2[14].CLK
clk => B2[15].CLK
clk => B2[16].CLK
clk => B2[17].CLK
clk => G2[0].CLK
clk => G2[1].CLK
clk => G2[2].CLK
clk => G2[3].CLK
clk => G2[4].CLK
clk => G2[5].CLK
clk => G2[6].CLK
clk => G2[7].CLK
clk => G2[8].CLK
clk => G2[9].CLK
clk => G2[10].CLK
clk => G2[11].CLK
clk => G2[12].CLK
clk => G2[13].CLK
clk => G2[14].CLK
clk => G2[15].CLK
clk => G2[16].CLK
clk => G2[17].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R2[16].CLK
clk => R2[17].CLK
clk => B1[0].CLK
clk => B1[1].CLK
clk => B1[2].CLK
clk => B1[3].CLK
clk => B1[4].CLK
clk => B1[5].CLK
clk => B1[6].CLK
clk => B1[7].CLK
clk => B1[8].CLK
clk => B1[9].CLK
clk => B1[10].CLK
clk => B1[11].CLK
clk => B1[12].CLK
clk => B1[13].CLK
clk => B1[14].CLK
clk => B1[15].CLK
clk => B1[16].CLK
clk => B1[17].CLK
clk => G1[0].CLK
clk => G1[1].CLK
clk => G1[2].CLK
clk => G1[3].CLK
clk => G1[4].CLK
clk => G1[5].CLK
clk => G1[6].CLK
clk => G1[7].CLK
clk => G1[8].CLK
clk => G1[9].CLK
clk => G1[10].CLK
clk => G1[11].CLK
clk => G1[12].CLK
clk => G1[13].CLK
clk => G1[14].CLK
clk => G1[15].CLK
clk => G1[16].CLK
clk => G1[17].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R1[16].CLK
clk => R1[17].CLK
rst_n => B3[0].ACLR
rst_n => B3[1].ACLR
rst_n => B3[2].ACLR
rst_n => B3[3].ACLR
rst_n => B3[4].ACLR
rst_n => B3[5].ACLR
rst_n => B3[6].ACLR
rst_n => B3[7].ACLR
rst_n => B3[8].ACLR
rst_n => B3[9].ACLR
rst_n => B3[10].ACLR
rst_n => B3[11].ACLR
rst_n => B3[12].ACLR
rst_n => B3[13].ACLR
rst_n => B3[14].ACLR
rst_n => B3[15].ACLR
rst_n => B3[16].ACLR
rst_n => B3[17].ACLR
rst_n => G3[0].ACLR
rst_n => G3[1].ACLR
rst_n => G3[2].ACLR
rst_n => G3[3].ACLR
rst_n => G3[4].ACLR
rst_n => G3[5].ACLR
rst_n => G3[6].ACLR
rst_n => G3[7].ACLR
rst_n => G3[8].ACLR
rst_n => G3[9].ACLR
rst_n => G3[10].ACLR
rst_n => G3[11].ACLR
rst_n => G3[12].ACLR
rst_n => G3[13].ACLR
rst_n => G3[14].ACLR
rst_n => G3[15].ACLR
rst_n => G3[16].ACLR
rst_n => G3[17].ACLR
rst_n => R3[0].ACLR
rst_n => R3[1].ACLR
rst_n => R3[2].ACLR
rst_n => R3[3].ACLR
rst_n => R3[4].ACLR
rst_n => R3[5].ACLR
rst_n => R3[6].ACLR
rst_n => R3[7].ACLR
rst_n => R3[8].ACLR
rst_n => R3[9].ACLR
rst_n => R3[10].ACLR
rst_n => R3[11].ACLR
rst_n => R3[12].ACLR
rst_n => R3[13].ACLR
rst_n => R3[14].ACLR
rst_n => R3[15].ACLR
rst_n => R3[16].ACLR
rst_n => R3[17].ACLR
rst_n => B2[0].ACLR
rst_n => B2[1].ACLR
rst_n => B2[2].ACLR
rst_n => B2[3].ACLR
rst_n => B2[4].ACLR
rst_n => B2[5].ACLR
rst_n => B2[6].ACLR
rst_n => B2[7].ACLR
rst_n => B2[8].ACLR
rst_n => B2[9].ACLR
rst_n => B2[10].ACLR
rst_n => B2[11].ACLR
rst_n => B2[12].ACLR
rst_n => B2[13].ACLR
rst_n => B2[14].ACLR
rst_n => B2[15].ACLR
rst_n => B2[16].ACLR
rst_n => B2[17].ACLR
rst_n => G2[0].ACLR
rst_n => G2[1].ACLR
rst_n => G2[2].ACLR
rst_n => G2[3].ACLR
rst_n => G2[4].ACLR
rst_n => G2[5].ACLR
rst_n => G2[6].ACLR
rst_n => G2[7].ACLR
rst_n => G2[8].ACLR
rst_n => G2[9].ACLR
rst_n => G2[10].ACLR
rst_n => G2[11].ACLR
rst_n => G2[12].ACLR
rst_n => G2[13].ACLR
rst_n => G2[14].ACLR
rst_n => G2[15].ACLR
rst_n => G2[16].ACLR
rst_n => G2[17].ACLR
rst_n => R2[0].ACLR
rst_n => R2[1].ACLR
rst_n => R2[2].ACLR
rst_n => R2[3].ACLR
rst_n => R2[4].ACLR
rst_n => R2[5].ACLR
rst_n => R2[6].ACLR
rst_n => R2[7].ACLR
rst_n => R2[8].ACLR
rst_n => R2[9].ACLR
rst_n => R2[10].ACLR
rst_n => R2[11].ACLR
rst_n => R2[12].ACLR
rst_n => R2[13].ACLR
rst_n => R2[14].ACLR
rst_n => R2[15].ACLR
rst_n => R2[16].ACLR
rst_n => R2[17].ACLR
rst_n => B1[0].ACLR
rst_n => B1[1].ACLR
rst_n => B1[2].ACLR
rst_n => B1[3].ACLR
rst_n => B1[4].ACLR
rst_n => B1[5].ACLR
rst_n => B1[6].ACLR
rst_n => B1[7].ACLR
rst_n => B1[8].ACLR
rst_n => B1[9].ACLR
rst_n => B1[10].ACLR
rst_n => B1[11].ACLR
rst_n => B1[12].ACLR
rst_n => B1[13].ACLR
rst_n => B1[14].ACLR
rst_n => B1[15].ACLR
rst_n => B1[16].ACLR
rst_n => B1[17].ACLR
rst_n => G1[0].ACLR
rst_n => G1[1].ACLR
rst_n => G1[2].ACLR
rst_n => G1[3].ACLR
rst_n => G1[4].ACLR
rst_n => G1[5].ACLR
rst_n => G1[6].ACLR
rst_n => G1[7].ACLR
rst_n => G1[8].ACLR
rst_n => G1[9].ACLR
rst_n => G1[10].ACLR
rst_n => G1[11].ACLR
rst_n => G1[12].ACLR
rst_n => G1[13].ACLR
rst_n => G1[14].ACLR
rst_n => G1[15].ACLR
rst_n => G1[16].ACLR
rst_n => G1[17].ACLR
rst_n => R1[0].ACLR
rst_n => R1[1].ACLR
rst_n => R1[2].ACLR
rst_n => R1[3].ACLR
rst_n => R1[4].ACLR
rst_n => R1[5].ACLR
rst_n => R1[6].ACLR
rst_n => R1[7].ACLR
rst_n => R1[8].ACLR
rst_n => R1[9].ACLR
rst_n => R1[10].ACLR
rst_n => R1[11].ACLR
rst_n => R1[12].ACLR
rst_n => R1[13].ACLR
rst_n => R1[14].ACLR
rst_n => R1[15].ACLR
rst_n => R1[16].ACLR
rst_n => R1[17].ACLR
rst_n => img_Cr1[0].ACLR
rst_n => img_Cr1[1].ACLR
rst_n => img_Cr1[2].ACLR
rst_n => img_Cr1[3].ACLR
rst_n => img_Cr1[4].ACLR
rst_n => img_Cr1[5].ACLR
rst_n => img_Cr1[6].ACLR
rst_n => img_Cr1[7].ACLR
rst_n => img_Cr1[8].ACLR
rst_n => img_Cr1[9].ACLR
rst_n => img_Cr1[10].ACLR
rst_n => img_Cr1[11].ACLR
rst_n => img_Cr1[12].ACLR
rst_n => img_Cr1[13].ACLR
rst_n => img_Cr1[14].ACLR
rst_n => img_Cr1[15].ACLR
rst_n => img_Cr1[16].ACLR
rst_n => img_Cr1[17].ACLR
rst_n => img_Cb1[0].ACLR
rst_n => img_Cb1[1].ACLR
rst_n => img_Cb1[2].ACLR
rst_n => img_Cb1[3].ACLR
rst_n => img_Cb1[4].ACLR
rst_n => img_Cb1[5].ACLR
rst_n => img_Cb1[6].ACLR
rst_n => img_Cb1[7].ACLR
rst_n => img_Cb1[8].ACLR
rst_n => img_Cb1[9].ACLR
rst_n => img_Cb1[10].ACLR
rst_n => img_Cb1[11].ACLR
rst_n => img_Cb1[12].ACLR
rst_n => img_Cb1[13].ACLR
rst_n => img_Cb1[14].ACLR
rst_n => img_Cb1[15].ACLR
rst_n => img_Cb1[16].ACLR
rst_n => img_Cb1[17].ACLR
rst_n => img_Y1[0].ACLR
rst_n => img_Y1[1].ACLR
rst_n => img_Y1[2].ACLR
rst_n => img_Y1[3].ACLR
rst_n => img_Y1[4].ACLR
rst_n => img_Y1[5].ACLR
rst_n => img_Y1[6].ACLR
rst_n => img_Y1[7].ACLR
rst_n => img_Y1[8].ACLR
rst_n => img_Y1[9].ACLR
rst_n => gray_data_r[0]~reg0.ACLR
rst_n => gray_data_r[1]~reg0.ACLR
rst_n => gray_data_r[2]~reg0.ACLR
rst_n => gray_data_r[3]~reg0.ACLR
rst_n => gray_data_r[4]~reg0.ACLR
rst_n => gray_data_r[5]~reg0.ACLR
rst_n => gray_data_r[6]~reg0.ACLR
rst_n => gray_data_r[7]~reg0.ACLR
rst_n => gray_data_r[8]~reg0.ACLR
rst_n => gray_data_r[9]~reg0.ACLR
rst_n => G3_s[0].ACLR
rst_n => G3_s[1].ACLR
rst_n => G3_s[2].ACLR
rst_n => G3_s[3].ACLR
rst_n => G3_s[4].ACLR
rst_n => G3_s[5].ACLR
rst_n => G3_s[6].ACLR
rst_n => G3_s[7].ACLR
rst_n => G3_s[8].ACLR
rst_n => G3_s[9].ACLR
rst_n => G3_s[10].ACLR
rst_n => G3_s[11].ACLR
rst_n => G3_s[12].ACLR
rst_n => G3_s[13].ACLR
rst_n => G3_s[14].ACLR
rst_n => G3_s[15].ACLR
rst_n => G3_s[16].ACLR
rst_n => G3_s[17].ACLR
rst_n => R3_s[0].ACLR
rst_n => R3_s[1].ACLR
rst_n => R3_s[2].ACLR
rst_n => R3_s[3].ACLR
rst_n => R3_s[4].ACLR
rst_n => R3_s[5].ACLR
rst_n => R3_s[6].ACLR
rst_n => R3_s[7].ACLR
rst_n => R3_s[8].ACLR
rst_n => R3_s[9].ACLR
rst_n => R3_s[10].ACLR
rst_n => R3_s[11].ACLR
rst_n => R3_s[12].ACLR
rst_n => R3_s[13].ACLR
rst_n => R3_s[14].ACLR
rst_n => R3_s[15].ACLR
rst_n => R3_s[16].ACLR
rst_n => R3_s[17].ACLR
rst_n => B3_s[0].ACLR
rst_n => B3_s[1].ACLR
rst_n => B3_s[2].ACLR
rst_n => B3_s[3].ACLR
rst_n => B3_s[4].ACLR
rst_n => B3_s[5].ACLR
rst_n => B3_s[6].ACLR
rst_n => B3_s[7].ACLR
rst_n => B3_s[8].ACLR
rst_n => B3_s[9].ACLR
rst_n => B3_s[10].ACLR
rst_n => B3_s[11].ACLR
rst_n => B3_s[12].ACLR
rst_n => B3_s[13].ACLR
rst_n => B3_s[14].ACLR
rst_n => B3_s[15].ACLR
rst_n => B3_s[16].ACLR
rst_n => B3_s[17].ACLR
rst_n => G2_s[0].ACLR
rst_n => G2_s[1].ACLR
rst_n => G2_s[2].ACLR
rst_n => G2_s[3].ACLR
rst_n => G2_s[4].ACLR
rst_n => G2_s[5].ACLR
rst_n => G2_s[6].ACLR
rst_n => G2_s[7].ACLR
rst_n => G2_s[8].ACLR
rst_n => G2_s[9].ACLR
rst_n => G2_s[10].ACLR
rst_n => G2_s[11].ACLR
rst_n => G2_s[12].ACLR
rst_n => G2_s[13].ACLR
rst_n => G2_s[14].ACLR
rst_n => G2_s[15].ACLR
rst_n => G2_s[16].ACLR
rst_n => G2_s[17].ACLR
rst_n => R2_s[0].ACLR
rst_n => R2_s[1].ACLR
rst_n => R2_s[2].ACLR
rst_n => R2_s[3].ACLR
rst_n => R2_s[4].ACLR
rst_n => R2_s[5].ACLR
rst_n => R2_s[6].ACLR
rst_n => R2_s[7].ACLR
rst_n => R2_s[8].ACLR
rst_n => R2_s[9].ACLR
rst_n => R2_s[10].ACLR
rst_n => R2_s[11].ACLR
rst_n => R2_s[12].ACLR
rst_n => R2_s[13].ACLR
rst_n => R2_s[14].ACLR
rst_n => R2_s[15].ACLR
rst_n => R2_s[16].ACLR
rst_n => R2_s[17].ACLR
rst_n => B2_s[0].ACLR
rst_n => B2_s[1].ACLR
rst_n => B2_s[2].ACLR
rst_n => B2_s[3].ACLR
rst_n => B2_s[4].ACLR
rst_n => B2_s[5].ACLR
rst_n => B2_s[6].ACLR
rst_n => B2_s[7].ACLR
rst_n => B2_s[8].ACLR
rst_n => B2_s[9].ACLR
rst_n => B2_s[10].ACLR
rst_n => B2_s[11].ACLR
rst_n => B2_s[12].ACLR
rst_n => B2_s[13].ACLR
rst_n => B2_s[14].ACLR
rst_n => B2_s[15].ACLR
rst_n => B2_s[16].ACLR
rst_n => B2_s[17].ACLR
rst_n => img_Y0[8].ACLR
rst_n => img_Y0[9].ACLR
rst_n => img_Y0[10].ACLR
rst_n => img_Y0[11].ACLR
rst_n => img_Y0[12].ACLR
rst_n => img_Y0[13].ACLR
rst_n => img_Y0[14].ACLR
rst_n => img_Y0[15].ACLR
rst_n => img_Y0[16].ACLR
rst_n => img_Y0[17].ACLR
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => R1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => G1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => B1.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => R2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => G2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => B2.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => R3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => G3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => B3.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => img_Y0.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => B2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => R2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => G2_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => B3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => R3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => G3_s.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Y1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cb1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => img_Cr1.OUTPUTSELECT
clk_per => gray_data_r.OUTPUTSELECT
R0[0] => Mult0.IN16
R0[0] => Mult3.IN15
R0[0] => R3.DATAB
R0[1] => Mult0.IN15
R0[1] => Mult3.IN14
R0[1] => R3.DATAB
R0[2] => Mult0.IN14
R0[2] => Mult3.IN13
R0[2] => R3.DATAB
R0[3] => Mult0.IN13
R0[3] => Mult3.IN12
R0[3] => R3.DATAB
R0[4] => Mult0.IN12
R0[4] => Mult3.IN11
R0[4] => R3.DATAB
R0[5] => Mult0.IN11
R0[5] => Mult3.IN10
R0[5] => R3.DATAB
R0[6] => Mult0.IN10
R0[6] => Mult3.IN9
R0[6] => R3.DATAB
R0[7] => Mult0.IN9
R0[7] => Mult3.IN8
R0[7] => R3.DATAB
R0[8] => Mult0.IN8
R0[8] => Mult3.IN7
R0[8] => R3.DATAB
R0[9] => Mult0.IN7
R0[9] => Mult3.IN6
R0[9] => R3.DATAB
G0[0] => Mult1.IN17
G0[0] => Mult4.IN16
G0[0] => Mult5.IN16
G0[1] => Mult1.IN16
G0[1] => Mult4.IN15
G0[1] => Mult5.IN15
G0[2] => Mult1.IN15
G0[2] => Mult4.IN14
G0[2] => Mult5.IN14
G0[3] => Mult1.IN14
G0[3] => Mult4.IN13
G0[3] => Mult5.IN13
G0[4] => Mult1.IN13
G0[4] => Mult4.IN12
G0[4] => Mult5.IN12
G0[5] => Mult1.IN12
G0[5] => Mult4.IN11
G0[5] => Mult5.IN11
G0[6] => Mult1.IN11
G0[6] => Mult4.IN10
G0[6] => Mult5.IN10
G0[7] => Mult1.IN10
G0[7] => Mult4.IN9
G0[7] => Mult5.IN9
G0[8] => Mult1.IN9
G0[8] => Mult4.IN8
G0[8] => Mult5.IN8
G0[9] => Mult1.IN8
G0[9] => Mult4.IN7
G0[9] => Mult5.IN7
B0[0] => Mult2.IN14
B0[0] => Mult6.IN14
B0[0] => B2.DATAB
B0[1] => Mult2.IN13
B0[1] => Mult6.IN13
B0[1] => B2.DATAB
B0[2] => Mult2.IN12
B0[2] => Mult6.IN12
B0[2] => B2.DATAB
B0[3] => Mult2.IN11
B0[3] => Mult6.IN11
B0[3] => B2.DATAB
B0[4] => Mult2.IN10
B0[4] => Mult6.IN10
B0[4] => B2.DATAB
B0[5] => Mult2.IN9
B0[5] => Mult6.IN9
B0[5] => B2.DATAB
B0[6] => Mult2.IN8
B0[6] => Mult6.IN8
B0[6] => B2.DATAB
B0[7] => Mult2.IN7
B0[7] => Mult6.IN7
B0[7] => B2.DATAB
B0[8] => Mult2.IN6
B0[8] => Mult6.IN6
B0[8] => B2.DATAB
B0[9] => Mult2.IN5
B0[9] => Mult6.IN5
B0[9] => B2.DATAB
img_Y[0] <= img_Y1[0].DB_MAX_OUTPUT_PORT_TYPE
img_Y[1] <= img_Y1[1].DB_MAX_OUTPUT_PORT_TYPE
img_Y[2] <= img_Y1[2].DB_MAX_OUTPUT_PORT_TYPE
img_Y[3] <= img_Y1[3].DB_MAX_OUTPUT_PORT_TYPE
img_Y[4] <= img_Y1[4].DB_MAX_OUTPUT_PORT_TYPE
img_Y[5] <= img_Y1[5].DB_MAX_OUTPUT_PORT_TYPE
img_Y[6] <= img_Y1[6].DB_MAX_OUTPUT_PORT_TYPE
img_Y[7] <= img_Y1[7].DB_MAX_OUTPUT_PORT_TYPE
img_Y[8] <= img_Y1[8].DB_MAX_OUTPUT_PORT_TYPE
img_Y[9] <= img_Y1[9].DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[0] <= gray_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[1] <= gray_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[2] <= gray_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[3] <= gray_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[4] <= gray_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[5] <= gray_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[6] <= gray_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[7] <= gray_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[8] <= gray_data_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_data_r[9] <= gray_data_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0|abs:sub_0
x[0] => LessThan1.IN18
x[0] => Add2.IN36
x[0] => Add3.IN36
x[0] => Add7.IN36
x[1] => LessThan1.IN17
x[1] => Add2.IN35
x[1] => Add3.IN35
x[1] => Add7.IN35
x[2] => LessThan1.IN16
x[2] => Add2.IN34
x[2] => Add3.IN34
x[2] => Add7.IN34
x[3] => LessThan1.IN15
x[3] => Add2.IN33
x[3] => Add3.IN33
x[3] => Add7.IN33
x[4] => LessThan1.IN14
x[4] => Add2.IN32
x[4] => Add3.IN32
x[4] => Add7.IN32
x[5] => LessThan1.IN13
x[5] => Add2.IN31
x[5] => Add3.IN31
x[5] => Add7.IN31
x[6] => LessThan1.IN12
x[6] => Add2.IN30
x[6] => Add3.IN30
x[6] => Add7.IN30
x[7] => LessThan1.IN11
x[7] => Add2.IN29
x[7] => Add3.IN29
x[7] => Add7.IN29
x[8] => LessThan1.IN10
x[8] => Add2.IN28
x[8] => Add3.IN28
x[8] => Add7.IN28
x[9] => LessThan1.IN9
x[9] => Add2.IN27
x[9] => Add3.IN27
x[9] => Add7.IN27
x[10] => LessThan1.IN8
x[10] => Add2.IN26
x[10] => Add3.IN26
x[10] => Add7.IN26
x[11] => LessThan1.IN7
x[11] => Add2.IN25
x[11] => Add3.IN25
x[11] => Add7.IN25
x[12] => LessThan1.IN6
x[12] => Add2.IN24
x[12] => Add3.IN24
x[12] => Add7.IN24
x[13] => LessThan1.IN5
x[13] => Add2.IN23
x[13] => Add3.IN23
x[13] => Add7.IN23
x[14] => LessThan1.IN4
x[14] => Add2.IN22
x[14] => Add3.IN22
x[14] => Add7.IN22
x[15] => LessThan1.IN3
x[15] => Add2.IN21
x[15] => Add3.IN21
x[15] => Add7.IN21
x[16] => LessThan1.IN2
x[16] => Add2.IN20
x[16] => Add3.IN20
x[16] => Add7.IN20
x[17] => LessThan1.IN1
x[17] => Add2.IN19
x[17] => Add3.IN19
x[17] => Add7.IN19
y[0] => LessThan1.IN36
y[0] => Add6.IN36
y[0] => Add4.IN36
y[0] => Add2.IN18
y[1] => LessThan1.IN35
y[1] => Add6.IN35
y[1] => Add4.IN35
y[1] => Add2.IN17
y[2] => LessThan1.IN34
y[2] => Add6.IN34
y[2] => Add4.IN34
y[2] => Add2.IN16
y[3] => LessThan1.IN33
y[3] => Add6.IN33
y[3] => Add4.IN33
y[3] => Add2.IN15
y[4] => LessThan1.IN32
y[4] => Add6.IN32
y[4] => Add4.IN32
y[4] => Add2.IN14
y[5] => LessThan1.IN31
y[5] => Add6.IN31
y[5] => Add4.IN31
y[5] => Add2.IN13
y[6] => LessThan1.IN30
y[6] => Add6.IN30
y[6] => Add4.IN30
y[6] => Add2.IN12
y[7] => LessThan1.IN29
y[7] => Add6.IN29
y[7] => Add4.IN29
y[7] => Add2.IN11
y[8] => LessThan1.IN28
y[8] => Add6.IN28
y[8] => Add4.IN28
y[8] => Add2.IN10
y[9] => LessThan1.IN27
y[9] => Add6.IN27
y[9] => Add4.IN27
y[9] => Add2.IN9
y[10] => LessThan1.IN26
y[10] => Add6.IN26
y[10] => Add4.IN26
y[10] => Add2.IN8
y[11] => LessThan1.IN25
y[11] => Add6.IN25
y[11] => Add4.IN25
y[11] => Add2.IN7
y[12] => LessThan1.IN24
y[12] => Add6.IN24
y[12] => Add4.IN24
y[12] => Add2.IN6
y[13] => LessThan1.IN23
y[13] => Add6.IN23
y[13] => Add4.IN23
y[13] => Add2.IN5
y[14] => LessThan1.IN22
y[14] => Add6.IN22
y[14] => Add4.IN22
y[14] => Add2.IN4
y[15] => LessThan1.IN21
y[15] => Add6.IN21
y[15] => Add4.IN21
y[15] => Add2.IN3
y[16] => LessThan1.IN20
y[16] => Add6.IN20
y[16] => Add4.IN20
y[16] => Add2.IN2
y[17] => LessThan1.IN19
y[17] => Add6.IN19
y[17] => Add4.IN19
y[17] => Add2.IN1
z[0] => LessThan0.IN36
z[0] => LessThan2.IN36
z[0] => Add0.IN36
z[0] => Add5.IN18
z[1] => LessThan0.IN35
z[1] => LessThan2.IN35
z[1] => Add0.IN35
z[1] => Add5.IN17
z[2] => LessThan0.IN34
z[2] => LessThan2.IN34
z[2] => Add0.IN34
z[2] => Add5.IN16
z[3] => LessThan0.IN33
z[3] => LessThan2.IN33
z[3] => Add0.IN33
z[3] => Add5.IN15
z[4] => LessThan0.IN32
z[4] => LessThan2.IN32
z[4] => Add0.IN32
z[4] => Add5.IN14
z[5] => LessThan0.IN31
z[5] => LessThan2.IN31
z[5] => Add0.IN31
z[5] => Add5.IN13
z[6] => LessThan0.IN30
z[6] => LessThan2.IN30
z[6] => Add0.IN30
z[6] => Add5.IN12
z[7] => LessThan0.IN29
z[7] => LessThan2.IN29
z[7] => Add0.IN29
z[7] => Add5.IN11
z[8] => LessThan0.IN28
z[8] => LessThan2.IN28
z[8] => Add0.IN28
z[8] => Add5.IN10
z[9] => LessThan0.IN27
z[9] => LessThan2.IN27
z[9] => Add0.IN27
z[9] => Add5.IN9
z[10] => LessThan0.IN26
z[10] => LessThan2.IN26
z[10] => Add0.IN26
z[10] => Add5.IN8
z[11] => LessThan0.IN25
z[11] => LessThan2.IN25
z[11] => Add0.IN25
z[11] => Add5.IN7
z[12] => LessThan0.IN24
z[12] => LessThan2.IN24
z[12] => Add0.IN24
z[12] => Add5.IN6
z[13] => LessThan0.IN23
z[13] => LessThan2.IN23
z[13] => Add0.IN23
z[13] => Add5.IN5
z[14] => LessThan0.IN22
z[14] => LessThan2.IN22
z[14] => Add0.IN22
z[14] => Add5.IN4
z[15] => LessThan0.IN21
z[15] => LessThan2.IN21
z[15] => Add0.IN21
z[15] => Add5.IN3
z[16] => LessThan0.IN20
z[16] => LessThan2.IN20
z[16] => Add0.IN20
z[16] => Add5.IN2
z[17] => LessThan0.IN19
z[17] => LessThan2.IN19
z[17] => Add0.IN19
z[17] => Add5.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0|abs:sub_1
x[0] => LessThan1.IN18
x[0] => Add2.IN36
x[0] => Add3.IN36
x[0] => Add7.IN36
x[1] => LessThan1.IN17
x[1] => Add2.IN35
x[1] => Add3.IN35
x[1] => Add7.IN35
x[2] => LessThan1.IN16
x[2] => Add2.IN34
x[2] => Add3.IN34
x[2] => Add7.IN34
x[3] => LessThan1.IN15
x[3] => Add2.IN33
x[3] => Add3.IN33
x[3] => Add7.IN33
x[4] => LessThan1.IN14
x[4] => Add2.IN32
x[4] => Add3.IN32
x[4] => Add7.IN32
x[5] => LessThan1.IN13
x[5] => Add2.IN31
x[5] => Add3.IN31
x[5] => Add7.IN31
x[6] => LessThan1.IN12
x[6] => Add2.IN30
x[6] => Add3.IN30
x[6] => Add7.IN30
x[7] => LessThan1.IN11
x[7] => Add2.IN29
x[7] => Add3.IN29
x[7] => Add7.IN29
x[8] => LessThan1.IN10
x[8] => Add2.IN28
x[8] => Add3.IN28
x[8] => Add7.IN28
x[9] => LessThan1.IN9
x[9] => Add2.IN27
x[9] => Add3.IN27
x[9] => Add7.IN27
x[10] => LessThan1.IN8
x[10] => Add2.IN26
x[10] => Add3.IN26
x[10] => Add7.IN26
x[11] => LessThan1.IN7
x[11] => Add2.IN25
x[11] => Add3.IN25
x[11] => Add7.IN25
x[12] => LessThan1.IN6
x[12] => Add2.IN24
x[12] => Add3.IN24
x[12] => Add7.IN24
x[13] => LessThan1.IN5
x[13] => Add2.IN23
x[13] => Add3.IN23
x[13] => Add7.IN23
x[14] => LessThan1.IN4
x[14] => Add2.IN22
x[14] => Add3.IN22
x[14] => Add7.IN22
x[15] => LessThan1.IN3
x[15] => Add2.IN21
x[15] => Add3.IN21
x[15] => Add7.IN21
x[16] => LessThan1.IN2
x[16] => Add2.IN20
x[16] => Add3.IN20
x[16] => Add7.IN20
x[17] => LessThan1.IN1
x[17] => Add2.IN19
x[17] => Add3.IN19
x[17] => Add7.IN19
y[0] => LessThan1.IN36
y[0] => Add6.IN36
y[0] => Add4.IN36
y[0] => Add2.IN18
y[1] => LessThan1.IN35
y[1] => Add6.IN35
y[1] => Add4.IN35
y[1] => Add2.IN17
y[2] => LessThan1.IN34
y[2] => Add6.IN34
y[2] => Add4.IN34
y[2] => Add2.IN16
y[3] => LessThan1.IN33
y[3] => Add6.IN33
y[3] => Add4.IN33
y[3] => Add2.IN15
y[4] => LessThan1.IN32
y[4] => Add6.IN32
y[4] => Add4.IN32
y[4] => Add2.IN14
y[5] => LessThan1.IN31
y[5] => Add6.IN31
y[5] => Add4.IN31
y[5] => Add2.IN13
y[6] => LessThan1.IN30
y[6] => Add6.IN30
y[6] => Add4.IN30
y[6] => Add2.IN12
y[7] => LessThan1.IN29
y[7] => Add6.IN29
y[7] => Add4.IN29
y[7] => Add2.IN11
y[8] => LessThan1.IN28
y[8] => Add6.IN28
y[8] => Add4.IN28
y[8] => Add2.IN10
y[9] => LessThan1.IN27
y[9] => Add6.IN27
y[9] => Add4.IN27
y[9] => Add2.IN9
y[10] => LessThan1.IN26
y[10] => Add6.IN26
y[10] => Add4.IN26
y[10] => Add2.IN8
y[11] => LessThan1.IN25
y[11] => Add6.IN25
y[11] => Add4.IN25
y[11] => Add2.IN7
y[12] => LessThan1.IN24
y[12] => Add6.IN24
y[12] => Add4.IN24
y[12] => Add2.IN6
y[13] => LessThan1.IN23
y[13] => Add6.IN23
y[13] => Add4.IN23
y[13] => Add2.IN5
y[14] => LessThan1.IN22
y[14] => Add6.IN22
y[14] => Add4.IN22
y[14] => Add2.IN4
y[15] => LessThan1.IN21
y[15] => Add6.IN21
y[15] => Add4.IN21
y[15] => Add2.IN3
y[16] => LessThan1.IN20
y[16] => Add6.IN20
y[16] => Add4.IN20
y[16] => Add2.IN2
y[17] => LessThan1.IN19
y[17] => Add6.IN19
y[17] => Add4.IN19
y[17] => Add2.IN1
z[0] => LessThan0.IN36
z[0] => LessThan2.IN36
z[0] => Add0.IN36
z[0] => Add5.IN18
z[1] => LessThan0.IN35
z[1] => LessThan2.IN35
z[1] => Add0.IN35
z[1] => Add5.IN17
z[2] => LessThan0.IN34
z[2] => LessThan2.IN34
z[2] => Add0.IN34
z[2] => Add5.IN16
z[3] => LessThan0.IN33
z[3] => LessThan2.IN33
z[3] => Add0.IN33
z[3] => Add5.IN15
z[4] => LessThan0.IN32
z[4] => LessThan2.IN32
z[4] => Add0.IN32
z[4] => Add5.IN14
z[5] => LessThan0.IN31
z[5] => LessThan2.IN31
z[5] => Add0.IN31
z[5] => Add5.IN13
z[6] => LessThan0.IN30
z[6] => LessThan2.IN30
z[6] => Add0.IN30
z[6] => Add5.IN12
z[7] => LessThan0.IN29
z[7] => LessThan2.IN29
z[7] => Add0.IN29
z[7] => Add5.IN11
z[8] => LessThan0.IN28
z[8] => LessThan2.IN28
z[8] => Add0.IN28
z[8] => Add5.IN10
z[9] => LessThan0.IN27
z[9] => LessThan2.IN27
z[9] => Add0.IN27
z[9] => Add5.IN9
z[10] => LessThan0.IN26
z[10] => LessThan2.IN26
z[10] => Add0.IN26
z[10] => Add5.IN8
z[11] => LessThan0.IN25
z[11] => LessThan2.IN25
z[11] => Add0.IN25
z[11] => Add5.IN7
z[12] => LessThan0.IN24
z[12] => LessThan2.IN24
z[12] => Add0.IN24
z[12] => Add5.IN6
z[13] => LessThan0.IN23
z[13] => LessThan2.IN23
z[13] => Add0.IN23
z[13] => Add5.IN5
z[14] => LessThan0.IN22
z[14] => LessThan2.IN22
z[14] => Add0.IN22
z[14] => Add5.IN4
z[15] => LessThan0.IN21
z[15] => LessThan2.IN21
z[15] => Add0.IN21
z[15] => Add5.IN3
z[16] => LessThan0.IN20
z[16] => LessThan2.IN20
z[16] => Add0.IN20
z[16] => Add5.IN2
z[17] => LessThan0.IN19
z[17] => LessThan2.IN19
z[17] => Add0.IN19
z[17] => Add5.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE


