// Seed: 2650260196
module module_0;
  reg id_2;
  reg id_3;
  reg id_4;
  always begin
    begin
      @(posedge ~id_3)
      if (id_4) id_2 <= id_3.id_4;
      else id_4 <= id_3;
      id_3 = id_1;
      id_3 <= id_3;
    end
    begin
      id_3 <= id_2;
      $display(1);
    end
    id_5[1];
  end
endmodule
module module_1 (
    input wand  id_0,
    input tri   id_1,
    input logic id_2
);
  initial begin
    if (1'h0) begin
      begin
        begin
          id_4 <= #1 id_2;
          id_4 <= !id_0;
          if (1) @(posedge id_2 ? "" : 1) id_4 = 1'd0;
        end
      end
    end
    id_5 <= 1;
  end
  module_0();
  wire id_6, id_7;
endmodule
