$date
	Sun Apr 16 20:30:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$var wire 1 ! RCO $end
$var wire 1 " RCI $end
$var wire 8 # Q [7:0] $end
$var wire 2 $ MODO [1:0] $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$var wire 8 ' B [7:0] $end
$var wire 8 ( A [7:0] $end
$scope module A0 $end
$var wire 1 ! RCO $end
$var wire 1 " RCI $end
$var wire 8 ) Q [7:0] $end
$var wire 2 * MODO [1:0] $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$var wire 8 + B [7:0] $end
$var wire 8 , A [7:0] $end
$scope begin genblk1[0] $end
$scope module A0 $end
$var wire 4 - A [3:0] $end
$var wire 4 . B [3:0] $end
$var wire 1 / RCI $end
$var wire 2 0 MODO [1:0] $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$var reg 4 1 Q [3:0] $end
$var reg 1 2 RCO $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module A0 $end
$var wire 4 3 A [3:0] $end
$var wire 4 4 B [3:0] $end
$var wire 1 2 RCI $end
$var wire 2 5 MODO [1:0] $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$var reg 4 6 Q [3:0] $end
$var reg 1 7 RCO $end
$upscope $end
$upscope $end
$upscope $end
$scope module P0 $end
$var wire 8 8 Q [7:0] $end
$var wire 1 ! RCO $end
$var reg 8 9 A [7:0] $end
$var reg 8 : B [7:0] $end
$var reg 1 & CLK $end
$var reg 1 % ENB $end
$var reg 2 ; MODO [1:0] $end
$var reg 1 " RCI $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
b0 :
b0 9
b0 8
07
b0 6
b0 5
b0 4
b0 3
02
b0 1
b0 0
0/
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
0!
$end
#1
1&
#2
0&
#3
1&
#4
0&
#5
1&
1%
#6
0&
#7
1&
#8
0&
#9
1&
#10
0&
#11
1&
#12
0&
#13
1&
#14
0&
#15
1&
#16
0&
#17
1&
#18
0&
#19
1&
#20
0&
#21
1&
#22
0&
#23
1&
#24
0&
#25
1&
#26
0&
#27
1&
#28
0&
#29
1&
#30
b110 4
b1100000 '
b1100000 +
b1100000 :
b110 3
b100 -
b1100100 (
b1100100 ,
b1100100 9
0&
b10 $
b10 *
b10 0
b10 5
b10 ;
#31
b100 #
b100 )
b100 8
b100 1
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
1&
#44
0&
#45
1&
#46
0&
#47
1&
#48
0&
#49
1&
#50
0&
#51
1&
#52
0&
#53
1&
#54
0&
#55
b11000100 #
b11000100 )
b11000100 8
b1100 6
b1 4
b10000 '
b10000 +
b10000 :
b0 3
b1000 -
b1000 (
b1000 ,
b1000 9
1&
b1 $
b1 *
b1 0
b1 5
b1 ;
#56
0&
#57
b1 6
b11000 #
b11000 )
b11000 8
b1000 1
1&
#58
0&
#59
1&
#60
0&
#61
1&
#62
0&
#63
1&
#64
0&
#65
1&
#66
0&
#67
1&
#68
0&
#69
1&
#70
0&
#71
1&
#72
0&
#73
1&
#74
0&
#75
1&
#76
0&
#77
1&
#78
0&
#79
1&
#80
b0 4
b111 .
b111 '
b111 +
b111 :
b1001 -
b1001 (
b1001 ,
b1001 9
0&
b0 $
b0 *
b0 0
b0 5
b0 ;
#81
1&
#82
0&
#83
1&
#84
0&
#85
1&
#86
0&
#87
1&
#88
0&
#89
1&
#90
0&
#91
1&
#92
0&
#93
1&
#94
0&
#95
1&
#96
0&
#97
1&
#98
0&
#99
1&
#100
0&
#101
1&
#102
0&
#103
1&
#104
0&
#105
b0 6
b0 #
b0 )
b0 8
b0 1
b1 4
b1010 .
b11010 '
b11010 +
b11010 :
b11 3
b10 -
b110010 (
b110010 ,
b110010 9
1&
b11 $
b11 *
b11 0
b11 5
b11 ;
#106
0&
#107
1&
#108
0&
#109
1&
#110
0&
#111
1&
#112
0&
#113
1&
#114
0&
#115
1&
#116
0&
#117
1&
#118
0&
#119
1&
#120
0&
#121
1&
#122
0&
#123
1&
#124
0&
#125
1&
#126
0&
#127
1&
#128
0&
#129
1&
#130
0&
