
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \encoder_proj_formal
Used module:     $paramod\onehot2bin\N=s32'00000000000000000000000001000000

2.2. Analyzing design hierarchy..
Top module:  \encoder_proj_formal
Used module:     $paramod\onehot2bin\N=s32'00000000000000000000000001000000
Removed 0 unused modules.
Module encoder_proj_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== encoder_proj_formal ===

   Number of wires:                163
   Number of wire bits:           4427
   Number of public wires:          12
   Number of public wire bits:     332
   Number of ports:                  2
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $add                           63
     $assert                         6
     $eq                             2
     $ge                             2
     $gt                             2
     $le                             1
     $logic_and                      8
     $logic_not                      4
     $lt                             1
     $mux                           70
     $neg                            1
     $not                            1
     $paramod\onehot2bin\N=s32'00000000000000000000000001000000      1
     $shift                          1
     $sub                            1

=== $paramod\onehot2bin\N=s32'00000000000000000000000001000000 ===

   Number of wires:                 66
   Number of wire bits:            470
   Number of public wires:           4
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:             71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $mux                           63
     $reduce_or                      1

=== design hierarchy ===

   encoder_proj_formal               1
     $paramod\onehot2bin\N=s32'00000000000000000000000001000000      1

   Number of wires:                229
   Number of wire bits:           4897
   Number of public wires:          16
   Number of public wire bits:     435
   Number of ports:                  5
   Number of port bits:            199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     $add                           63
     $assert                         6
     $eq                             2
     $ge                             2
     $gt                             2
     $le                             1
     $logic_and                      8
     $logic_not                      4
     $lt                             1
     $mux                          133
     $neg                            1
     $not                            1
     $reduce_or                      1
     $shift                          1
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod\onehot2bin\N=s32'00000000000000000000000001000000.
Creating SMT-LIBv2 representation of module encoder_proj_formal.

End of script. Logfile hash: 572682749b, CPU: user 0.01s system 0.00s, MEM: 16.62 MB peak
Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 75% 2x write_smt2 (0 sec), 20% 2x read_ilang (0 sec), ...
