

================================================================
== Vitis HLS Report for 'pfb_multichannel_decimator'
================================================================
* Date:           Thu Jan  8 20:12:43 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1106|     5204|  11.060 us|  52.040 us|  1035|  5205|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |read_inputs_U0    |read_inputs    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |compute_pfb_U0    |compute_pfb    |     1034|     5204|  10.340 us|  52.040 us|  1034|  5204|       no|
        |write_outputs_U0  |write_outputs  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       6|    -|
|FIFO             |       16|    -|     316|     156|    -|
|Instance         |       39|   35|    2601|    3514|    0|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      18|    -|
|Register         |        -|    -|       2|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       55|   35|    2919|    3694|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        5|    3|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+----+------+------+-----+
    |      Instance     |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+-----------------+---------+----+------+------+-----+
    |compute_pfb_U0     |compute_pfb      |       37|  35|  1447|  2185|    0|
    |control_r_s_axi_U  |control_r_s_axi  |        0|   0|   100|   168|    0|
    |control_s_axi_U    |control_s_axi    |        0|   0|    36|    40|    0|
    |gmem_m_axi_U       |gmem_m_axi       |        2|   0|   855|   831|    0|
    |read_inputs_U0     |read_inputs      |        0|   0|   145|   159|    0|
    |write_outputs_U0   |write_outputs    |        0|   0|    18|   131|    0|
    +-------------------+-----------------+---------+----+------+------+-----+
    |Total              |                 |       39|  35|  2601|  3514|    0|
    +-------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |stream_compute_to_write_U  |        8|  158|   0|    -|    16|  128|     2048|
    |stream_read_to_compute_U   |        8|  158|   0|    -|    16|  128|     2048|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                      |       16|  316|   0|    0|    32|  256|     4096|
    +---------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                          |       and|   0|  0|   1|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   1|           1|           1|
    |compute_pfb_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |read_inputs_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |ap_sync_compute_pfb_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    |ap_sync_read_inputs_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_compute_pfb_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_inputs_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  18|          4|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_compute_pfb_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_inputs_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|                     control|   return void|
|s_axi_control_AWREADY    |  out|    1|       s_axi|                     control|   return void|
|s_axi_control_AWADDR     |   in|    4|       s_axi|                     control|   return void|
|s_axi_control_WVALID     |   in|    1|       s_axi|                     control|   return void|
|s_axi_control_WREADY     |  out|    1|       s_axi|                     control|   return void|
|s_axi_control_WDATA      |   in|   32|       s_axi|                     control|   return void|
|s_axi_control_WSTRB      |   in|    4|       s_axi|                     control|   return void|
|s_axi_control_ARVALID    |   in|    1|       s_axi|                     control|   return void|
|s_axi_control_ARREADY    |  out|    1|       s_axi|                     control|   return void|
|s_axi_control_ARADDR     |   in|    4|       s_axi|                     control|   return void|
|s_axi_control_RVALID     |  out|    1|       s_axi|                     control|   return void|
|s_axi_control_RREADY     |   in|    1|       s_axi|                     control|   return void|
|s_axi_control_RDATA      |  out|   32|       s_axi|                     control|   return void|
|s_axi_control_RRESP      |  out|    2|       s_axi|                     control|   return void|
|s_axi_control_BVALID     |  out|    1|       s_axi|                     control|   return void|
|s_axi_control_BREADY     |   in|    1|       s_axi|                     control|   return void|
|s_axi_control_BRESP      |  out|    2|       s_axi|                     control|   return void|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    5|       s_axi|                   control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|                   control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|                   control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    5|       s_axi|                   control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|                   control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|                   control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|                   control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|                   control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  pfb_multichannel_decimator|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  pfb_multichannel_decimator|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  pfb_multichannel_decimator|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|                        gmem|       pointer|
|din_data_i0_TDATA        |   in|   16|        axis|                 din_data_i0|       pointer|
|din_data_i0_TVALID       |   in|    1|        axis|                 din_data_i0|       pointer|
|din_data_i0_TREADY       |  out|    1|        axis|                 din_data_i0|       pointer|
|din_data_q0_TDATA        |   in|   16|        axis|                 din_data_q0|       pointer|
|din_data_q0_TVALID       |   in|    1|        axis|                 din_data_q0|       pointer|
|din_data_q0_TREADY       |  out|    1|        axis|                 din_data_q0|       pointer|
|din_data_i1_TDATA        |   in|   16|        axis|                 din_data_i1|       pointer|
|din_data_i1_TVALID       |   in|    1|        axis|                 din_data_i1|       pointer|
|din_data_i1_TREADY       |  out|    1|        axis|                 din_data_i1|       pointer|
|din_data_q1_TDATA        |   in|   16|        axis|                 din_data_q1|       pointer|
|din_data_q1_TVALID       |   in|    1|        axis|                 din_data_q1|       pointer|
|din_data_q1_TREADY       |  out|    1|        axis|                 din_data_q1|       pointer|
|din_data_i2_TDATA        |   in|   16|        axis|                 din_data_i2|       pointer|
|din_data_i2_TVALID       |   in|    1|        axis|                 din_data_i2|       pointer|
|din_data_i2_TREADY       |  out|    1|        axis|                 din_data_i2|       pointer|
|din_data_q2_TDATA        |   in|   16|        axis|                 din_data_q2|       pointer|
|din_data_q2_TVALID       |   in|    1|        axis|                 din_data_q2|       pointer|
|din_data_q2_TREADY       |  out|    1|        axis|                 din_data_q2|       pointer|
|din_data_i3_TDATA        |   in|   16|        axis|                 din_data_i3|       pointer|
|din_data_i3_TVALID       |   in|    1|        axis|                 din_data_i3|       pointer|
|din_data_i3_TREADY       |  out|    1|        axis|                 din_data_i3|       pointer|
|din_data_q3_TDATA        |   in|   16|        axis|                 din_data_q3|       pointer|
|din_data_q3_TVALID       |   in|    1|        axis|                 din_data_q3|       pointer|
|din_data_q3_TREADY       |  out|    1|        axis|                 din_data_q3|       pointer|
|dout_data_0_TDATA        |  out|   32|        axis|                 dout_data_0|       pointer|
|dout_data_0_TVALID       |  out|    1|        axis|                 dout_data_0|       pointer|
|dout_data_0_TREADY       |   in|    1|        axis|                 dout_data_0|       pointer|
|dout_data_1_TDATA        |  out|   32|        axis|                 dout_data_1|       pointer|
|dout_data_1_TVALID       |  out|    1|        axis|                 dout_data_1|       pointer|
|dout_data_1_TREADY       |   in|    1|        axis|                 dout_data_1|       pointer|
|dout_data_2_TDATA        |  out|   32|        axis|                 dout_data_2|       pointer|
|dout_data_2_TVALID       |  out|    1|        axis|                 dout_data_2|       pointer|
|dout_data_2_TREADY       |   in|    1|        axis|                 dout_data_2|       pointer|
|dout_data_3_TDATA        |  out|   32|        axis|                 dout_data_3|       pointer|
|dout_data_3_TVALID       |  out|    1|        axis|                 dout_data_3|       pointer|
|dout_data_3_TREADY       |   in|    1|        axis|                 dout_data_3|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

