
---------- Begin Simulation Statistics ----------
final_tick                                 1159428800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174144                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407928                       # Number of bytes of host memory used
host_op_rate                                   306741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.98                       # Real time elapsed on the host
host_tick_rate                               89313647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2260645                       # Number of instructions simulated
sim_ops                                       3981963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001159                       # Number of seconds simulated
sim_ticks                                  1159428800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               472632                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23839                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            495976                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             259693                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          472632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           212939                       # Number of indirect misses.
system.cpu.branchPred.lookups                  532697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16505                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12170                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2541387                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2016633                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23999                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     392631                       # Number of branches committed
system.cpu.commit.bw_lim_events                668161                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          870054                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2260645                       # Number of instructions committed
system.cpu.commit.committedOps                3981963                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2495300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.595785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735755                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1201676     48.16%     48.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       193959      7.77%     55.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       179152      7.18%     63.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       252352     10.11%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       668161     26.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2495300                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76743                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14560                       # Number of function calls committed.
system.cpu.commit.int_insts                   3925933                       # Number of committed integer instructions.
system.cpu.commit.loads                        559767                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20519      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3117107     78.28%     78.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1910      0.05%     78.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36260      0.91%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.08%     79.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.04%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.16%     80.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.29%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.31%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6724      0.17%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.03%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          539585     13.55%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190713      4.79%     99.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.51%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12753      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3981963                       # Class of committed instruction
system.cpu.commit.refs                         763233                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2260645                       # Number of Instructions Simulated
system.cpu.committedOps                       3981963                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.282188                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.282188                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7877                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33178                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48440                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4252                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1042087                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5062531                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   332227                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1246938                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24070                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87706                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      642547                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2019                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      222430                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           158                       # TLB misses on write requests
system.cpu.fetch.Branches                      532697                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    270923                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2342953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4726                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3013968                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1102                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48140                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.183779                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             364688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             276198                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039811                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2733028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.950459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1283224     46.95%     46.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81158      2.97%     49.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66760      2.44%     52.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    91562      3.35%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1210324     44.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2733028                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    123826                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68360                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    236089600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    236089600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    236089600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    236089600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    236089600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    236089200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8317200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       618000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       618000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       618000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       618000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4437200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4500800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4798800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4740000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87899600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87927200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87962800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87953200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1805862400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28456                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   422777                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.555188                       # Inst execution rate
system.cpu.iew.exec_refs                       866631                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     222416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693668                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                674283                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1148                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               556                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               232625                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4851969                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                644215                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33487                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4507826                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3312                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7758                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24070                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13957                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42534                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29158                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6147567                       # num instructions consuming a value
system.cpu.iew.wb_count                       4485753                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573767                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3527273                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.547573                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4492605                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6987619                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3844544                       # number of integer regfile writes
system.cpu.ipc                               0.779917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.779917                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26657      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3541344     77.98%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1933      0.04%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39651      0.87%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4652      0.10%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1528      0.03%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7012      0.15%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15061      0.33%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14314      0.32%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7312      0.16%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2493      0.05%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               628175     13.83%     94.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              211029      4.65%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26154      0.58%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14001      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4541316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93581                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188449                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90122                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134811                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4421078                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11645058                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4395631                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5587234                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4850612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4541316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1357                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          869995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17850                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            437                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1279341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2733028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.661643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1192800     43.64%     43.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194909      7.13%     50.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329153     12.04%     62.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              376563     13.78%     76.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              639603     23.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2733028                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.566742                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      271103                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           440                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11038                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6165                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               674283                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              232625                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1744529                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          2898573                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     82                       # Number of system calls
system.cpu.rename.BlockCycles                  841541                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5314096                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45598                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   381851                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  23592                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5020                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12977388                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4988950                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6672570                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1276983                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79912                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24070                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185788                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1358451                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            159118                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7898253                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22795                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204970                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1176                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6679156                       # The number of ROB reads
system.cpu.rob.rob_writes                     9942711                       # The number of ROB writes
system.cpu.timesIdled                            1786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38942                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              441                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          719                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            719                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8183                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1330                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12332                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       960768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       960768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  960768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13662                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11464310                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29649390                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18032                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4172                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24284                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1034                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18032                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9087                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59051                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       199232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1467584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10661                       # Total snoops (count)
system.l2bus.snoopTraffic                       86528                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30770                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014657                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120178                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30319     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30770                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20396397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19204906                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3738000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       267059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           267059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       267059                       # number of overall hits
system.cpu.icache.overall_hits::total          267059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3862                       # number of overall misses
system.cpu.icache.overall_misses::total          3862                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    183983600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183983600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183983600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183983600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       270921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       270921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014255                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014255                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47639.461419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47639.461419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47639.461419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47639.461419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          747                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          747                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3115                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47304.012841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47304.012841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47304.012841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47304.012841                       # average overall mshr miss latency
system.cpu.icache.replacements                   2859                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       267059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          267059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3862                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183983600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183983600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       270921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47639.461419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47639.461419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47304.012841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47304.012841                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.600483                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              244411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2859                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.488283                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.600483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            544957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           544957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       766587                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           766587                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       766587                       # number of overall hits
system.cpu.dcache.overall_hits::total          766587                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35842                       # number of overall misses
system.cpu.dcache.overall_misses::total         35842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1750106397                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1750106397                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1750106397                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1750106397                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       802429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       802429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       802429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       802429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48828.368869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48828.368869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48828.368869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48828.368869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.376455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1774                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2822                       # number of writebacks
system.cpu.dcache.writebacks::total              2822                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23037                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23037                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16996                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    593872397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    593872397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    593872397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    237624401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    831496798                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46378.164545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46378.164545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46378.164545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56698.735624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48923.087668                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       565217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          565217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1645609600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1645609600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       598953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       598953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48779.037230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48779.037230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    492335200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    492335200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45901.100131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45901.100131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       201370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104496797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104496797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       203476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       203476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49618.612061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49618.612061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101537197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101537197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48839.440596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48839.440596                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4191                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4191                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    237624401                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    237624401                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56698.735624                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56698.735624                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.136399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.596607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   761.432651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.703748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          542                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1621854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1621854                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1124                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4995                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          910                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7029                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1124                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4995                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          910                       # number of overall hits
system.l2cache.overall_hits::total               7029                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1989                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3281                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13080                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1989                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7810                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3281                       # number of overall misses
system.l2cache.overall_misses::total            13080                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134142800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    536258800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    227649886                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898051486                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134142800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    536258800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    227649886                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898051486                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3113                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12805                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4191                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20109                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3113                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12805                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4191                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20109                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.638934                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609918                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782868                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650455                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.638934                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609918                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782868                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650455                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67442.332831                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68663.098592                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69384.299299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68658.370489                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67442.332831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68663.098592                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69384.299299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68658.370489                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1989                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7801                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3264                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13054                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1989                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7801                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3264                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          608                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13662                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118230800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    473360000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    200712308                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792303108                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118230800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    473360000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    200712308                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37899428                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830202536                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.638934                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609215                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778812                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.649162                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.638934                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609215                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778812                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.679397                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59442.332831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60679.400077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.741422                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60694.278229                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59442.332831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60679.400077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.741422                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62334.585526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60767.276826                       # average overall mshr miss latency
system.l2cache.replacements                      9625                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2822                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2822                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2822                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2822                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37899428                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37899428                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62334.585526                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62334.585526                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92710400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92710400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640212                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640212                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69654.695718                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69654.695718                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1330                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1330                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82060400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82060400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639731                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639731                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61699.548872                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61699.548872                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4247                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          910                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6281                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1989                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6479                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3281                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11749                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134142800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    443548400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    227649886                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    805341086                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10726                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4191                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18030                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.638934                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604046                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782868                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.651636                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67442.332831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68459.391881                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69384.299299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68545.500553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1989                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6471                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11724                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118230800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    391299600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    200712308                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    710242708                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.638934                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603300                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778812                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.650250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59442.332831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60469.726472                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.741422                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60580.237803                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.530999                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26235                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9625                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.725714                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.492103                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   336.569561                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2369.964402                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   859.410154                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   150.094780                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003538                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.082170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.578605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.209817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036644                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2584                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325169                       # Number of tag accesses
system.l2cache.tags.data_accesses              325169                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1159428800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          127296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          499264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       208896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       127296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         127296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1989                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7801                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3264                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109791994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          430612039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    180171478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33561354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              754136865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109791994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109791994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74519453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74519453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74519453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109791994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         430612039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    180171478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33561354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             828656318                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1667350400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 564503                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408952                       # Number of bytes of host memory used
host_op_rate                                  1003456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.17                       # Real time elapsed on the host
host_tick_rate                               70865466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4045982                       # Number of instructions simulated
sim_ops                                       7192160                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000508                       # Number of seconds simulated
sim_ticks                                   507921600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               275904                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3317                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            298977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             111187                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          275904                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           164717                       # Number of indirect misses.
system.cpu.branchPred.lookups                  338711                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19580                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1693                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2814250                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1203368                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3317                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     329522                       # Number of branches committed
system.cpu.commit.bw_lim_events                585268                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           47853                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1785337                       # Number of instructions committed
system.cpu.commit.committedOps                3210197                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1245894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.576621                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.558745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       167507     13.44%     13.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       273695     21.97%     35.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        62842      5.04%     40.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       156582     12.57%     53.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       585268     46.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1245894                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      40641                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                19422                       # Number of function calls committed.
system.cpu.commit.int_insts                   3180604                       # Number of committed integer instructions.
system.cpu.commit.loads                        432895                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        23382      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2552920     79.53%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           14737      0.46%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          412703     12.86%     93.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         165756      5.16%     98.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20192      0.63%     99.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20112      0.63%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3210197                       # Class of committed instruction
system.cpu.commit.refs                         618763                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1785337                       # Number of Instructions Simulated
system.cpu.committedOps                       3210197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.711241                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.711241                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          260                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          265                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            35                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24138                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3287799                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   314745                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    914040                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3333                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3101                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      436381                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            29                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186557                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            10                       # TLB misses on write requests
system.cpu.fetch.Branches                      338711                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    223704                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        943100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   478                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1835895                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    6666                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.266743                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             312924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             130767                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.445810                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1259357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.622302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.750146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   335847     26.67%     26.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58044      4.61%     31.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67152      5.33%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83190      6.61%     43.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   715124     56.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1259357                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21037                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    20610                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    171866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    171866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    171866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    171866400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    171866400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    171866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2984800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2985600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     62550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     62600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     62466400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     62096400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1287074000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           10447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3857                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   331388                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.548841                       # Inst execution rate
system.cpu.iew.exec_refs                       622930                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186557                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11559                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                438734                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                64                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               187767                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3258045                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                436373                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5419                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3236529                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3223                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3333                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3268                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3972                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5839                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1900                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2615                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1242                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4407857                       # num instructions consuming a value
system.cpu.iew.wb_count                       3234189                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567122                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2499793                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.546999                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3234803                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  5137754                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2680896                       # number of integer regfile writes
system.cpu.ipc                               1.405994                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.405994                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             24263      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2578000     79.52%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14853      0.46%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  44      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  115      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  112      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  52      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 42      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               417056     12.86%     93.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              166810      5.15%     98.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20291      0.63%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          20126      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3241947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   40894                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81802                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40829                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              41549                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3176790                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7663395                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3193360                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3264361                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3258014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3241947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           47849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1945                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1259357                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.574288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.406928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              179360     14.24%     14.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              122653      9.74%     23.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              184475     14.65%     38.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341132     27.09%     65.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              431737     34.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1259357                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.553108                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      223704                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             25977                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20988                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               438734                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              187767                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1315881                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                          1269804                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   15205                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3875766                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     91                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   317834                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               9397409                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3277368                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3960836                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    913752                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7083                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3333                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7898                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    85075                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21589                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          5200234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1335                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3668                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3918676                       # The number of ROB reads
system.cpu.rob.rob_writes                     6529678                       # The number of ROB writes
system.cpu.timesIdled                            2449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         4484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           57                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           8968                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               57                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          268                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            268                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               44                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict              593                       # Transaction distribution
system.membus.trans_dist::ReadExReq               298                       # Transaction distribution
system.membus.trans_dist::ReadExResp              298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           343                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 641                       # Request fanout histogram
system.membus.reqLayer2.occupancy              610739                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1370861                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4182                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           201                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4941                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                336                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                301                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               301                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4183                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11635                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1817                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   13452                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       248192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   296768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               995                       # Total snoops (count)
system.l2bus.snoopTraffic                        3008                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5480                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010401                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.101465                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5423     98.96%     98.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      1.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5480                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              731587                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              3783411                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4653600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       507921600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       219741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           219741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       219741                       # number of overall hits
system.cpu.icache.overall_hits::total          219741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3963                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3963                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3963                       # number of overall misses
system.cpu.icache.overall_misses::total          3963                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46120400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46120400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46120400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46120400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       223704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       223704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       223704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       223704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017715                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017715                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017715                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017715                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 11637.749180                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11637.749180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 11637.749180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11637.749180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3879                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3879                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3879                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3879                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41112000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41112000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017340                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017340                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017340                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017340                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10598.607889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10598.607889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10598.607889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10598.607889                       # average overall mshr miss latency
system.cpu.icache.replacements                   3878                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       219741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          219741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3963                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3963                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46120400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46120400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       223704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       223704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 11637.749180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11637.749180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10598.607889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10598.607889                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24167                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.231821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            451286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           451286                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       617858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           617858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       617858                       # number of overall hits
system.cpu.dcache.overall_hits::total          617858                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          399                       # number of overall misses
system.cpu.dcache.overall_misses::total           399                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25121600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25121600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25121600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25121600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       618257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       618257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       618257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       618257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62961.403509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62961.403509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62961.403509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62961.403509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                59                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.dcache.writebacks::total               154                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           46                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           46                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23056000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6576607                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29632607                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000571                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000571                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65314.447592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65314.447592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65314.447592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25994.494071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48898.691419                       # average overall mshr miss latency
system.cpu.dcache.replacements                    605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       432293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          432293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3813600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3813600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       432389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       432389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        39725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        39725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           51                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39498.039216                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39498.039216                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       185565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         185565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21308000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21308000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       185868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       185868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70323.432343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70323.432343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          302                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          302                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69674.172185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69674.172185                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          253                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          253                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      6576607                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      6576607                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25994.494071                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 25994.494071                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               44555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               605                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.644628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   723.392012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   300.607988                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.293562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          712                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.303711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.696289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1237119                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1237119                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            3811                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              27                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          181                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4019                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3811                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             27                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          181                       # number of overall hits
system.l2cache.overall_hits::total               4019                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            68                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           325                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           72                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               465                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           68                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          325                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           72                       # number of overall misses
system.l2cache.overall_misses::total              465                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4445600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     22350000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4819977                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31615577                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4445600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     22350000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4819977                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31615577                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3879                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          352                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          253                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4484                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3879                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          352                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          253                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4484                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.017530                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.923295                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.284585                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.103702                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.017530                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.923295                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.284585                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.103702                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65376.470588                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68769.230769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66944.125000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67990.488172                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65376.470588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68769.230769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66944.125000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67990.488172                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             47                       # number of writebacks
system.l2cache.writebacks::total                   47                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           23                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           68                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          442                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           68                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           49                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          200                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      3909600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     19750000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3197200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26856800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      3909600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     19750000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3197200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     12236939                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39093739                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.017530                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.923295                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.193676                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.098573                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.017530                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.923295                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.193676                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.143176                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57494.117647                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60769.230769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65248.979592                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60761.990950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57494.117647                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60769.230769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65248.979592                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61184.695000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60893.674455                       # average overall mshr miss latency
system.l2cache.replacements                       659                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           38                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           38                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          200                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          200                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     12236939                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     12236939                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61184.695000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61184.695000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          298                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            298                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     20600400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     20600400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          301                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          301                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.990033                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.990033                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69128.859060                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69128.859060                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          298                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          298                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     18216400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     18216400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.990033                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.990033                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61128.859060                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61128.859060                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         3811                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          181                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4016                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           68                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           72                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4445600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1749600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4819977                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     11015177                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3879                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4183                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.017530                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.284585                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.039923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65376.470588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66944.125000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65959.143713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           68                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          144                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      3909600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1533600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3197200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      8640400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.017530                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.193676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.034425                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57494.117647                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65248.979592                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60002.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2061                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  659                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.127466                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    48.852333                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1019.025357                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1945.852249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   744.770494                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   337.499568                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011927                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.248785                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475062                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.181829                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.082397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1086                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2787                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265137                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734863                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                72403                       # Number of tag accesses
system.l2cache.tags.data_accesses               72403                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    507921600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           20800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        12800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3008                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              325                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          200                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  641                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            47                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  47                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8442248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           40951202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      6174181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     25200740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               80768371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8442248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8442248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5922174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5922174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5922174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8442248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          40951202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      6174181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     25200740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              86690544                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1747704800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2316977                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412024                       # Number of bytes of host memory used
host_op_rate                                  4141374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.84                       # Real time elapsed on the host
host_tick_rate                               43650611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4265046                       # Number of instructions simulated
sim_ops                                       7623605                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000080                       # Number of seconds simulated
sim_ticks                                    80354400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48139                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             43851                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25124                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           48139                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            23015                       # Number of indirect misses.
system.cpu.branchPred.lookups                   55288                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5587                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          845                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    198631                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   105656                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1002                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      51541                       # Number of branches committed
system.cpu.commit.bw_lim_events                 75813                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              90                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17614                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               219064                       # Number of instructions committed
system.cpu.commit.committedOps                 431445                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       182068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.369692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.658884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        43211     23.73%     23.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23856     13.10%     36.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13227      7.26%     44.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25961     14.26%     58.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75813     41.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       182068                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5391                       # Number of function calls committed.
system.cpu.commit.int_insts                    430996                       # Number of committed integer instructions.
system.cpu.commit.loads                         72872                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          145      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           323096     74.89%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             636      0.15%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.02%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.02%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.03%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.02%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.02%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.01%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           72548     16.82%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33857      7.85%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.08%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            431445                       # Class of committed instruction
system.cpu.commit.refs                         106989                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      219064                       # Number of Instructions Simulated
system.cpu.committedOps                        431445                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.917020                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.917020                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           37                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           70                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          132                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11306                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 456734                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46112                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    127764                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1016                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1110                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       74459                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            67                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       34835                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       55288                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     37734                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        140087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         234414                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           224                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.275221                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              45936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              30711                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.166901                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             187308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.471384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.782332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    56130     29.97%     29.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9270      4.95%     34.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8597      4.59%     39.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16798      8.97%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    96513     51.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               187308                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1418                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      886                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     22155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     22155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     22155200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     22155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     22155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     22155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       150800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       150000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     10982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     10978800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     10982000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     10982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      177424400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1256                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    52354                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.202727                       # Inst execution rate
system.cpu.iew.exec_refs                       109320                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      34834                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7009                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 75450                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                160                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                35476                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              449050                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1495                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                442497                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1016                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    34                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3388                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1359                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1145                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    441742                       # num instructions consuming a value
system.cpu.iew.wb_count                        441704                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663423                       # average fanout of values written-back
system.cpu.iew.wb_producers                    293062                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.198779                       # insts written-back per cycle
system.cpu.iew.wb_sent                         442029                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   687435                       # number of integer regfile reads
system.cpu.int_regfile_writes                  354367                       # number of integer regfile writes
system.cpu.ipc                               1.090489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.090489                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               431      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                332332     74.85%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  637      0.14%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   115      0.03%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 111      0.03%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.03%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  120      0.03%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  104      0.02%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  96      0.02%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 67      0.02%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74327     16.74%     92.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               34720      7.82%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             442      0.10%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            326      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 443990                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1446                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2903                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1368                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2283                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 442113                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1072727                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       440336                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            464396                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     448780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    443990                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 270                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               340                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        187308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.370374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.424287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28370     15.15%     15.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               27243     14.54%     29.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               34130     18.22%     47.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               41773     22.30%     70.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               55792     29.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          187308                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.210159                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       37773                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               142                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              188                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                75450                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               35476                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  213310                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           200886                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     27                       # Number of system calls
system.cpu.rename.BlockCycles                    8124                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                449939                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    211                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    46950                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    268                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    49                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1132460                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 454114                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              474081                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    127923                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    793                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1016                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1608                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    24160                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2121                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           705370                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1837                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            133                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       555314                       # The number of ROB reads
system.cpu.rob.rob_writes                      903410                       # The number of ROB writes
system.cpu.timesIdled                             240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           31                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1310                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               31                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                261                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              231                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           261                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               265                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     265    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 265                       # Request fanout histogram
system.membus.reqLayer2.occupancy              248426                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             570474                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 646                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           176                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               751                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            646                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1214                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               273                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                927                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037756                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190709                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      892     96.22%     96.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                       35      3.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  927                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              300000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               654371                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              486000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        80354400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        37251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            37251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        37251                       # number of overall hits
system.cpu.icache.overall_hits::total           37251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          483                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            483                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          483                       # number of overall misses
system.cpu.icache.overall_misses::total           483                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16134000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16134000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16134000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16134000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        37734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        37734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        37734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        37734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012800                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012800                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012800                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012800                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33403.726708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33403.726708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33403.726708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33403.726708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          405                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13032000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010733                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010733                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32177.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32177.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32177.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32177.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                    405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        37251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           37251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          483                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           483                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        37734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        37734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33403.726708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33403.726708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32177.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32177.777778                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              262871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            397.686838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             75873                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            75873                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       104789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       104789                       # number of overall hits
system.cpu.dcache.overall_hits::total          104789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          366                       # number of overall misses
system.cpu.dcache.overall_misses::total           366                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13457200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13457200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13457200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13457200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       105155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       105155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       105155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       105155                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36768.306011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36768.306011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36768.306011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36768.306011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.dcache.writebacks::total               151                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7456000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2081169                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9537169                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33737.556561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33737.556561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33737.556561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 71764.448276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38148.676000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13096800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13096800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36685.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36685.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7102800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7102800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33503.773585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33503.773585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       360400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       360400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       353200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       353200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2081169                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2081169                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 71764.448276                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 71764.448276                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              830094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            651.565149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   721.841438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   302.158562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.704923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.295077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          272                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          547                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            210560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           210560                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             252                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             132                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 389                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            252                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            132                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                389                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           152                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            89                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               265                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          152                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           89                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           24                       # number of overall misses
system.l2cache.overall_misses::total              265                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10427200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6069600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2024374                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     18521174                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10427200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6069600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2024374                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     18521174                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          404                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          221                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             654                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          404                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          221                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            654                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.376238                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.402715                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.827586                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.405199                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.376238                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.402715                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.827586                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.405199                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        68600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68197.752809                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 84348.916667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69891.222642                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        68600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68197.752809                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 84348.916667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69891.222642                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          152                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           89                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          152                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           89                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9211200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5357600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1832374                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     16401174                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9211200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5357600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1832374                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     16401174                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.376238                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.402715                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.827586                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.405199                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.376238                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.402715                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.827586                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.405199                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        60600                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60197.752809                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76348.916667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61891.222642                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        60600                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60197.752809                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76348.916667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61891.222642                       # average overall mshr miss latency
system.l2cache.replacements                       272                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          151                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          151                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          151                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          151                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       300400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       300400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        75100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        75100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        67100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        67100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          252                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          127                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          384                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          152                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          261                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10427200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5769200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2024374                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     18220774                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          404                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          645                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.376238                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.400943                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.827586                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.404651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        68600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67872.941176                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 84348.916667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69811.394636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          152                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          261                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9211200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5089200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1832374                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     16132774                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.376238                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.400943                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.827586                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.404651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        60600                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59872.941176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76348.916667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61811.394636                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  21267                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4368                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.868819                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    49.409830                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1042.263275                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1930.884715                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   724.154306                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   349.287875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.012063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254459                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.176795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.085275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1030                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2594                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251465                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748535                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10736                       # Number of tag accesses
system.l2cache.tags.data_accesses               10736                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     80354400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              152                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               89                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  265                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          121063688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           70885975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     19115319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              211064982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     121063688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         121063688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19911791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19911791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19911791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         121063688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          70885975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     19115319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             230976773                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
