

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_273_1'
================================================================
* Date:           Fri Jun 21 16:47:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_273_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      22|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tmp_nbreadreq_fu_44_p9            |       and|   0|  0|   2|           1|           0|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done_int          |   9|          2|    1|          2|
    |sdata_i_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  18|          4|    2|          4|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  hdv_engine_Pipeline_VITIS_LOOP_273_1|  return value|
|sdata_i_TVALID  |   in|    1|        axis|                      sdata_i_V_data_V|       pointer|
|sdata_i_TDATA   |   in|    8|        axis|                      sdata_i_V_data_V|       pointer|
|sdata_i_TREADY  |  out|    1|        axis|                      sdata_i_V_dest_V|       pointer|
|sdata_i_TDEST   |   in|    1|        axis|                      sdata_i_V_dest_V|       pointer|
|sdata_i_TKEEP   |   in|    1|        axis|                      sdata_i_V_keep_V|       pointer|
|sdata_i_TSTRB   |   in|    1|        axis|                      sdata_i_V_strb_V|       pointer|
|sdata_i_TUSER   |   in|    1|        axis|                      sdata_i_V_user_V|       pointer|
|sdata_i_TLAST   |   in|    1|        axis|                      sdata_i_V_last_V|       pointer|
|sdata_i_TID     |   in|    1|        axis|                        sdata_i_V_id_V|       pointer|
+----------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %sdata_i_V_data_V, i1 %sdata_i_V_keep_V, i1 %sdata_i_V_strb_V, i1 %sdata_i_V_user_V, i1 %sdata_i_V_last_V, i1 %sdata_i_V_id_V, i1 %sdata_i_V_dest_V, void @empty_5"   --->   Operation 4 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sdata_i_V_dest_V, i1 %sdata_i_V_id_V, i1 %sdata_i_V_last_V, i1 %sdata_i_V_user_V, i1 %sdata_i_V_strb_V, i1 %sdata_i_V_keep_V, i8 %sdata_i_V_data_V, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 7 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %sdata_i_V_data_V, i1 %sdata_i_V_keep_V, i1 %sdata_i_V_strb_V, i1 %sdata_i_V_user_V, i1 %sdata_i_V_last_V, i1 %sdata_i_V_id_V, i1 %sdata_i_V_dest_V, i32 1" [./../src/hw/hls_xilinx/main.cpp:273]   --->   Operation 8 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp, void %while.end.exitStub, void %while.body" [./../src/hw/hls_xilinx/main.cpp:273]   --->   Operation 9 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [./../src/hw/hls_xilinx/main.cpp:273]   --->   Operation 10 'specloopname' 'specloopname_ln273' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %sdata_i_V_data_V, i1 %sdata_i_V_keep_V, i1 %sdata_i_V_strb_V, i1 %sdata_i_V_user_V, i1 %sdata_i_V_last_V, i1 %sdata_i_V_id_V, i1 %sdata_i_V_dest_V" [./../src/hw/hls_xilinx/main.cpp:275]   --->   Operation 11 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln273 = br void %while.cond" [./../src/hw/hls_xilinx/main.cpp:273]   --->   Operation 12 'br' 'br_ln273' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sdata_i_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_i_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
br_ln0                  (br                 ) [ 00]
specpipeline_ln0        (specpipeline       ) [ 00]
tmp                     (nbreadreq          ) [ 01]
br_ln273                (br                 ) [ 00]
specloopname_ln273      (specloopname       ) [ 00]
empty                   (read               ) [ 00]
br_ln273                (br                 ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sdata_i_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sdata_i_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sdata_i_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sdata_i_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sdata_i_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sdata_i_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sdata_i_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_i_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="0" index="3" bw="1" slack="0"/>
<pin id="49" dir="0" index="4" bw="1" slack="0"/>
<pin id="50" dir="0" index="5" bw="1" slack="0"/>
<pin id="51" dir="0" index="6" bw="1" slack="0"/>
<pin id="52" dir="0" index="7" bw="1" slack="0"/>
<pin id="53" dir="0" index="8" bw="1" slack="0"/>
<pin id="54" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="0" index="7" bw="1" slack="0"/>
<pin id="73" dir="1" index="8" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="44" pin=7"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="44" pin=8"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="64" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sdata_i_V_data_V | {}
	Port: sdata_i_V_keep_V | {}
	Port: sdata_i_V_strb_V | {}
	Port: sdata_i_V_user_V | {}
	Port: sdata_i_V_last_V | {}
	Port: sdata_i_V_id_V | {}
	Port: sdata_i_V_dest_V | {}
 - Input state : 
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_data_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_keep_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_strb_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_user_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_last_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_id_V | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_273_1 : sdata_i_V_dest_V | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
| nbreadreq| tmp_nbreadreq_fu_44 |
|----------|---------------------|
|   read   |   empty_read_fu_64  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
