#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Feb 19 18:01:30 2019
# Process ID: 5988
# Current directory: D:/DSD-II/Exercise2/Project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10392 D:\DSD-II\Exercise2\Project2\Project2.xpr
# Log file: D:/DSD-II/Exercise2/Project2/vivado.log
# Journal file: D:/DSD-II/Exercise2/Project2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise2/Project2/Project2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 778.215 ; gain = 72.637
update_compile_order -fileset sources_1
elaunch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:02:54 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:02:54 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 762.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 765.023 ; gain = 2.941
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DSD-II/Exercise2/Project2/Project2.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Feb 19 18:03:15 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise2/Project2/Project2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 19 18:04:33 2019] Launched impl_1...
Run output will be captured here: D:/DSD-II/Exercise2/Project2/Project2.runs/impl_1/runme.log
move_files -fileset sim_1 [get_files  D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DSD-II/Exercise2/Project2/Project2.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Feb 19 18:08:18 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise2/Project2/Project2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 19 18:09:35 2019] Launched impl_1...
Run output will be captured here: D:/DSD-II/Exercise2/Project2/Project2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1254.191 ; gain = 0.020
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1254.191 ; gain = 0.020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 1394.336 ; gain = 579.793
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.215 ; gain = 435.332
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:13:16 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:13:16 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.324 ; gain = 0.684
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.566 ; gain = 15.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.207 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:17:10 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:17:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1947.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:18:39 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:18:39 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 300 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 300 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 870 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 870 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 910 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 910 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:20:33 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:20:33 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 700 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 700 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:21:27 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:21:27 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 8 elements, right array has 7 elements
Time: 10 ns  Iteration: 0  Process: /regtb/line__58
  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd

HDL Line: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:22:48 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:22:48 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 300 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 300 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 870 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 870 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 910 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 910 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:23:54 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:23:54 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 950 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:25:02 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:25:02 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:28:00 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:28:00 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 380 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 990 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.430 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
ERROR: [VRFC 10-1412] syntax error near to [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:72]
ERROR: [VRFC 10-408] cannot convert type  universal_integer to type std_logic_vector [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:72]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:32]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.430 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.regtb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.445 ; gain = 0.133
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 3 [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:72]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit regtb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:34:15 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:34:15 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2051.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 500 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 580 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 620 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2059.891 ; gain = 8.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.266 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:36:24 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:36:24 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 490 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 490 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 570 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 570 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 650 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 650 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 810 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 810 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 890 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 890 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2063.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.262 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
ERROR: [VRFC 10-1412] syntax error near 40 [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:68]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:32]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:42:59 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:42:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2067.262 ; gain = 0.000
config_webtalk -user on
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:44:07 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:44:07 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
ERROR: [VRFC 10-1412] syntax error near when [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:49]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit regtb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 8 [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit regtb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:52:16 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:52:16 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:54:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:54:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 18:56:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 18:56:20 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1570 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1570 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:02:01 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:02:01 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 730 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 850 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 970 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1210 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1330 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1450 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:06:34 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:06:34 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 820 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 820 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 955 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 955 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1090 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1225 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1225 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1360 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1360 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1495 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1495 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1630 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1630 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.684 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:07:57 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:07:57 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 810 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 810 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 930 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 930 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1050 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1050 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1170 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1170 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1290 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1290 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1410 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1410 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1530 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1530 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2090.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.684 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:10:10 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:10:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2090.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.684 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:19:22 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:19:22 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2090.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.684 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:32]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2090.684 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:22:00 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:22:00 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 740 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 860 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 980 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1100 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1220 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1340 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1460 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2156.242 ; gain = 65.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.262 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:24:59 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:24:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 780 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 780 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 900 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 900 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1020 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1020 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1140 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1140 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1720 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1720 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1840 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1840 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1960 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1960 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.758 ; gain = 0.496
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.250 ; gain = 87.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:46]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decoder' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:19' bound to instance 'decoder_comp' of component 'decoder' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:117]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:32]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp0' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:120]
INFO: [Synth 8-638] synthesizing module 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'andN' (2#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:25]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp1' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp2' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp3' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp4' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:128]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp5' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:130]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp6' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp7' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:134]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp0' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:136]
INFO: [Synth 8-638] synthesizing module 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:30]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_module' (3#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:30]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp1' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:139]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp2' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:142]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp3' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:145]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp4' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:148]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp5' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:151]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp6' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:154]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp7' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:157]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:19' bound to instance 'mux_comp1' of component 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:38]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux' (4#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:38]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:19' bound to instance 'mux_comp2' of component 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2279.980 ; gain = 123.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2279.980 ; gain = 123.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2463.016 ; gain = 306.172
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2463.016 ; gain = 306.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2463.016 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj regtb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2051263948274bee9b9f606b93940ae8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regtb_behav xil_defaultlib.regtb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(m=8,n=3)\]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_module [\reg_module(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(m=8,log=3)\]
Compiling architecture struct of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.regtb
Built simulation snapshot regtb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav/xsim.dir/regtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 19 19:28:25 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 19 19:28:25 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2463.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regtb_behav -key {Behavioral:sim_1:Functional:regtb} -tclbatch {regtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source regtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 420 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 540 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 660 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 780 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 780 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 900 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 900 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1020 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1020 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1140 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1140 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1720 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1720 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1840 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1840 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1960 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
Error: Error
Time: 1960 ns  Iteration: 0  Process: /regtb/line__58  File: D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2463.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2468.977 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 19:31:01 2019...
