{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694771267704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694771267713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 11:47:47 2023 " "Processing started: Fri Sep 15 11:47:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694771267713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771267713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771267713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694771268299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694771268299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/exo3_complet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/exo3_complet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exo3_complet-ar " "Found design unit 1: exo3_complet-ar" {  } { { "src/exo3_complet.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/exo3_complet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694771285577 ""} { "Info" "ISGN_ENTITY_NAME" "1 exo3_complet " "Found entity 1: exo3_complet" {  } { { "src/exo3_complet.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/exo3_complet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694771285577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285577 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"(\", or an identifier (\"else\" is a reserved keyword), or  unary operator encodeur_prio.vhd(25) " "VHDL syntax error at encodeur_prio.vhd(25) near text \"else\";  expecting \"(\", or an identifier (\"else\" is a reserved keyword), or  unary operator" {  } { { "src/encodeur_prio.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/encodeur_prio.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285589 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"xor\";  expecting \")\", or \",\" encodeur_prio.vhd(27) " "VHDL syntax error at encodeur_prio.vhd(27) near text \"xor\";  expecting \")\", or \",\"" {  } { { "src/encodeur_prio.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/encodeur_prio.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285589 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"xor\";  expecting \";\" encodeur_prio.vhd(28) " "VHDL syntax error at encodeur_prio.vhd(28) near text \"xor\";  expecting \";\"" {  } { { "src/encodeur_prio.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/encodeur_prio.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encodeur_prio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/encodeur_prio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-ar " "Found design unit 1: deco7seg-ar" {  } { { "src/deco7seg.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/deco7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694771285599 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "src/deco7seg.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_bonus/src/deco7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694771285599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771285599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694771286015 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 15 11:48:06 2023 " "Processing ended: Fri Sep 15 11:48:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694771286015 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694771286015 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694771286015 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694771286015 ""}
