<stg><name>Reflection_coefficients</name>


<trans_list>

<trans id="260" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="21" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="L_ACF_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %ACF = alloca i64 1

]]></Node>
<StgValue><ssdm name="ACF"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %P = alloca i64 1

]]></Node>
<StgValue><ssdm name="P"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %K = alloca i64 1

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="4">
<![CDATA[
entry:6 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:8 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="4">
<![CDATA[
entry:6 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %icmp_ln172 = icmp_eq  i64 %L_ACF_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:9 %br_ln172 = br i1 %icmp_ln172, void %if.end, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="4">
<![CDATA[
if.end:0 %temp = call i6 @gsm_norm, i64 %L_ACF_load, i4 %bitoff

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end:3 %store_ln165 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.preheader:0 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln174 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="4">
<![CDATA[
if.end:0 %temp = call i6 @gsm_norm, i64 %L_ACF_load, i4 %bitoff

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="6">
<![CDATA[
if.end:1 %sh_prom_cast_cast_cast = sext i6 %temp

]]></Node>
<StgValue><ssdm name="sh_prom_cast_cast_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
if.end:2 %sh_prom_cast_cast_cast_cast = zext i32 %sh_prom_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
if.end:4 %br_ln184 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc10:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:1 %icmp_ln184 = icmp_eq  i4 %i_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:2 %add_ln184 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc10:3 %br_ln184 = br i1 %icmp_ln184, void %for.inc10.split, void %for.inc19.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc10.split:0 %zext_ln184 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:3 %L_ACF_addr_1 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="L_ACF_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc10.split:4 %L_ACF_load_1 = load i4 %L_ACF_addr_1

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.split:9 %store_ln165 = store i4 %add_ln184, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
for.inc19.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19.preheader:1 %store_ln165 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.preheader:2 %br_ln191 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10.split:1 %speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln185"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10.split:2 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc10.split:4 %L_ACF_load_1 = load i4 %L_ACF_addr_1

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc10.split:5 %shl_ln186 = shl i64 %L_ACF_load_1, i64 %sh_prom_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln186"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc10.split:6 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %shl_ln186, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:7 %ACF_addr = getelementptr i16 %ACF, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="ACF_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc10.split:8 %store_ln186 = store i16 %trunc_ln, i4 %ACF_addr

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc10.split:10 %br_ln184 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc19:0 %i_4 = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19:1 %icmp_ln191 = icmp_eq  i4 %i_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19:2 %br_ln191 = br i1 %icmp_ln191, void %for.inc19.split, void %for.inc29.preheader

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
for.inc19.split:0 %zext_ln191 = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.split:3 %ACF_addr_1 = getelementptr i16 %ACF, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="ACF_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
for.inc19.split:4 %ACF_load = load i4 %ACF_addr_1

]]></Node>
<StgValue><ssdm name="ACF_load"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19.split:7 %add_ln191 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19.split:8 %store_ln165 = store i4 %add_ln191, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32">
<![CDATA[
for.inc29.preheader:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29.preheader:1 %store_ln165 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.preheader:2 %br_ln197 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19.split:1 %speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln192"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19.split:2 %specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
for.inc19.split:4 %ACF_load = load i4 %ACF_addr_1

]]></Node>
<StgValue><ssdm name="ACF_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.split:5 %K_addr = getelementptr i16 %K, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="K_addr"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc19.split:6 %store_ln193 = store i16 %ACF_load, i4 %K_addr

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.split:9 %br_ln191 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc29:0 %i_6 = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:1 %icmp_ln197 = icmp_eq  i4 %i_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:2 %add_ln197 = add i4 %i_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:3 %br_ln197 = br i1 %icmp_ln197, void %for.inc29.split, void %Reflection_coefficients_label4

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
for.inc29.split:0 %zext_ln197 = zext i4 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.split:3 %ACF_addr_2 = getelementptr i16 %ACF, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="ACF_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
for.inc29.split:4 %ACF_load_1 = load i4 %ACF_addr_2

]]></Node>
<StgValue><ssdm name="ACF_load_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29.split:7 %store_ln165 = store i4 %add_ln197, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32">
<![CDATA[
Reflection_coefficients_label4:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32">
<![CDATA[
Reflection_coefficients_label4:1 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32">
<![CDATA[
Reflection_coefficients_label4:2 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32">
<![CDATA[
Reflection_coefficients_label4:3 %indvars_iv3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
Reflection_coefficients_label4:4 %P_addr = getelementptr i16 %P, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
Reflection_coefficients_label4:5 %P_addr_1 = getelementptr i16 %P, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
Reflection_coefficients_label4:6 %store_ln0 = store i4 8, i4 %indvars_iv3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
Reflection_coefficients_label4:7 %store_ln0 = store i4 8, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
Reflection_coefficients_label4:8 %store_ln165 = store i4 1, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
Reflection_coefficients_label4:9 %store_ln0 = store i4 0, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
Reflection_coefficients_label4:10 %br_ln204 = br void %for.body34

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29.split:1 %speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln198"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29.split:2 %specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
for.inc29.split:4 %ACF_load_1 = load i4 %ACF_addr_2

]]></Node>
<StgValue><ssdm name="ACF_load_1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.split:5 %P_addr_2 = getelementptr i16 %P, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="P_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc29.split:6 %store_ln199 = store i16 %ACF_load_1, i4 %P_addr_2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.split:8 %br_ln197 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body34:0 %idx_load = load i4 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body34:1 %n = load i4 %i_5

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body34:2 %icmp_ln204 = icmp_ult  i4 %n, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body34:3 %add_ln204_1 = add i4 %idx_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body34:4 %br_ln204 = br i1 %icmp_ln204, void %cleanup.loopexit18, void %for.body34.split

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="4">
<![CDATA[
for.body34.split:3 %temp_1 = load i4 %P_addr

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="4">
<![CDATA[
for.body34.split:0 %zext_ln204 = zext i4 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body34.split:1 %speclooptripcount_ln205 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln205"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body34.split:2 %specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="4">
<![CDATA[
for.body34.split:3 %temp_1 = load i4 %P_addr

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="16">
<![CDATA[
for.body34.split:4 %trunc_ln166 = trunc i16 %temp_1

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body34.split:5 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %temp_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body34.split:6 %br_ln67 = br i1 %tmp_4, void %gsm_abs.exit, void %cond.true.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true.i:0 %icmp_ln67 = icmp_eq  i16 %temp_1, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
cond.true.i:1 %sub_ln67 = sub i15 0, i15 %trunc_ln166

]]></Node>
<StgValue><ssdm name="sub_ln67"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
cond.true.i:2 %select_ln67 = select i1 %icmp_ln67, i15 32767, i15 %sub_ln67

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="15">
<![CDATA[
cond.true.i:3 %zext_ln67 = zext i15 %select_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
cond.true.i:4 %br_ln67 = br void %gsm_abs.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="4">
<![CDATA[
gsm_abs.exit:1 %P_load = load i4 %P_addr_1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
gsm_abs.exit:0 %temp_2 = phi i16 %zext_ln67, void %cond.true.i, i16 %temp_1, void %for.body34.split

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="4">
<![CDATA[
gsm_abs.exit:1 %P_load = load i4 %P_addr_1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
gsm_abs.exit:2 %icmp_ln208 = icmp_slt  i16 %P_load, i16 %temp_2

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gsm_abs.exit:3 %br_ln208 = br i1 %icmp_ln208, void %if.end49, void %for.body44.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end49:0 %tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32">
<![CDATA[
for.body44.lr.ph:0 %idx94 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx94"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="4">
<![CDATA[
for.body44.lr.ph:1 %trunc_ln204 = trunc i4 %idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body44.lr.ph:2 %store_ln0 = store i4 0, i4 %idx94

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
for.body44.lr.ph:3 %br_ln210 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end49:0 %tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49:1 %LARc_addr_1 = getelementptr i16 %LARc, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="LARc_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end49:2 %icmp_ln219 = icmp_sgt  i16 %temp_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end49:3 %sub_ln220 = sub i16 0, i16 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln220"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end49:4 %select_ln219 = select i1 %icmp_ln219, i16 %sub_ln220, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln219"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
if.end49:5 %store_ln217 = store i16 %select_ln219, i3 %LARc_addr_1

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end49:6 %icmp_ln221 = icmp_eq  i4 %n, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end49:7 %br_ln221 = br i1 %icmp_ln221, void %Reflection_coefficients_label5_ifconv, void %cleanup.loopexit18

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:0 %icmp_ln55 = icmp_eq  i16 %select_ln219, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:1 %icmp_ln55_1 = icmp_eq  i16 %temp_1, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:3 %sext_ln59 = sext i16 %select_ln219

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:4 %sext_ln59_1 = sext i16 %temp_1

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Reflection_coefficients_label5_ifconv:5 %mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc46:0 %idx94_load = load i4 %idx94

]]></Node>
<StgValue><ssdm name="idx94_load"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc46:1 %indvars_iv3_load_1 = load i4 %indvars_iv3

]]></Node>
<StgValue><ssdm name="indvars_iv3_load_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc46:2 %icmp_ln210 = icmp_eq  i4 %idx94_load, i4 %indvars_iv3_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc46:3 %add_ln210 = add i4 %idx94_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:4 %br_ln210 = br i1 %icmp_ln210, void %for.inc46.split, void %cleanup.loopexit

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="4">
<![CDATA[
for.inc46.split:0 %trunc_ln210 = trunc i4 %idx94_load

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46.split:1 %speclooptripcount_ln211 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln211"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.split:2 %specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc46.split:3 %add_ln165 = add i3 %trunc_ln210, i3 %trunc_ln204

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="3">
<![CDATA[
for.inc46.split:4 %zext_ln165 = zext i3 %add_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:5 %LARc_addr_2 = getelementptr i16 %LARc, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="LARc_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
for.inc46.split:6 %store_ln212 = store i16 0, i3 %LARc_addr_2

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.split:7 %store_ln210 = store i4 %add_ln210, i4 %idx94

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.split:8 %br_ln210 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
cleanup.loopexit:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
cleanup.loopexit18:0 %br_ln238 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
<literal name="icmp_ln210" val="1"/>
</and_exp><and_exp><literal name="icmp_ln208" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0">
<![CDATA[
cleanup:0 %ret_ln238 = ret

]]></Node>
<StgValue><ssdm name="ret_ln238"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Reflection_coefficients_label5_ifconv:5 %mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Reflection_coefficients_label5_ifconv:5 %mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Reflection_coefficients_label5_ifconv:6 %prod = add i31 %mul_ln59, i31 16384

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Reflection_coefficients_label5_ifconv:2 %and_ln55 = and i1 %icmp_ln55, i1 %icmp_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Reflection_coefficients_label5_ifconv:6 %prod = add i31 %mul_ln59, i31 16384

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
Reflection_coefficients_label5_ifconv:7 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:8 %temp_3 = select i1 %and_ln55, i16 32767, i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:9 %sext_ln39 = sext i16 %P_load

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:10 %sext_ln39_1 = sext i16 %temp_3

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:11 %add_ln39 = add i16 %temp_3, i16 %P_load

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Reflection_coefficients_label5_ifconv:12 %sum = add i17 %sext_ln39_1, i17 %sext_ln39

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
Reflection_coefficients_label5_ifconv:13 %icmp_ln40 = icmp_slt  i17 %sum, i17 98304

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Reflection_coefficients_label5_ifconv:14 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Reflection_coefficients_label5_ifconv:15 %icmp_ln40_1 = icmp_eq  i2 %tmp_5, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:16 %select_ln40 = select i1 %icmp_ln40, i16 32768, i16 32767

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Reflection_coefficients_label5_ifconv:17 %or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln40_1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
Reflection_coefficients_label5_ifconv:18 %select_ln40_1 = select i1 %or_ln40, i16 %select_ln40, i16 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
Reflection_coefficients_label5_ifconv:19 %store_ln226 = store i16 %select_ln40_1, i4 %P_addr_1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
Reflection_coefficients_label5_ifconv:20 %br_ln229 = br void %for.inc88

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc88:0 %m = phi i4 %add_ln232, void %for.inc88.split, i4 1, void %Reflection_coefficients_label5_ifconv

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc88:1 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc88:2 %icmp_ln229 = icmp_eq  i4 %m, i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc88:3 %br_ln229 = br i1 %icmp_ln229, void %for.inc88.split, void %for.inc91.loopexit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="4">
<![CDATA[
for.inc88.split:0 %zext_ln229 = zext i4 %m

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88.split:3 %K_addr_1 = getelementptr i16 %K, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="K_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="4">
<![CDATA[
for.inc88.split:4 %K_load = load i4 %K_addr_1

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc88.split:13 %add_ln232 = add i4 %m, i4 1

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
for.inc88.split:14 %zext_ln232 = zext i4 %add_ln232

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88.split:15 %P_addr_3 = getelementptr i16 %P, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="P_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="4">
<![CDATA[
for.inc88.split:16 %P_load_1 = load i4 %P_addr_3

]]></Node>
<StgValue><ssdm name="P_load_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc91.loopexit:0 %indvars_iv3_load = load i4 %indvars_iv3

]]></Node>
<StgValue><ssdm name="indvars_iv3_load"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc91.loopexit:1 %add_ln204 = add i4 %n, i4 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc91.loopexit:2 %add_ln204_2 = add i4 %indvars_iv_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc91.loopexit:3 %add_ln204_3 = add i4 %indvars_iv3_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit:4 %store_ln204 = store i4 %add_ln204_3, i4 %indvars_iv3

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit:5 %store_ln204 = store i4 %add_ln204_2, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit:6 %store_ln165 = store i4 %add_ln204, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit:7 %store_ln204 = store i4 %add_ln204_1, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.loopexit:8 %br_ln204 = br void %for.body34

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="4">
<![CDATA[
for.inc88.split:4 %K_load = load i4 %K_addr_1

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="16">
<![CDATA[
for.inc88.split:8 %sext_ln59_3 = sext i16 %K_load

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:9 %mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="4">
<![CDATA[
for.inc88.split:16 %P_load_1 = load i4 %P_addr_3

]]></Node>
<StgValue><ssdm name="P_load_1"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="16">
<![CDATA[
for.inc88.split:31 %sext_ln59_4 = sext i16 %P_load_1

]]></Node>
<StgValue><ssdm name="sext_ln59_4"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:32 %mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="206" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:9 %mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_1"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:32 %mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="208" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:9 %mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_1"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:10 %prod_1 = add i31 %mul_ln59_1, i31 16384

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:32 %mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="mul_ln59_2"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:33 %prod_2 = add i31 %mul_ln59_2, i31 16384

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc88.split:1 %speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln230"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc88.split:2 %specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88.split:5 %icmp_ln55_2 = icmp_eq  i16 %K_load, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88.split:6 %and_ln55_1 = and i1 %icmp_ln55, i1 %icmp_ln55_2

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="16">
<![CDATA[
for.inc88.split:7 %sext_ln59_2 = sext i16 %K_load

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:10 %prod_1 = add i31 %mul_ln59_1, i31 16384

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88.split:11 %trunc_ln61_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod_1, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:12 %temp_4 = select i1 %and_ln55_1, i16 32767, i16 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="16">
<![CDATA[
for.inc88.split:17 %sext_ln39_2 = sext i16 %P_load_1

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
for.inc88.split:18 %sext_ln39_3 = sext i16 %temp_4

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88.split:19 %add_ln39_2 = add i16 %temp_4, i16 %P_load_1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc88.split:20 %sum_1 = add i17 %sext_ln39_3, i17 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc88.split:21 %icmp_ln40_2 = icmp_slt  i17 %sum_1, i17 98304

]]></Node>
<StgValue><ssdm name="icmp_ln40_2"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88.split:22 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_1, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc88.split:23 %icmp_ln40_3 = icmp_eq  i2 %tmp_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln40_3"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:24 %select_ln40_2 = select i1 %icmp_ln40_2, i16 32768, i16 32767

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88.split:25 %or_ln40_1 = or i1 %icmp_ln40_2, i1 %icmp_ln40_3

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:26 %select_ln40_3 = select i1 %or_ln40_1, i16 %select_ln40_2, i16 %add_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc88.split:27 %P_addr_4 = getelementptr i16 %P, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="P_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc88.split:28 %store_ln232 = store i16 %select_ln40_3, i4 %P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88.split:29 %icmp_ln55_3 = icmp_eq  i16 %P_load_1, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88.split:30 %and_ln55_2 = and i1 %icmp_ln55, i1 %icmp_ln55_3

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc88.split:33 %prod_2 = add i31 %mul_ln59_2, i31 16384

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88.split:34 %trunc_ln61_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod_2, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:35 %temp_5 = select i1 %and_ln55_2, i16 32767, i16 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="16">
<![CDATA[
for.inc88.split:36 %sext_ln39_4 = sext i16 %temp_5

]]></Node>
<StgValue><ssdm name="sext_ln39_4"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc88.split:37 %add_ln39_4 = add i16 %temp_5, i16 %K_load

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc88.split:38 %sum_2 = add i17 %sext_ln39_4, i17 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc88.split:39 %icmp_ln40_4 = icmp_slt  i17 %sum_2, i17 98304

]]></Node>
<StgValue><ssdm name="icmp_ln40_4"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc88.split:40 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_2, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc88.split:41 %icmp_ln40_5 = icmp_eq  i2 %tmp_7, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln40_5"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:42 %select_ln40_4 = select i1 %icmp_ln40_4, i16 32768, i16 32767

]]></Node>
<StgValue><ssdm name="select_ln40_4"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc88.split:43 %or_ln40_2 = or i1 %icmp_ln40_4, i1 %icmp_ln40_5

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc88.split:44 %select_ln40_5 = select i1 %or_ln40_2, i16 %select_ln40_4, i16 %add_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln40_5"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc88.split:45 %store_ln235 = store i16 %select_ln40_5, i4 %K_addr_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc88.split:46 %br_ln229 = br void %for.inc88

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_load_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln174 = icmp_eq  i4 %i_load_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln174 = add i4 %i_load_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %cleanup.loopexit23

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln174 = zext i4 %i_load_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln175"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %LARc_addr = getelementptr i16 %LARc, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="LARc_addr"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
for.inc.split:4 %store_ln176 = store i16 0, i3 %LARc_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:5 %store_ln174 = store i4 %add_ln174, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:6 %br_ln174 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
cleanup.loopexit23:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
