# Homework 6: Asynchronous Conditioner

## Overview
I simulated and tested an asychronous conditioner in VHDL. The module first sychronizes the input, then debounces it, and finally limits it to only a single clock_pulse.

## Deliverables
No deliverables I think...

### Questions 
> OMG ASYCHRONIZER

