// Seed: 1848328332
module module_0;
  wire id_1;
  parameter id_2 = 1;
  wire  id_3 = 1;
  logic id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout tri1 id_5;
  input logic [7:0] id_4;
  output wire id_3;
  notif0 primCall (id_1, id_4, id_5);
  input wire _id_2;
  output wire id_1;
  assign id_5 = 1'h0 ? 1 : id_4 ? -1 : {id_4[-1 : id_2+-1]{(-1'h0)}};
  module_0 modCall_1 ();
endmodule
