Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3159ac11a8104f038faa8e247bea0ff4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot squarer_3b_tb_behav xil_defaultlib.squarer_3b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 3 into 'a' is out of bounds [F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.srcs/sources_1/new/squarer_3b.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
