# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 845 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 846 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 847 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 848 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 849 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 850 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 851 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 852 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 853 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 854 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 855 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_10 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_10_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_10_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_10_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 856 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_11 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_11_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_11_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_11_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 857 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_12 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_12_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_12_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_12_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 858 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_13 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_13_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_13_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_13_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 859 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_14 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_14_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_14_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_14_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 860 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_15 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_15_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_15_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_15_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 861 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_16 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_16_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_16_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_16_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 862 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_17 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_17_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_17_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_17_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 863 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_18 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_18_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_18_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_18_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 864 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_19 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_19_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_19_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_19_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 865 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_20 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_20_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_20_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_20_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 866 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_21 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_21_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_21_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_21_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 867 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_22 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_22_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_22_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_22_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 868 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_23 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_23_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_23_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_23_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 869 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_24 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_24_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_24_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_24_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 870 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_25 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_25_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_25_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_25_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_25_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 871 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_26 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_26_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_26_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_26_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_26_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 872 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_27 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_27_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_27_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_27_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_27_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 873 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_28 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_28_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_28_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_28_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_28_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 874 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_29 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_29_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_29_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_29_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_29_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 875 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_30 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_30_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_30_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_30_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_30_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 876 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_31 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_31_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_31_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_31_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_31_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 877 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_32 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_32_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_32_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_32_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_32_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 878 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_33 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_33_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_33_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_33_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_33_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 879 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_34 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_34_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_34_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_34_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_34_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 880 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_35 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_35_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_35_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_35_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_35_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 881 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_36 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_36_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_36_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_36_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_36_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 882 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_37 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_37_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_37_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_37_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_37_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 883 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_38 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_38_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_38_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_38_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_38_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 884 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_39 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_39_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_39_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_39_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_39_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 885 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_40 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_40_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_40_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_40_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_40_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 886 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_41 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_41_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_41_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_41_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_41_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 887 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_42 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_42_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_42_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_42_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_42_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 888 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_43 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_43_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_43_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_43_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_43_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 889 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_44 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_44_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_44_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_44_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_44_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 890 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_45 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_45_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_45_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_45_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_45_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_46 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_46_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_46_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_46_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_46_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_47 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_47_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_47_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_47_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_47_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_48 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_48_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_48_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_48_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_48_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_49 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_49_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_49_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_49_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_49_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_50 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_50_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_50_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_50_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_50_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_51 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_51_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_51_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_51_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_51_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_52 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_52_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_52_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_52_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_52_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_53 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_53_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_53_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_53_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_53_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_54 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_54_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_54_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_54_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_54_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_55 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_55_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_55_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_55_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_55_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_56 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_56_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_56_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_56_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_56_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_57 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_57_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_57_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_57_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_57_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_58 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_58_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_58_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_58_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_58_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_59 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_59_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_59_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_59_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_59_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_60 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_60_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_60_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_60_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_60_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 906 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_61 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_61_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_61_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_61_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_61_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 907 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_62 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_62_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_62_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_62_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_62_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 908 \
    name p_ZZ22activation_acceleratorPtS_S_iiE1x_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE1x_63 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE1x_63_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE1x_63_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_63_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE1x_63_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE1x_63'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name gmem0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem0 \
    op interface \
    ports { m_axi_gmem0_AWVALID { O 1 bit } m_axi_gmem0_AWREADY { I 1 bit } m_axi_gmem0_AWADDR { O 64 vector } m_axi_gmem0_AWID { O 1 vector } m_axi_gmem0_AWLEN { O 32 vector } m_axi_gmem0_AWSIZE { O 3 vector } m_axi_gmem0_AWBURST { O 2 vector } m_axi_gmem0_AWLOCK { O 2 vector } m_axi_gmem0_AWCACHE { O 4 vector } m_axi_gmem0_AWPROT { O 3 vector } m_axi_gmem0_AWQOS { O 4 vector } m_axi_gmem0_AWREGION { O 4 vector } m_axi_gmem0_AWUSER { O 1 vector } m_axi_gmem0_WVALID { O 1 bit } m_axi_gmem0_WREADY { I 1 bit } m_axi_gmem0_WDATA { O 16 vector } m_axi_gmem0_WSTRB { O 2 vector } m_axi_gmem0_WLAST { O 1 bit } m_axi_gmem0_WID { O 1 vector } m_axi_gmem0_WUSER { O 1 vector } m_axi_gmem0_ARVALID { O 1 bit } m_axi_gmem0_ARREADY { I 1 bit } m_axi_gmem0_ARADDR { O 64 vector } m_axi_gmem0_ARID { O 1 vector } m_axi_gmem0_ARLEN { O 32 vector } m_axi_gmem0_ARSIZE { O 3 vector } m_axi_gmem0_ARBURST { O 2 vector } m_axi_gmem0_ARLOCK { O 2 vector } m_axi_gmem0_ARCACHE { O 4 vector } m_axi_gmem0_ARPROT { O 3 vector } m_axi_gmem0_ARQOS { O 4 vector } m_axi_gmem0_ARREGION { O 4 vector } m_axi_gmem0_ARUSER { O 1 vector } m_axi_gmem0_RVALID { I 1 bit } m_axi_gmem0_RREADY { O 1 bit } m_axi_gmem0_RDATA { I 16 vector } m_axi_gmem0_RLAST { I 1 bit } m_axi_gmem0_RID { I 1 vector } m_axi_gmem0_RFIFONUM { I 10 vector } m_axi_gmem0_RUSER { I 1 vector } m_axi_gmem0_RRESP { I 2 vector } m_axi_gmem0_BVALID { I 1 bit } m_axi_gmem0_BREADY { O 1 bit } m_axi_gmem0_BRESP { I 2 vector } m_axi_gmem0_BID { I 1 vector } m_axi_gmem0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 844 \
    name sext_ln500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln500 \
    op interface \
    ports { sext_ln500 { I 63 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


