[options]
isa rv32i

[depth]
insn 20

[csrs]

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define DEBUGNETS

[script-sources]
read_verilog -sv /home/davos/eda/riscv-formal/cores/veldt/wrapper.sv
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_coreT.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Instr_parseInstr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Instr_parseImmJ.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_regBank.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/VeldtFV.v
