// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gmul_hw_HH_
#define _gmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct gmul_hw : public sc_module {
    // Port declarations 4
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > a;
    sc_in< sc_lv<3> > b;
    sc_out< sc_lv<8> > ap_return;


    // Module declarations
    gmul_hw(sc_module_name name);
    SC_HAS_PROCESS(gmul_hw);

    ~gmul_hw();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > tmp_fu_34_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_54_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_46_p3;
    sc_signal< sc_lv<8> > a_assign_fu_60_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_74_p3;
    sc_signal< sc_lv<8> > p_1_fu_66_p3;
    sc_signal< sc_lv<8> > tmp_5_fu_38_p3;
    sc_signal< sc_lv<8> > tmp_5_1_fu_82_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_1B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_a_assign_fu_60_p2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_p_1_fu_66_p3();
    void thread_tmp_1_fu_46_p3();
    void thread_tmp_2_fu_54_p2();
    void thread_tmp_3_fu_74_p3();
    void thread_tmp_5_1_fu_82_p3();
    void thread_tmp_5_fu_38_p3();
    void thread_tmp_fu_34_p1();
};

}

using namespace ap_rtl;

#endif
