// Seed: 41652195
module module_0;
  logic id_1;
  wire  id_2;
  logic id_3 = 1;
  defparam id_4.id_5 = 1;
  assign id_3 = id_0;
  assign id_0 = 1;
  assign id_2[1] = 1;
  assign id_4 = 1 - id_4;
endmodule
