=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 52 --> 2 (28 --> 1, 24 --> 1 )
[LOG] Average clause size reduction: 13 --> 0.5 (14 --> 0.5, 12 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 2 (22 --> 1, 18 --> 1 )
[LOG] Average clause size reduction: 10 --> 0.5 (11 --> 0.5, 9 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 256 --> 4 (70 --> 1, 66 --> 1, 62 --> 1, 58 --> 1 )
[LOG] Average clause size reduction: 32 --> 0.5 (35 --> 0.5, 33 --> 0.5, 31 --> 0.5, 29 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 192 --> 4 (54 --> 1, 50 --> 1, 46 --> 1, 42 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (27 --> 0.5, 25 --> 0.5, 23 --> 0.5, 21 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 612 --> 6 (112 --> 1, 108 --> 1, 104 --> 1, 100 --> 1, 96 --> 1, 92 --> 1 )
[LOG] Average clause size reduction: 51 --> 0.5 (56 --> 0.5, 54 --> 0.5, 52 --> 0.5, 50 --> 0.5, 48 --> 0.5, 46 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 456 --> 6 (86 --> 1, 82 --> 1, 78 --> 1, 74 --> 1, 70 --> 1, 66 --> 1 )
[LOG] Average clause size reduction: 38 --> 0.5 (43 --> 0.5, 41 --> 0.5, 39 --> 0.5, 37 --> 0.5, 35 --> 0.5, 33 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1120 --> 8 (154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1 )
[LOG] Average clause size reduction: 70 --> 0.5 (77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 832 --> 8 (118 --> 1, 114 --> 1, 110 --> 1, 106 --> 1, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 52 --> 0.5 (59 --> 0.5, 57 --> 0.5, 55 --> 0.5, 53 --> 0.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1780 --> 10 (196 --> 1, 192 --> 1, 188 --> 1, 184 --> 1, 180 --> 1, 176 --> 1, 172 --> 1, 168 --> 1, 164 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 89 --> 0.5 (98 --> 0.5, 96 --> 0.5, 94 --> 0.5, 92 --> 0.5, 90 --> 0.5, 88 --> 0.5, 86 --> 0.5, 84 --> 0.5, 82 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1320 --> 10 (150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 122 --> 1, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 66 --> 0.5 (75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 61 --> 0.5, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2592 --> 12 (238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1920 --> 12 (182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 158 --> 1, 154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1 )
[LOG] Average clause size reduction: 80 --> 0.5 (91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 79 --> 0.5, 77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3556 --> 14 (280 --> 1, 276 --> 1, 272 --> 1, 268 --> 1, 264 --> 1, 260 --> 1, 256 --> 1, 252 --> 1, 248 --> 1, 244 --> 1, 240 --> 1, 236 --> 1, 232 --> 1, 228 --> 1 )
[LOG] Average clause size reduction: 127 --> 0.5 (140 --> 0.5, 138 --> 0.5, 136 --> 0.5, 134 --> 0.5, 132 --> 0.5, 130 --> 0.5, 128 --> 0.5, 126 --> 0.5, 124 --> 0.5, 122 --> 0.5, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 114 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2632 --> 14 (214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1 )
[LOG] Average clause size reduction: 94 --> 0.5 (107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4672 --> 16 (322 --> 1, 318 --> 1, 314 --> 1, 310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1 )
[LOG] Average clause size reduction: 146 --> 0.5 (161 --> 0.5, 159 --> 0.5, 157 --> 0.5, 155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3456 --> 16 (246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/1 sec (0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.07/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5940 --> 18 (364 --> 1, 360 --> 1, 356 --> 1, 352 --> 1, 348 --> 1, 344 --> 1, 340 --> 1, 336 --> 1, 332 --> 1, 328 --> 1, 324 --> 1, 320 --> 1, 316 --> 1, 312 --> 1, 308 --> 1, 304 --> 1, 300 --> 1, 296 --> 1 )
[LOG] Average clause size reduction: 165 --> 0.5 (182 --> 0.5, 180 --> 0.5, 178 --> 0.5, 176 --> 0.5, 174 --> 0.5, 172 --> 0.5, 170 --> 0.5, 168 --> 0.5, 166 --> 0.5, 164 --> 0.5, 162 --> 0.5, 160 --> 0.5, 158 --> 0.5, 156 --> 0.5, 154 --> 0.5, 152 --> 0.5, 150 --> 0.5, 148 --> 0.5 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4392 --> 18 (278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1 )
[LOG] Average clause size reduction: 122 --> 0.5 (139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7360 --> 20 (406 --> 1, 402 --> 1, 398 --> 1, 394 --> 1, 390 --> 1, 386 --> 1, 382 --> 1, 378 --> 1, 374 --> 1, 370 --> 1, 366 --> 1, 362 --> 1, 358 --> 1, 354 --> 1, 350 --> 1, 346 --> 1, 342 --> 1, 338 --> 1, 334 --> 1, 330 --> 1 )
[LOG] Average clause size reduction: 184 --> 0.5 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 197 --> 0.5, 195 --> 0.5, 193 --> 0.5, 191 --> 0.5, 189 --> 0.5, 187 --> 0.5, 185 --> 0.5, 183 --> 0.5, 181 --> 0.5, 179 --> 0.5, 177 --> 0.5, 175 --> 0.5, 173 --> 0.5, 171 --> 0.5, 169 --> 0.5, 167 --> 0.5, 165 --> 0.5 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5440 --> 20 (310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1 )
[LOG] Average clause size reduction: 136 --> 0.5 (155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.66 sec (Real time) / 6.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.31 sec (Real time) / 4.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1134.55 sec (Real time) / 1127.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1861.77 sec (Real time) / 1852.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9968.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.09 sec (Real time) / 2.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9970.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1005.13 sec (Real time) / 999.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.22 sec (Real time) / 9971.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.07 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.04/2 sec (0.09/0 sec, 0.41/0 sec, 1.22/2 sec, 0.15/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.86/2 sec (0.03/0.03 sec, 0.4/0.4 sec, 1.21/1.21 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.07 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.26 sec (Real time) / 2.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.55 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5/3 sec (0.05/0 sec, 0.84/1 sec, 1.29/2 sec, 0.17/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.36/3 sec (0.03/0.03 sec, 0.83/0.83 sec, 1.27/1.27 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.55 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.74 sec (Real time) / 2.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 2.08 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.07/2 sec (0.06/0 sec, 0.46/1 sec, 1.22/1 sec, 0.16/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.91/2 sec (0.03/0.03 sec, 0.45/0.45 sec, 1.21/1.21 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.08 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.28 sec (Real time) / 2.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 1.93 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.91/2 sec (0.04/0 sec, 0.39/0 sec, 1.2/1 sec, 0.15/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.78/1 sec (0.02/0.02 sec, 0.38/0.38 sec, 1.19/1.19 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.93 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.12 sec (Real time) / 2.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 158.04 sec CPU time.
[LOG] Relation determinization time: 158 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 156.27/157 sec (3.86/4 sec, 94.29/94 sec, 26.44/26 sec, 10.73/10 sec, 3.57/4 sec, 2.42/3 sec, 3.01/3 sec, 1.87/2 sec, 1.74/2 sec, 1.64/1 sec, 1.58/2 sec, 1.54/2 sec, 1.58/1 sec, 1.49/2 sec, 0.51/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 147.5/149 sec (1.68/1.68 sec, 93.95/93.95 sec, 26/26 sec, 10.36/10.36 sec, 3.16/3.16 sec, 1.91/1.91 sec, 2.54/2.54 sec, 1.4/1.4 sec, 1.23/1.23 sec, 1.14/1.14 sec, 1.08/1.08 sec, 1.02/1.02 sec, 1.03/1.03 sec, 1/1 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.39/2 sec (1.39/1.39 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 158.04 sec CPU time.
[LOG] Overall execution time: 158 sec real time.
Synthesis time: 158.28 sec (Real time) / 156.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 203.44 sec CPU time.
[LOG] Relation determinization time: 204 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 127322 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 201.85/202 sec (4.23/4 sec, 108.49/109 sec, 27.59/28 sec, 29.31/29 sec, 10.51/11 sec, 3.58/3 sec, 3.85/3 sec, 2.1/3 sec, 1.89/2 sec, 1.81/1 sec, 1.8/2 sec, 1.7/2 sec, 1.66/2 sec, 1.64/2 sec, 1.69/1 sec )
[LOG] Nr of iterations: 8808 (8794, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 191.76/193 sec (1.95/1.95 sec, 108/108 sec, 26.96/26.96 sec, 28.83/28.83 sec, 9.95/9.95 sec, 2.98/2.98 sec, 3.22/3.22 sec, 1.59/1.59 sec, 1.34/1.34 sec, 1.26/1.26 sec, 1.2/1.2 sec, 1.15/1.15 sec, 1.12/1.12 sec, 1.1/1.1 sec, 1.11/1.11 sec )
[LOG] Total clause minimization time: 1.25/2 sec (1.25/1.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1345329 --> 127281 (1345329 --> 127281, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.739 --> 14.4506 (152.983 --> 14.4736, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 203.44 sec CPU time.
[LOG] Overall execution time: 204 sec real time.
Synthesis time: 203.69 sec (Real time) / 202.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 164 sec CPU time.
[LOG] Relation determinization time: 164 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 162.42/164 sec (3.36/3 sec, 99.24/100 sec, 26.88/27 sec, 10.99/11 sec, 3.66/4 sec, 2.36/2 sec, 3.06/3 sec, 1.9/2 sec, 1.75/2 sec, 1.59/2 sec, 1.56/1 sec, 1.54/2 sec, 1.48/2 sec, 1.5/1 sec, 1.55/2 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 153.83/156 sec (1.45/1.45 sec, 98.81/98.81 sec, 26.49/26.49 sec, 10.6/10.6 sec, 3.16/3.16 sec, 1.91/1.91 sec, 2.54/2.54 sec, 1.39/1.39 sec, 1.22/1.22 sec, 1.13/1.13 sec, 1.07/1.07 sec, 1.04/1.04 sec, 1.01/1.01 sec, 1.01/1.01 sec, 1/1 sec )
[LOG] Total clause minimization time: 1.13/1 sec (1.13/1.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 164 sec CPU time.
[LOG] Overall execution time: 164 sec real time.
Synthesis time: 164.25 sec (Real time) / 162.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 155.47 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.61/154 sec (3.24/4 sec, 93.48/93 sec, 25.83/26 sec, 10.19/10 sec, 3.56/3 sec, 2.35/3 sec, 3.07/3 sec, 1.92/2 sec, 1.73/2 sec, 1.65/1 sec, 1.59/1 sec, 1.54/2 sec, 1.52/1 sec, 1.53/2 sec, 0.41/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 145.09/145 sec (1.48/1.48 sec, 93.03/93.03 sec, 25.4/25.4 sec, 9.68/9.68 sec, 3.14/3.14 sec, 1.87/1.87 sec, 2.56/2.56 sec, 1.42/1.42 sec, 1.23/1.23 sec, 1.14/1.14 sec, 1.07/1.07 sec, 1.05/1.05 sec, 1.01/1.01 sec, 1/1 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.05/2 sec (1.05/1.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 155.47 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.70 sec (Real time) / 154.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1214.62 sec CPU time.
[LOG] Relation determinization time: 1215 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1199.81/1199 sec (65.87/66 sec, 375.15/375 sec, 171.92/172 sec, 143.5/144 sec, 82.2/82 sec, 50.97/51 sec, 36.82/36 sec, 33.29/34 sec, 31.01/31 sec, 29.01/29 sec, 28.67/29 sec, 26.64/26 sec, 26.09/26 sec, 25.01/25 sec, 24.34/24 sec, 24.61/25 sec, 24.71/24 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1140.94/1147 sec (37.01/37.01 sec, 373.15/373.15 sec, 169.97/169.97 sec, 141.57/141.57 sec, 80.31/80.31 sec, 49.04/49.04 sec, 34.94/34.94 sec, 31.5/31.5 sec, 29.16/29.16 sec, 27.27/27.27 sec, 26.84/26.84 sec, 24.81/24.81 sec, 24.29/24.29 sec, 23.07/23.07 sec, 22.42/22.42 sec, 22.7/22.7 sec, 22.89/22.89 sec )
[LOG] Total clause minimization time: 9.3/4 sec (9.3/9.3 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1214.62 sec CPU time.
[LOG] Overall execution time: 1215 sec real time.
Synthesis time: 1215.03 sec (Real time) / 1188.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1116.77 sec CPU time.
[LOG] Relation determinization time: 1118 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1100.99/1103 sec (61.32/62 sec, 292.18/292 sec, 201.05/201 sec, 134.17/134 sec, 62.14/63 sec, 47.97/48 sec, 36.93/37 sec, 35.4/36 sec, 34.16/34 sec, 30.54/30 sec, 28.94/29 sec, 28.57/29 sec, 27.06/27 sec, 26.9/27 sec, 25.98/26 sec, 25.67/25 sec, 2.01/3 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1042.17/1044 sec (33.08/33.08 sec, 290.1/290.1 sec, 199.63/199.63 sec, 132.75/132.75 sec, 60.17/60.17 sec, 45.95/45.95 sec, 34.99/34.99 sec, 33.41/33.41 sec, 32.15/32.15 sec, 28.57/28.57 sec, 27.05/27.05 sec, 26.81/26.81 sec, 25.03/25.03 sec, 24.86/24.86 sec, 23.9/23.9 sec, 23.7/23.7 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 9.5/12 sec (9.5/9.5 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1116.77 sec CPU time.
[LOG] Overall execution time: 1118 sec real time.
Synthesis time: 1117.10 sec (Real time) / 1093.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 11
Synthesis time: 7130.27 sec (Real time) / 6485.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9246.53 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 8443.93 sec (Real time) / 7797.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6140.49 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5980.30 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5852.73 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 4 (25 --> 1, 21 --> 1, 17 --> 1, 14 --> 1 )
[LOG] Average clause size reduction: 9.625 --> 0.5 (12.5 --> 0.5, 10.5 --> 0.5, 8.5 --> 0.5, 7 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 964 --> 8 (137 --> 1, 133 --> 1, 129 --> 1, 121 --> 1, 117 --> 1, 112 --> 1, 109 --> 1, 106 --> 1 )
[LOG] Average clause size reduction: 60.25 --> 0.5 (68.5 --> 0.5, 66.5 --> 0.5, 64.5 --> 0.5, 60.5 --> 0.5, 58.5 --> 0.5, 56 --> 0.5, 54.5 --> 0.5, 53 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2084 --> 10 (228 --> 1, 225 --> 1, 220 --> 1, 216 --> 1, 211 --> 1, 204 --> 1, 201 --> 1, 197 --> 1, 193 --> 1, 189 --> 1 )
[LOG] Average clause size reduction: 104.2 --> 0.5 (114 --> 0.5, 112.5 --> 0.5, 110 --> 0.5, 108 --> 0.5, 105.5 --> 0.5, 102 --> 0.5, 100.5 --> 0.5, 98.5 --> 0.5, 96.5 --> 0.5, 94.5 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3757 --> 12 (338 --> 1, 334 --> 1, 330 --> 1, 326 --> 1, 321 --> 1, 314 --> 1, 311 --> 1, 307 --> 1, 302 --> 1, 295 --> 1, 291 --> 1, 288 --> 1 )
[LOG] Average clause size reduction: 156.542 --> 0.5 (169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 163 --> 0.5, 160.5 --> 0.5, 157 --> 0.5, 155.5 --> 0.5, 153.5 --> 0.5, 151 --> 0.5, 147.5 --> 0.5, 145.5 --> 0.5, 144 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6224 --> 14 (475 --> 1, 472 --> 1, 467 --> 1, 463 --> 1, 458 --> 1, 451 --> 1, 448 --> 1, 444 --> 1, 436 --> 1, 429 --> 1, 426 --> 1, 422 --> 1, 418 --> 1, 415 --> 1 )
[LOG] Average clause size reduction: 222.286 --> 0.5 (237.5 --> 0.5, 236 --> 0.5, 233.5 --> 0.5, 231.5 --> 0.5, 229 --> 0.5, 225.5 --> 0.5, 224 --> 0.5, 222 --> 0.5, 218 --> 0.5, 214.5 --> 0.5, 213 --> 0.5, 211 --> 0.5, 209 --> 0.5, 207.5 --> 0.5 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.80 sec (Real time) / 6.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.12/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9486 --> 16 (628 --> 1, 623 --> 1, 619 --> 1, 616 --> 1, 611 --> 1, 603 --> 1, 600 --> 1, 596 --> 1, 591 --> 1, 584 --> 1, 581 --> 1, 577 --> 1, 572 --> 1, 565 --> 1, 562 --> 1, 558 --> 1 )
[LOG] Average clause size reduction: 296.438 --> 0.5 (314 --> 0.5, 311.5 --> 0.5, 309.5 --> 0.5, 308 --> 0.5, 305.5 --> 0.5, 301.5 --> 0.5, 300 --> 0.5, 298 --> 0.5, 295.5 --> 0.5, 292 --> 0.5, 290.5 --> 0.5, 288.5 --> 0.5, 286 --> 0.5, 282.5 --> 0.5, 281 --> 0.5, 279 --> 0.5 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.69 sec (Real time) / 10.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.02 sec (Real time) / 50.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.16/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13382 --> 18 (784 --> 1, 779 --> 1, 775 --> 1, 771 --> 1, 762 --> 1, 758 --> 1, 755 --> 1, 751 --> 1, 746 --> 1, 739 --> 1, 736 --> 1, 732 --> 1, 727 --> 1, 720 --> 1, 717 --> 1, 713 --> 1, 710 --> 1, 707 --> 1 )
[LOG] Average clause size reduction: 371.722 --> 0.5 (392 --> 0.5, 389.5 --> 0.5, 387.5 --> 0.5, 385.5 --> 0.5, 381 --> 0.5, 379 --> 0.5, 377.5 --> 0.5, 375.5 --> 0.5, 373 --> 0.5, 369.5 --> 0.5, 368 --> 0.5, 366 --> 0.5, 363.5 --> 0.5, 360 --> 0.5, 358.5 --> 0.5, 356.5 --> 0.5, 355 --> 0.5, 353.5 --> 0.5 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 72.88 sec (Real time) / 71.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 970.17 sec (Real time) / 970.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.39 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.24/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19006 --> 20 (992 --> 1, 989 --> 1, 985 --> 1, 981 --> 1, 977 --> 1, 971 --> 1, 968 --> 1, 964 --> 1, 959 --> 1, 952 --> 1, 949 --> 1, 945 --> 1, 940 --> 1, 932 --> 1, 929 --> 1, 925 --> 1, 920 --> 1, 913 --> 1, 909 --> 1, 906 --> 1 )
[LOG] Average clause size reduction: 475.15 --> 0.5 (496 --> 0.5, 494.5 --> 0.5, 492.5 --> 0.5, 490.5 --> 0.5, 488.5 --> 0.5, 485.5 --> 0.5, 484 --> 0.5, 482 --> 0.5, 479.5 --> 0.5, 476 --> 0.5, 474.5 --> 0.5, 472.5 --> 0.5, 470 --> 0.5, 466 --> 0.5, 464.5 --> 0.5, 462.5 --> 0.5, 460 --> 0.5, 456.5 --> 0.5, 454.5 --> 0.5, 453 --> 0.5 )
[LOG] Overall execution time: 0.39 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 154.80 sec (Real time) / 151.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3024.09 sec (Real time) / 3024.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.6 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.58/0 sec (0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.35/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23995 --> 22 (1140 --> 1, 1137 --> 1, 1132 --> 1, 1128 --> 1, 1120 --> 1, 1116 --> 1, 1113 --> 1, 1109 --> 1, 1103 --> 1, 1096 --> 1, 1093 --> 1, 1089 --> 1, 1084 --> 1, 1077 --> 1, 1074 --> 1, 1070 --> 1, 1064 --> 1, 1057 --> 1, 1054 --> 1, 1050 --> 1, 1046 --> 1, 1043 --> 1 )
[LOG] Average clause size reduction: 545.341 --> 0.5 (570 --> 0.5, 568.5 --> 0.5, 566 --> 0.5, 564 --> 0.5, 560 --> 0.5, 558 --> 0.5, 556.5 --> 0.5, 554.5 --> 0.5, 551.5 --> 0.5, 548 --> 0.5, 546.5 --> 0.5, 544.5 --> 0.5, 542 --> 0.5, 538.5 --> 0.5, 537 --> 0.5, 535 --> 0.5, 532 --> 0.5, 528.5 --> 0.5, 527 --> 0.5, 525 --> 0.5, 523 --> 0.5, 521.5 --> 0.5 )
[LOG] Overall execution time: 0.61 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 0.83 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.77/1 sec (0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/1 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.46/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 32688 --> 24 (1415 --> 1, 1410 --> 1, 1407 --> 1, 1403 --> 1, 1394 --> 1, 1390 --> 1, 1387 --> 1, 1383 --> 1, 1379 --> 1, 1373 --> 1, 1370 --> 1, 1366 --> 1, 1361 --> 1, 1354 --> 1, 1351 --> 1, 1347 --> 1, 1342 --> 1, 1335 --> 1, 1332 --> 1, 1328 --> 1, 1323 --> 1, 1316 --> 1, 1313 --> 1, 1309 --> 1 )
[LOG] Average clause size reduction: 681 --> 0.5 (707.5 --> 0.5, 705 --> 0.5, 703.5 --> 0.5, 701.5 --> 0.5, 697 --> 0.5, 695 --> 0.5, 693.5 --> 0.5, 691.5 --> 0.5, 689.5 --> 0.5, 686.5 --> 0.5, 685 --> 0.5, 683 --> 0.5, 680.5 --> 0.5, 677 --> 0.5, 675.5 --> 0.5, 673.5 --> 0.5, 671 --> 0.5, 667.5 --> 0.5, 666 --> 0.5, 664 --> 0.5, 661.5 --> 0.5, 658 --> 0.5, 656.5 --> 0.5, 654.5 --> 0.5 )
[LOG] Overall execution time: 0.84 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.49 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.89/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.52/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39098 --> 26 (1564 --> 1, 1561 --> 1, 1557 --> 1, 1553 --> 1, 1544 --> 1, 1540 --> 1, 1537 --> 1, 1533 --> 1, 1528 --> 1, 1520 --> 1, 1517 --> 1, 1513 --> 1, 1507 --> 1, 1500 --> 1, 1497 --> 1, 1493 --> 1, 1485 --> 1, 1478 --> 1, 1475 --> 1, 1471 --> 1, 1466 --> 1, 1459 --> 1, 1456 --> 1, 1452 --> 1, 1448 --> 1, 1444 --> 1 )
[LOG] Average clause size reduction: 751.885 --> 0.5 (782 --> 0.5, 780.5 --> 0.5, 778.5 --> 0.5, 776.5 --> 0.5, 772 --> 0.5, 770 --> 0.5, 768.5 --> 0.5, 766.5 --> 0.5, 764 --> 0.5, 760 --> 0.5, 758.5 --> 0.5, 756.5 --> 0.5, 753.5 --> 0.5, 750 --> 0.5, 748.5 --> 0.5, 746.5 --> 0.5, 742.5 --> 0.5, 739 --> 0.5, 737.5 --> 0.5, 735.5 --> 0.5, 733 --> 0.5, 729.5 --> 0.5, 728 --> 0.5, 726 --> 0.5, 724 --> 0.5, 722 --> 0.5 )
[LOG] Overall execution time: 1.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.71 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.34 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28/2 sec (0.05/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.79/2 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51246 --> 28 (1896 --> 1, 1893 --> 1, 1889 --> 1, 1885 --> 1, 1874 --> 1, 1870 --> 1, 1867 --> 1, 1863 --> 1, 1857 --> 1, 1850 --> 1, 1847 --> 1, 1843 --> 1, 1837 --> 1, 1830 --> 1, 1827 --> 1, 1823 --> 1, 1818 --> 1, 1811 --> 1, 1808 --> 1, 1804 --> 1, 1799 --> 1, 1792 --> 1, 1789 --> 1, 1785 --> 1, 1780 --> 1, 1773 --> 1, 1770 --> 1, 1766 --> 1 )
[LOG] Average clause size reduction: 915.107 --> 0.5 (948 --> 0.5, 946.5 --> 0.5, 944.5 --> 0.5, 942.5 --> 0.5, 937 --> 0.5, 935 --> 0.5, 933.5 --> 0.5, 931.5 --> 0.5, 928.5 --> 0.5, 925 --> 0.5, 923.5 --> 0.5, 921.5 --> 0.5, 918.5 --> 0.5, 915 --> 0.5, 913.5 --> 0.5, 911.5 --> 0.5, 909 --> 0.5, 905.5 --> 0.5, 904 --> 0.5, 902 --> 0.5, 899.5 --> 0.5, 896 --> 0.5, 894.5 --> 0.5, 892.5 --> 0.5, 890 --> 0.5, 886.5 --> 0.5, 885 --> 0.5, 883 --> 0.5 )
[LOG] Overall execution time: 1.35 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 1.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 1.57 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.48/1 sec (0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.86/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59496 --> 30 (2054 --> 1, 2051 --> 1, 2047 --> 1, 2043 --> 1, 2031 --> 1, 2027 --> 1, 2024 --> 1, 2020 --> 1, 2015 --> 1, 2007 --> 1, 2004 --> 1, 2000 --> 1, 1995 --> 1, 1988 --> 1, 1985 --> 1, 1981 --> 1, 1977 --> 1, 1970 --> 1, 1967 --> 1, 1963 --> 1, 1958 --> 1, 1951 --> 1, 1948 --> 1, 1944 --> 1, 1936 --> 1, 1929 --> 1, 1926 --> 1, 1922 --> 1, 1918 --> 1, 1915 --> 1 )
[LOG] Average clause size reduction: 991.6 --> 0.5 (1027 --> 0.5, 1025.5 --> 0.5, 1023.5 --> 0.5, 1021.5 --> 0.5, 1015.5 --> 0.5, 1013.5 --> 0.5, 1012 --> 0.5, 1010 --> 0.5, 1007.5 --> 0.5, 1003.5 --> 0.5, 1002 --> 0.5, 1000 --> 0.5, 997.5 --> 0.5, 994 --> 0.5, 992.5 --> 0.5, 990.5 --> 0.5, 988.5 --> 0.5, 985 --> 0.5, 983.5 --> 0.5, 981.5 --> 0.5, 979 --> 0.5, 975.5 --> 0.5, 974 --> 0.5, 972 --> 0.5, 968 --> 0.5, 964.5 --> 0.5, 963 --> 0.5, 961 --> 0.5, 959 --> 0.5, 957.5 --> 0.5 )
[LOG] Overall execution time: 1.58 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.07 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.94/1 sec (0.05/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/1 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.15/1 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77711 --> 32 (2505 --> 1, 2502 --> 1, 2496 --> 1, 2491 --> 1, 2482 --> 1, 2478 --> 1, 2475 --> 1, 2471 --> 1, 2466 --> 1, 2459 --> 1, 2456 --> 1, 2452 --> 1, 2447 --> 1, 2439 --> 1, 2434 --> 1, 2431 --> 1, 2425 --> 1, 2418 --> 1, 2415 --> 1, 2411 --> 1, 2406 --> 1, 2399 --> 1, 2396 --> 1, 2392 --> 1, 2387 --> 1, 2380 --> 1, 2377 --> 1, 2373 --> 1, 2369 --> 1, 2364 --> 1, 2359 --> 1, 2356 --> 1 )
[LOG] Average clause size reduction: 1214.23 --> 0.5 (1252.5 --> 0.5, 1251 --> 0.5, 1248 --> 0.5, 1245.5 --> 0.5, 1241 --> 0.5, 1239 --> 0.5, 1237.5 --> 0.5, 1235.5 --> 0.5, 1233 --> 0.5, 1229.5 --> 0.5, 1228 --> 0.5, 1226 --> 0.5, 1223.5 --> 0.5, 1219.5 --> 0.5, 1217 --> 0.5, 1215.5 --> 0.5, 1212.5 --> 0.5, 1209 --> 0.5, 1207.5 --> 0.5, 1205.5 --> 0.5, 1203 --> 0.5, 1199.5 --> 0.5, 1198 --> 0.5, 1196 --> 0.5, 1193.5 --> 0.5, 1190 --> 0.5, 1188.5 --> 0.5, 1186.5 --> 0.5, 1184.5 --> 0.5, 1182 --> 0.5, 1179.5 --> 0.5, 1178 --> 0.5 )
[LOG] Overall execution time: 2.09 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.03 sec (Real time) / 2.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.1/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.1/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/1 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.23/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.71 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.62/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.73 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.92 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.78/1 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.15/1 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.12/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.96 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.41/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.06/1 sec (0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.14/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 1.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.47 sec (Real time) / 1.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.66 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.56/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.68 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.82 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 372 new AND gates.
[LOG] Size before ABC: 514 AND gates.
[LOG] Size after ABC: 370 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.8/0 sec (0.06/0 sec, 0.03/0 sec, 0.09/0 sec, 0.3/0 sec, 0.12/0 sec, 0.2/0 sec )
[LOG] Nr of iterations: 73 (12, 19, 18, 3, 18, 3 )
[LOG] Total clause computation time: 0.38/0 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0.4/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.13/0.13 sec )
[LOG] Total clause size reduction: 7840 --> 419 (1518 --> 23, 2232 --> 95, 1870 --> 160, 216 --> 4, 1802 --> 132, 202 --> 5 )
[LOG] Average clause size reduction: 107.397 --> 5.73973 (126.5 --> 1.91667, 117.474 --> 5, 103.889 --> 8.88889, 72 --> 1.33333, 100.111 --> 7.33333, 67.3333 --> 1.66667 )
[LOG] Overall execution time: 0.82 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 536 5 21 1 506
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 7.93 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 2283 new AND gates.
[LOG] Size before ABC: 2897 AND gates.
[LOG] Size after ABC: 2283 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.84/8 sec (0.26/1 sec, 0.35/0 sec, 0.67/1 sec, 1.12/1 sec, 0.29/0 sec, 2/2 sec, 3.15/3 sec )
[LOG] Nr of iterations: 262 (39, 39, 17, 33, 57, 74, 3 )
[LOG] Total clause computation time: 2.41/2 sec (0.21/0.21 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.49/0.49 sec, 0.14/0.14 sec, 0.39/0.39 sec, 0.7/0.7 sec )
[LOG] Total clause minimization time: 5.4/6 sec (0.05/0.05 sec, 0.14/0.14 sec, 0.39/0.39 sec, 0.63/0.63 sec, 0.14/0.14 sec, 1.6/1.6 sec, 2.45/2.45 sec )
[LOG] Total clause size reduction: 36529 --> 2763 (6726 --> 224, 6194 --> 248, 2320 --> 191, 4288 --> 378, 7336 --> 681, 9417 --> 1036, 248 --> 5 )
[LOG] Average clause size reduction: 139.424 --> 10.5458 (172.462 --> 5.74359, 158.821 --> 6.35897, 136.471 --> 11.2353, 129.939 --> 11.4545, 128.702 --> 11.9474, 127.257 --> 14, 82.6667 --> 1.66667 )
[LOG] Overall execution time: 7.93 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.55 sec (Real time) / 8.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.25 sec (Real time) / 7.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 2489 6 24 1 2452
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 64.07 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 8868 new AND gates.
[LOG] Size before ABC: 13331 AND gates.
[LOG] Size after ABC: 8867 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 63.89/64 sec (0.33/1 sec, 0.56/0 sec, 0.9/1 sec, 1.43/1 sec, 2.66/3 sec, 4.36/4 sec, 12.26/13 sec, 14.89/15 sec, 26.5/26 sec )
[LOG] Nr of iterations: 780 (104, 75, 64, 73, 47, 80, 132, 203, 2 )
[LOG] Total clause computation time: 40.01/41 sec (0.18/0.18 sec, 0.32/0.32 sec, 0.51/0.51 sec, 0.68/0.68 sec, 1.2/1.2 sec, 2.29/2.29 sec, 8.36/8.36 sec, 10.5/10.5 sec, 15.97/15.97 sec )
[LOG] Total clause minimization time: 23.64/22 sec (0.14/0.14 sec, 0.23/0.23 sec, 0.37/0.37 sec, 0.74/0.74 sec, 1.44/1.44 sec, 2.04/2.04 sec, 3.86/3.86 sec, 4.34/4.34 sec, 10.48/10.48 sec )
[LOG] Total clause size reduction: 127259 --> 13159 (22248 --> 1170, 14948 --> 907, 11277 --> 1177, 11736 --> 1272, 7084 --> 826, 11613 --> 1353, 19126 --> 2502, 29088 --> 3950, 139 --> 2 )
[LOG] Average clause size reduction: 163.153 --> 16.8705 (213.923 --> 11.25, 199.307 --> 12.0933, 176.203 --> 18.3906, 160.767 --> 17.4247, 150.723 --> 17.5745, 145.162 --> 16.9125, 144.894 --> 18.9545, 143.291 --> 19.4581, 69.5 --> 1 )
[LOG] Overall execution time: 64.07 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.25 sec (Real time) / 66.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.86 sec (Real time) / 1.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.09 sec (Real time) / 49.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 9112 7 27 1 9070
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 81.35 sec CPU time.
[LOG] Relation determinization time: 88 sec real time.
[LOG] Final circuit size: 15041 new AND gates.
[LOG] Size before ABC: 20800 AND gates.
[LOG] Size after ABC: 15040 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 80.84/81 sec (0.84/1 sec, 1.49/1 sec, 2.31/3 sec, 2.07/2 sec, 2.66/2 sec, 3.56/4 sec, 5.73/6 sec, 12.9/12 sec, 19.15/20 sec, 30.13/30 sec )
[LOG] Nr of iterations: 1214 (97, 167, 47, 36, 47, 46, 158, 266, 346, 4 )
[LOG] Total clause computation time: 46.17/45 sec (0.51/0.51 sec, 0.85/0.85 sec, 1.02/1.02 sec, 1.09/1.09 sec, 1.09/1.09 sec, 1.34/1.34 sec, 4.06/4.06 sec, 9.55/9.55 sec, 12.86/12.86 sec, 13.8/13.8 sec )
[LOG] Total clause minimization time: 34.19/35 sec (0.33/0.33 sec, 0.57/0.57 sec, 1.26/1.26 sec, 0.96/0.96 sec, 1.54/1.54 sec, 2.2/2.2 sec, 1.6/1.6 sec, 3.29/3.29 sec, 6.2/6.2 sec, 16.24/16.24 sec )
[LOG] Total clause size reduction: 226871 --> 20589 (25248 --> 1003, 41002 --> 2209, 9798 --> 686, 7035 --> 578, 8602 --> 745, 7920 --> 662, 26219 --> 2454, 43990 --> 5048, 56580 --> 7196, 477 --> 8 )
[LOG] Average clause size reduction: 186.879 --> 16.9596 (260.289 --> 10.3402, 245.521 --> 13.2275, 208.468 --> 14.5957, 195.417 --> 16.0556, 183.021 --> 15.8511, 172.174 --> 14.3913, 165.943 --> 15.5316, 165.376 --> 18.9774, 163.526 --> 20.7977, 119.25 --> 2 )
[LOG] Overall execution time: 81.35 sec CPU time.
[LOG] Overall execution time: 88 sec real time.
Synthesis time: 87.59 sec (Real time) / 86.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.54 sec (Real time) / 2.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 164.75 sec (Real time) / 164.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 15330 8 30 1 15283
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 121.76 sec CPU time.
[LOG] Relation determinization time: 143 sec real time.
[LOG] Final circuit size: 21443 new AND gates.
[LOG] Size before ABC: 44951 AND gates.
[LOG] Size after ABC: 21442 AND gates.
[LOG] Time for optimizing with ABC: 22 seconds.
[LOG] Total time for all control signals: 120.84/121 sec (1/1 sec, 0.93/1 sec, 2.93/3 sec, 4.46/5 sec, 4.72/4 sec, 4.2/5 sec, 4.75/4 sec, 5.86/6 sec, 6.6/7 sec, 13.75/14 sec, 35.35/35 sec, 36.29/36 sec )
[LOG] Nr of iterations: 2275 (3, 2, 218, 27, 27, 33, 23, 114, 308, 539, 631, 350 )
[LOG] Total clause computation time: 66.05/69 sec (0.51/0.51 sec, 0.4/0.4 sec, 1.3/1.3 sec, 2.02/2.02 sec, 2.18/2.18 sec, 1.36/1.36 sec, 1.74/1.74 sec, 4.29/4.29 sec, 4.31/4.31 sec, 9.72/9.72 sec, 20.72/20.72 sec, 17.5/17.5 sec )
[LOG] Total clause minimization time: 53.74/52 sec (0.47/0.47 sec, 0.51/0.51 sec, 1.61/1.61 sec, 2.4/2.4 sec, 2.51/2.51 sec, 2.81/2.81 sec, 2.98/2.98 sec, 1.54/1.54 sec, 2.22/2.22 sec, 3.84/3.84 sec, 14.34/14.34 sec, 18.51/18.51 sec )
[LOG] Total clause size reduction: 427068 --> 44737 (656 --> 2, 306 --> 1, 56854 --> 3250, 6422 --> 191, 6084 --> 195, 7008 --> 362, 4598 --> 136, 22374 --> 1608, 57102 --> 5836, 94688 --> 11353, 110250 --> 14326, 60726 --> 7477 )
[LOG] Average clause size reduction: 187.722 --> 19.6646 (218.667 --> 0.666667, 153 --> 0.5, 260.798 --> 14.9083, 237.852 --> 7.07407, 225.333 --> 7.22222, 212.364 --> 10.9697, 199.913 --> 5.91304, 196.263 --> 14.1053, 185.396 --> 18.9481, 175.673 --> 21.0631, 174.723 --> 22.7036, 173.503 --> 21.3629 )
[LOG] Overall execution time: 121.76 sec CPU time.
[LOG] Overall execution time: 143 sec real time.
Synthesis time: 143.89 sec (Real time) / 141.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.79 sec (Real time) / 3.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 327.22 sec (Real time) / 326.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 21780 9 33 1 21727
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 370.05 sec CPU time.
[LOG] Relation determinization time: 461 sec real time.
[LOG] Final circuit size: 42861 new AND gates.
[LOG] Size before ABC: 99007 AND gates.
[LOG] Size after ABC: 42859 AND gates.
[LOG] Time for optimizing with ABC: 91 seconds.
[LOG] Total time for all control signals: 368.64/369 sec (2.14/2 sec, 2.43/2 sec, 8.95/9 sec, 11.96/12 sec, 13.01/13 sec, 11.44/12 sec, 13.62/13 sec, 15.68/16 sec, 11.18/11 sec, 14.13/14 sec, 40.09/40 sec, 73.81/74 sec, 150.2/151 sec )
[LOG] Nr of iterations: 4390 (5, 2, 302, 27, 25, 29, 26, 26, 94, 299, 1185, 1565, 805 )
[LOG] Total clause computation time: 187.92/186 sec (1.17/1.17 sec, 1.01/1.01 sec, 6.66/6.66 sec, 7.83/7.83 sec, 8.03/8.03 sec, 5.44/5.44 sec, 6.26/6.26 sec, 6.27/6.27 sec, 9.1/9.1 sec, 7/7 sec, 22.71/22.71 sec, 38.03/38.03 sec, 68.41/68.41 sec )
[LOG] Total clause minimization time: 177.93/178 sec (0.94/0.94 sec, 1.38/1.38 sec, 2.25/2.25 sec, 4.09/4.09 sec, 4.93/4.93 sec, 5.94/5.94 sec, 7.32/7.32 sec, 9.35/9.35 sec, 2.03/2.03 sec, 7.06/7.06 sec, 17/17 sec, 34.78/34.78 sec, 80.86/80.86 sec )
[LOG] Total clause size reduction: 876250 --> 98708 (1484 --> 28, 345 --> 3, 86688 --> 4810, 7228 --> 176, 6336 --> 215, 7000 --> 222, 5925 --> 233, 5700 --> 185, 20088 --> 1400, 60196 --> 5595, 226144 --> 29012, 297160 --> 37526, 151956 --> 19303 )
[LOG] Average clause size reduction: 199.601 --> 22.4847 (296.8 --> 5.6, 172.5 --> 1.5, 287.046 --> 15.9272, 267.704 --> 6.51852, 253.44 --> 8.6, 241.379 --> 7.65517, 227.885 --> 8.96154, 219.231 --> 7.11538, 213.702 --> 14.8936, 201.324 --> 18.7124, 190.839 --> 24.4827, 189.879 --> 23.9783, 188.765 --> 23.9789 )
[LOG] Overall execution time: 370.06 sec CPU time.
[LOG] Overall execution time: 461 sec real time.
Synthesis time: 461.67 sec (Real time) / 458.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.77 sec (Real time) / 7.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 940.93 sec (Real time) / 940.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 43240 10 35 1 43184
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 721.01 sec CPU time.
[LOG] Relation determinization time: 1004 sec real time.
[LOG] Final circuit size: 62157 new AND gates.
[LOG] Size before ABC: 176264 AND gates.
[LOG] Size after ABC: 62156 AND gates.
[LOG] Time for optimizing with ABC: 283 seconds.
[LOG] Total time for all control signals: 719.05/719 sec (3.13/3 sec, 3.39/3 sec, 8.51/9 sec, 9.99/10 sec, 10.72/11 sec, 15.49/15 sec, 15.52/16 sec, 19.74/19 sec, 20.91/21 sec, 29.1/29 sec, 22.75/23 sec, 76.47/77 sec, 216.52/216 sec, 266.81/267 sec )
[LOG] Nr of iterations: 6988 (6, 10, 328, 31, 40, 29, 36, 33, 196, 22, 758, 2017, 2704, 778 )
[LOG] Total clause computation time: 320.06/323 sec (1.3/1.3 sec, 1.15/1.15 sec, 5.43/5.43 sec, 5.17/5.17 sec, 4.97/4.97 sec, 5.82/5.82 sec, 4.83/4.83 sec, 5.84/5.84 sec, 5.15/5.15 sec, 7.75/7.75 sec, 10.15/10.15 sec, 34.98/34.98 sec, 105.23/105.23 sec, 122.29/122.29 sec )
[LOG] Total clause minimization time: 392.58/389 sec (1.8/1.8 sec, 2.21/2.21 sec, 3.03/3.03 sec, 4.75/4.75 sec, 5.7/5.7 sec, 9.61/9.61 sec, 10.63/10.63 sec, 13.84/13.84 sec, 15.66/15.66 sec, 21.27/21.27 sec, 12.42/12.42 sec, 40.54/40.54 sec, 108.53/108.53 sec, 142.59/142.59 sec )
[LOG] Total clause size reduction: 1485444 --> 175931 (2065 --> 32, 3447 --> 68, 103332 --> 5516, 9180 --> 284, 11388 --> 318, 7700 --> 220, 9170 --> 280, 7936 --> 307, 46020 --> 5084, 4767 --> 141, 163512 --> 18716, 411264 --> 52489, 548709 --> 72618, 156954 --> 19858 )
[LOG] Average clause size reduction: 212.571 --> 25.1762 (344.167 --> 5.33333, 344.7 --> 6.8, 315.037 --> 16.8171, 296.129 --> 9.16129, 284.7 --> 7.95, 265.517 --> 7.58621, 254.722 --> 7.77778, 240.485 --> 9.30303, 234.796 --> 25.9388, 216.682 --> 6.40909, 215.715 --> 24.6913, 203.899 --> 26.0233, 202.925 --> 26.8558, 201.74 --> 25.5244 )
[LOG] Overall execution time: 721.02 sec CPU time.
[LOG] Overall execution time: 1004 sec real time.
Synthesis time: 1003.93 sec (Real time) / 997.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.05 sec (Real time) / 12.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1543.33 sec (Real time) / 1542.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 62579 11 37 1 62518
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 1398.62 sec CPU time.
[LOG] Relation determinization time: 1420 sec real time.
[LOG] Final circuit size: 139906 new AND gates.
[LOG] Size before ABC: 207632 AND gates.
[LOG] Size after ABC: 139905 AND gates.
[LOG] Time for optimizing with ABC: 20 seconds.
[LOG] Total time for all control signals: 1392.05/1392 sec (24.3/24 sec, 14.66/15 sec, 43.1/43 sec, 57.77/58 sec, 53.17/53 sec, 50.16/50 sec, 48.16/48 sec, 44.18/45 sec, 110.92/110 sec, 74.73/75 sec, 81.73/82 sec, 141.16/141 sec, 186.25/186 sec, 213.07/214 sec, 248.69/248 sec )
[LOG] Nr of iterations: 7348 (4, 7, 422, 20, 20, 25, 50, 29, 600, 37, 1248, 117, 1235, 1613, 1921 )
[LOG] Total clause computation time: 652.91/651 sec (9.51/9.51 sec, 6.67/6.67 sec, 16.07/16.07 sec, 20.41/20.41 sec, 20.51/20.51 sec, 20/20 sec, 19.98/19.98 sec, 20.7/20.7 sec, 25.04/25.04 sec, 32.88/32.88 sec, 46.02/46.02 sec, 74.26/74.26 sec, 95.64/95.64 sec, 110.67/110.67 sec, 134.55/134.55 sec )
[LOG] Total clause minimization time: 728.61/726 sec (14.72/14.72 sec, 7.91/7.91 sec, 26.88/26.88 sec, 37.24/37.24 sec, 32.55/32.55 sec, 30.04/30.04 sec, 28.07/28.07 sec, 23.35/23.35 sec, 85.53/85.53 sec, 41.67/41.67 sec, 35.09/35.09 sec, 66.54/66.54 sec, 89.19/89.19 sec, 99.79/99.79 sec, 110.04/110.04 sec )
[LOG] Total clause size reduction: 1809131 --> 207242 (1389 --> 40, 2574 --> 36, 152402 --> 10343, 6650 --> 107, 6441 --> 133, 7704 --> 158, 15092 --> 475, 8176 --> 282, 168319 --> 19490, 9612 --> 320, 316738 --> 35673, 28072 --> 2651, 282586 --> 33576, 367536 --> 44258, 435840 --> 59700 )
[LOG] Average clause size reduction: 246.207 --> 28.2039 (347.25 --> 10, 367.714 --> 5.14286, 361.142 --> 24.5095, 332.5 --> 5.35, 322.05 --> 6.65, 308.16 --> 6.32, 301.84 --> 9.5, 281.931 --> 9.72414, 280.532 --> 32.4833, 259.784 --> 8.64865, 253.796 --> 28.5841, 239.932 --> 22.6581, 228.815 --> 27.187, 227.859 --> 27.4383, 226.882 --> 31.0776 )
[LOG] Overall execution time: 1398.64 sec CPU time.
[LOG] Overall execution time: 1420 sec real time.
Synthesis time: 1419.32 sec (Real time) / 1412.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.89 sec (Real time) / 31.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6291.87 sec (Real time) / 6290.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 140378 12 40 1 140312
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1800.46 sec CPU time.
[LOG] Relation determinization time: 1823 sec real time.
[LOG] Final circuit size: 151046 new AND gates.
[LOG] Size before ABC: 226343 AND gates.
[LOG] Size after ABC: 151045 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 1797.65/1798 sec (3.06/3 sec, 6.24/6 sec, 19.9/20 sec, 35.66/36 sec, 37.92/38 sec, 47.32/47 sec, 44.89/45 sec, 46.24/46 sec, 50.24/51 sec, 96.08/96 sec, 105.39/105 sec, 130.56/131 sec, 161.16/161 sec, 134.49/134 sec, 269.91/270 sec, 312.49/313 sec, 296.1/296 sec )
[LOG] Nr of iterations: 7932 (3, 2, 354, 26, 29, 28, 24, 34, 815, 34, 635, 122, 132, 1364, 1861, 1639, 830 )
[LOG] Total clause computation time: 921.46/924 sec (1.11/1.11 sec, 3.82/3.82 sec, 16.64/16.64 sec, 20.07/20.07 sec, 21.91/21.91 sec, 23.89/23.89 sec, 23.92/23.92 sec, 23.06/23.06 sec, 25.17/25.17 sec, 41.64/41.64 sec, 51.34/51.34 sec, 53.6/53.6 sec, 61.07/61.07 sec, 78.45/78.45 sec, 145.01/145.01 sec, 170.14/170.14 sec, 160.62/160.62 sec )
[LOG] Total clause minimization time: 864.94/863 sec (1.91/1.91 sec, 2.38/2.38 sec, 3.18/3.18 sec, 15.51/15.51 sec, 15.93/15.93 sec, 23.36/23.36 sec, 20.89/20.89 sec, 23.1/23.1 sec, 24.86/24.86 sec, 54.28/54.28 sec, 53.65/53.65 sec, 76.72/76.72 sec, 99.84/99.84 sec, 54.95/54.95 sec, 122.21/122.21 sec, 138.83/138.83 sec, 133.34/133.34 sec )
[LOG] Total clause size reduction: 2122584 --> 225986 (1052 --> 8, 488 --> 2, 148613 --> 9139, 10075 --> 347, 10780 --> 254, 9909 --> 265, 8119 --> 138, 11055 --> 223, 263736 --> 26148, 10230 --> 342, 187664 --> 17593, 33638 --> 2585, 35108 --> 2848, 335298 --> 39201, 455700 --> 53864, 399672 --> 51740, 201447 --> 21289 )
[LOG] Average clause size reduction: 267.598 --> 28.4904 (350.667 --> 2.66667, 244 --> 1, 419.811 --> 25.8164, 387.5 --> 13.3462, 371.724 --> 8.75862, 353.893 --> 9.46429, 338.292 --> 5.75, 325.147 --> 6.55882, 323.602 --> 32.0834, 300.882 --> 10.0588, 295.534 --> 27.7055, 275.721 --> 21.1885, 265.97 --> 21.5758, 245.82 --> 28.7397, 244.868 --> 28.9436, 243.851 --> 31.568, 242.707 --> 25.6494 )
[LOG] Overall execution time: 1800.48 sec CPU time.
[LOG] Overall execution time: 1823 sec real time.
Synthesis time: 1823.18 sec (Real time) / 1814.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.41 sec (Real time) / 37.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6642.14 sec (Real time) / 6640.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 151581 13 43 1 151509
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 2234.32 sec CPU time.
[LOG] Relation determinization time: 2270 sec real time.
[LOG] Final circuit size: 226107 new AND gates.
[LOG] Size before ABC: 346493 AND gates.
[LOG] Size after ABC: 226105 AND gates.
[LOG] Time for optimizing with ABC: 36 seconds.
[LOG] Total time for all control signals: 2230.46/2231 sec (6.93/7 sec, 11.39/12 sec, 21.36/21 sec, 31.77/32 sec, 32.23/32 sec, 29.74/30 sec, 39.03/39 sec, 39.85/40 sec, 45.96/46 sec, 94.04/94 sec, 122.78/123 sec, 171.28/171 sec, 166.5/166 sec, 194.28/195 sec, 212.44/212 sec, 309.38/310 sec, 354.26/354 sec, 347.24/347 sec )
[LOG] Nr of iterations: 11104 (4, 4, 340, 17, 37, 31, 34, 28, 796, 33, 1247, 84, 207, 88, 1704, 2926, 2729, 795 )
[LOG] Total clause computation time: 1162.52/1166 sec (1.93/1.93 sec, 3.77/3.77 sec, 16.21/16.21 sec, 18.58/18.58 sec, 20.12/20.12 sec, 16.68/16.68 sec, 17.37/17.37 sec, 18.15/18.15 sec, 22.23/22.23 sec, 41.94/41.94 sec, 50.8/50.8 sec, 77.99/77.99 sec, 72.28/72.28 sec, 102.49/102.49 sec, 118.78/118.78 sec, 170.37/170.37 sec, 205.83/205.83 sec, 187/187 sec )
[LOG] Total clause minimization time: 1046.43/1051 sec (4.96/4.96 sec, 7.56/7.56 sec, 5.05/5.05 sec, 13.11/13.11 sec, 12.01/12.01 sec, 12.98/12.98 sec, 21.58/21.58 sec, 21.62/21.62 sec, 23.44/23.44 sec, 51.93/51.93 sec, 71.38/71.38 sec, 92.92/92.92 sec, 93.84/93.84 sec, 91.34/91.34 sec, 91.46/91.46 sec, 133.55/133.55 sec, 140.85/140.85 sec, 156.85/156.85 sec )
[LOG] Total clause size reduction: 3132407 --> 346016 (1683 --> 48, 1557 --> 10, 152550 --> 7817, 6960 --> 114, 15156 --> 266, 12060 --> 219, 12771 --> 176, 9990 --> 179, 282225 --> 28762, 10944 --> 244, 407442 --> 40127, 25647 --> 1868, 60564 --> 6156, 24621 --> 1927, 442780 --> 53253, 757575 --> 92002, 703824 --> 90764, 204058 --> 22084 )
[LOG] Average clause size reduction: 282.097 --> 31.1614 (420.75 --> 12, 389.25 --> 2.5, 448.676 --> 22.9912, 409.412 --> 6.70588, 409.622 --> 7.18919, 389.032 --> 7.06452, 375.618 --> 5.17647, 356.786 --> 6.39286, 354.554 --> 36.1332, 331.636 --> 7.39394, 326.738 --> 32.1788, 305.321 --> 22.2381, 292.58 --> 29.7391, 279.784 --> 21.8977, 259.847 --> 31.2518, 258.911 --> 31.4429, 257.905 --> 33.2591, 256.677 --> 27.7786 )
[LOG] Overall execution time: 2234.34 sec CPU time.
[LOG] Overall execution time: 2270 sec real time.
Synthesis time: 2270.45 sec (Real time) / 2258.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 57.43 sec (Real time) / 57.17 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.09 sec (Real time) / 9998.43 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 226676 14 45 1 226601
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 3341.89 sec CPU time.
[LOG] Relation determinization time: 3389 sec real time.
[LOG] Final circuit size: 284004 new AND gates.
[LOG] Size before ABC: 429268 AND gates.
[LOG] Size after ABC: 284003 AND gates.
[LOG] Time for optimizing with ABC: 46 seconds.
[LOG] Total time for all control signals: 3336.86/3338 sec (8.91/9 sec, 6.68/7 sec, 5.69/6 sec, 29.04/29 sec, 79.09/79 sec, 146.46/146 sec, 177.56/178 sec, 178.28/178 sec, 200.2/200 sec, 184.66/185 sec, 216.63/217 sec, 224.92/225 sec, 230.55/230 sec, 226.88/227 sec, 237.38/238 sec, 252.77/253 sec, 315.07/315 sec, 316.19/316 sec, 299.9/300 sec )
[LOG] Nr of iterations: 12408 (13, 15, 5, 1702, 991, 47, 200, 113, 102, 532, 310, 107, 257, 218, 148, 360, 6823, 189, 276 )
[LOG] Total clause computation time: 1886.15/1886 sec (5.77/5.77 sec, 3.75/3.75 sec, 1.54/1.54 sec, 16.66/16.66 sec, 44.72/44.72 sec, 72.4/72.4 sec, 87.79/87.79 sec, 99.86/99.86 sec, 108.46/108.46 sec, 96.38/96.38 sec, 125.15/125.15 sec, 132.24/132.24 sec, 134.4/134.4 sec, 128.97/128.97 sec, 132.04/132.04 sec, 143.13/143.13 sec, 162.8/162.8 sec, 203.19/203.19 sec, 186.9/186.9 sec )
[LOG] Total clause minimization time: 1426.12/1430 sec (3.09/3.09 sec, 2.87/2.87 sec, 4.08/4.08 sec, 12.01/12.01 sec, 33.86/33.86 sec, 73.68/73.68 sec, 89.26/89.26 sec, 77.99/77.99 sec, 91.25/91.25 sec, 87.38/87.38 sec, 90.68/90.68 sec, 92.03/92.03 sec, 95.37/95.37 sec, 97/97 sec, 104.55/104.55 sec, 108.51/108.51 sec, 141.52/141.52 sec, 110.77/110.77 sec, 110.22/110.22 sec )
[LOG] Total clause size reduction: 4177764 --> 428828 (6408 --> 88, 7462 --> 109, 2108 --> 11, 855603 --> 46798, 479160 --> 30842, 19090 --> 1161, 80396 --> 7192, 43680 --> 4077, 37875 --> 3507, 191691 --> 18318, 106914 --> 9761, 35298 --> 3064, 81408 --> 7839, 65534 --> 5943, 42336 --> 3762, 100161 --> 9792, 1896516 --> 267474, 51324 --> 3412, 74800 --> 5678 )
[LOG] Average clause size reduction: 336.699 --> 34.5606 (492.923 --> 6.76923, 497.467 --> 7.26667, 421.6 --> 2.2, 502.704 --> 27.4959, 483.512 --> 31.1221, 406.17 --> 24.7021, 401.98 --> 35.96, 386.549 --> 36.0796, 371.324 --> 34.3824, 360.321 --> 34.4323, 344.884 --> 31.4871, 329.888 --> 28.6355, 316.763 --> 30.5019, 300.615 --> 27.2615, 286.054 --> 25.4189, 278.225 --> 27.2, 277.959 --> 39.2018, 271.556 --> 18.0529, 271.014 --> 20.5725 )
[LOG] Overall execution time: 3341.89 sec CPU time.
[LOG] Overall execution time: 3389 sec real time.
Synthesis time: 3388.13 sec (Real time) / 3374.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 63.12 sec (Real time) / 62.68 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9998.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 284615 15 47 1 284535
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 4217.79 sec CPU time.
[LOG] Relation determinization time: 4290 sec real time.
[LOG] Final circuit size: 418465 new AND gates.
[LOG] Size before ABC: 651527 AND gates.
[LOG] Size after ABC: 418465 AND gates.
[LOG] Time for optimizing with ABC: 73 seconds.
[LOG] Total time for all control signals: 4211.28/4210 sec (5.05/5 sec, 4.53/4 sec, 4.76/5 sec, 12.29/12 sec, 114.43/115 sec, 239.38/239 sec, 216.59/217 sec, 244.09/244 sec, 251.69/252 sec, 260/260 sec, 276.23/276 sec, 254.29/255 sec, 250.04/250 sec, 220.06/220 sec, 244.43/244 sec, 254.91/255 sec, 367.14/367 sec, 272.9/272 sec, 354.04/354 sec, 364.43/364 sec )
[LOG] Nr of iterations: 18325 (15, 18, 6, 2243, 1181, 66, 206, 123, 182, 385, 228, 153, 235, 243, 347, 828, 9449, 1238, 604, 575 )
[LOG] Total clause computation time: 2283.49/2282 sec (2.86/2.86 sec, 2.77/2.77 sec, 0.69/0.69 sec, 5.5/5.5 sec, 63.76/63.76 sec, 117.54/117.54 sec, 116.36/116.36 sec, 126.04/126.04 sec, 127.85/127.85 sec, 126.12/126.12 sec, 141.47/141.47 sec, 132.8/132.8 sec, 131.33/131.33 sec, 121.18/121.18 sec, 130.64/130.64 sec, 136.3/136.3 sec, 198.42/198.42 sec, 137.76/137.76 sec, 228.97/228.97 sec, 235.13/235.13 sec )
[LOG] Total clause minimization time: 1885.61/1894 sec (2.16/2.16 sec, 1.71/1.71 sec, 4.03/4.03 sec, 6.55/6.55 sec, 50.2/50.2 sec, 121.36/121.36 sec, 99.78/99.78 sec, 117.46/117.46 sec, 123.44/123.44 sec, 133.17/133.17 sec, 133.96/133.96 sec, 120.76/120.76 sec, 117.73/117.73 sec, 97.96/97.96 sec, 112.57/112.57 sec, 116.68/116.68 sec, 151.77/151.77 sec, 129.03/129.03 sec, 120.45/120.45 sec, 124.84/124.84 sec )
[LOG] Total clause size reduction: 6422425 --> 651058 (7868 --> 100, 9537 --> 167, 2775 --> 20, 1192744 --> 61646, 610060 --> 36114, 28795 --> 2146, 88150 --> 8164, 50874 --> 3796, 72581 --> 6578, 148608 --> 12661, 84671 --> 7147, 54872 --> 4332, 80730 --> 7263, 80586 --> 7072, 109682 --> 9966, 250581 --> 25475, 2853296 --> 389401, 359967 --> 39327, 172458 --> 15027, 163590 --> 14656 )
[LOG] Average clause size reduction: 350.473 --> 35.5284 (524.533 --> 6.66667, 529.833 --> 9.27778, 462.5 --> 3.33333, 531.763 --> 27.4837, 516.562 --> 30.5792, 436.288 --> 32.5152, 427.913 --> 39.6311, 413.61 --> 30.8618, 398.797 --> 36.1429, 385.995 --> 32.8857, 371.364 --> 31.3465, 358.641 --> 28.3137, 343.532 --> 30.9064, 331.63 --> 29.1029, 316.086 --> 28.7205, 302.634 --> 30.7669, 301.968 --> 41.2108, 290.765 --> 31.7666, 285.526 --> 24.8791, 284.504 --> 25.4887 )
[LOG] Overall execution time: 4217.81 sec CPU time.
[LOG] Overall execution time: 4290 sec real time.
Synthesis time: 4290.87 sec (Real time) / 4274.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 99.86 sec (Real time) / 99.25 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.11 sec (Real time) / 9998.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 419111 16 49 1 419026
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 4219.22 sec CPU time.
[LOG] Relation determinization time: 4309 sec real time.
[LOG] Final circuit size: 522055 new AND gates.
[LOG] Size before ABC: 824683 AND gates.
[LOG] Size after ABC: 522054 AND gates.
[LOG] Time for optimizing with ABC: 91 seconds.
[LOG] Total time for all control signals: 4209.72/4207 sec (9.63/9 sec, 8.22/8 sec, 11.64/12 sec, 40.92/41 sec, 315.49/316 sec, 186.45/186 sec, 188.07/188 sec, 205.74/206 sec, 215.65/216 sec, 186.96/187 sec, 197.19/197 sec, 202.17/202 sec, 201.09/201 sec, 219.78/219 sec, 212.62/212 sec, 224.23/224 sec, 321.17/321 sec, 238.37/238 sec, 247.98/248 sec, 385.71/385 sec, 390.64/391 sec )
[LOG] Nr of iterations: 21557 (17, 37, 4, 3078, 1103, 214, 101, 33, 94, 214, 336, 219, 135, 165, 331, 553, 9845, 1996, 1637, 444, 1001 )
[LOG] Total clause computation time: 2379.32/2367 sec (5.5/5.5 sec, 4.91/4.91 sec, 2.27/2.27 sec, 18.57/18.57 sec, 163.51/163.51 sec, 100.99/100.99 sec, 95.91/95.91 sec, 107.43/107.43 sec, 104.02/104.02 sec, 108.9/108.9 sec, 115.12/115.12 sec, 98.63/98.63 sec, 103.96/103.96 sec, 123.84/123.84 sec, 123.83/123.83 sec, 122.99/122.99 sec, 163.35/163.35 sec, 123.06/123.06 sec, 129.74/129.74 sec, 282.33/282.33 sec, 280.46/280.46 sec )
[LOG] Total clause minimization time: 1773.87/1786 sec (4.06/4.06 sec, 3.22/3.22 sec, 9.32/9.32 sec, 21.82/21.82 sec, 150.32/150.32 sec, 84.63/84.63 sec, 91.4/91.4 sec, 97.66/97.66 sec, 110.87/110.87 sec, 77.19/77.19 sec, 81.07/81.07 sec, 102.36/102.36 sec, 96.21/96.21 sec, 94.83/94.83 sec, 87.54/87.54 sec, 99.58/99.58 sec, 143.7/143.7 sec, 106.27/106.27 sec, 109.26/109.26 sec, 98.98/98.98 sec, 103.58/103.58 sec )
[LOG] Total clause size reduction: 8128678 --> 824178 (9616 --> 99, 21600 --> 435, 1782 --> 11, 1747736 --> 94959, 610508 --> 36391, 100749 --> 8232, 46100 --> 3632, 14304 --> 792, 40176 --> 2860, 89034 --> 7123, 135005 --> 11390, 85020 --> 7125, 49982 --> 3963, 59204 --> 4537, 113850 --> 10669, 183264 --> 17909, 3258364 --> 450523, 628425 --> 69587, 500616 --> 57090, 133343 --> 8758, 300000 --> 28093 )
[LOG] Average clause size reduction: 377.078 --> 38.2325 (565.647 --> 5.82353, 583.784 --> 11.7568, 445.5 --> 2.75, 567.815 --> 30.8509, 553.498 --> 32.9927, 470.79 --> 38.4673, 456.436 --> 35.9604, 433.455 --> 24, 427.404 --> 30.4255, 416.047 --> 33.285, 401.801 --> 33.8988, 388.219 --> 32.5342, 370.237 --> 29.3556, 358.812 --> 27.497, 343.958 --> 32.2326, 331.4 --> 32.3852, 330.966 --> 45.7616, 314.842 --> 34.8632, 305.813 --> 34.8748, 300.322 --> 19.7252, 299.7 --> 28.0649 )
[LOG] Overall execution time: 4219.24 sec CPU time.
[LOG] Overall execution time: 4309 sec real time.
Synthesis time: 4309.37 sec (Real time) / 4287.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 129.14 sec (Real time) / 128.51 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.14 sec (Real time) / 9998.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 522745 17 51 1 522657
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 4525.22 sec CPU time.
[LOG] Relation determinization time: 4636 sec real time.
[LOG] Final circuit size: 611179 new AND gates.
[LOG] Size before ABC: 962690 AND gates.
[LOG] Size after ABC: 611179 AND gates.
[LOG] Time for optimizing with ABC: 112 seconds.
[LOG] Total time for all control signals: 4512.01/4510 sec (10.59/11 sec, 10.26/10 sec, 15.47/16 sec, 49.55/49 sec, 297.65/298 sec, 195.11/195 sec, 132.51/133 sec, 150.76/150 sec, 187.72/187 sec, 188.21/188 sec, 192.34/192 sec, 198.89/199 sec, 203.87/204 sec, 212.78/213 sec, 212.85/213 sec, 228.32/228 sec, 351.88/352 sec, 244.49/244 sec, 310.08/310 sec, 233.31/233 sec, 460.56/461 sec, 424.81/424 sec )
[LOG] Nr of iterations: 24400 (22, 26, 6, 4772, 1380, 71, 54, 83, 377, 513, 116, 219, 92, 350, 389, 246, 7323, 1501, 1694, 646, 3663, 857 )
[LOG] Total clause computation time: 2453.49/2445 sec (6.03/6.03 sec, 5.11/5.11 sec, 1.95/1.95 sec, 22.13/22.13 sec, 147.3/147.3 sec, 100.32/100.32 sec, 63.13/63.13 sec, 67.25/67.25 sec, 90.4/90.4 sec, 84.73/84.73 sec, 96.82/96.82 sec, 100.27/100.27 sec, 102.53/102.53 sec, 109.08/109.08 sec, 108.38/108.38 sec, 113.89/113.89 sec, 171.34/171.34 sec, 126.53/126.53 sec, 191.83/191.83 sec, 121.39/121.39 sec, 311.39/311.39 sec, 311.69/311.69 sec )
[LOG] Total clause minimization time: 1980.05/1986 sec (4.46/4.46 sec, 5.05/5.05 sec, 13.46/13.46 sec, 25.93/25.93 sec, 148.24/148.24 sec, 93.83/93.83 sec, 68.4/68.4 sec, 82.48/82.48 sec, 95.72/95.72 sec, 101.75/101.75 sec, 94.42/94.42 sec, 97.34/97.34 sec, 100.31/100.31 sec, 102.1/102.1 sec, 102.2/102.2 sec, 112.76/112.76 sec, 164.22/164.22 sec, 111.36/111.36 sec, 110.25/110.25 sec, 106.99/106.99 sec, 133.28/133.28 sec, 105.5/105.5 sec )
[LOG] Total clause size reduction: 10111842 --> 962152 (13356 --> 206, 15875 --> 206, 3145 --> 21, 2886455 --> 154830, 810852 --> 47236, 35280 --> 2135, 26076 --> 1441, 39196 --> 2885, 173712 --> 15114, 229376 --> 17241, 49795 --> 3264, 91778 --> 7241, 36673 --> 2689, 136459 --> 11211, 145112 --> 12927, 88200 --> 7900, 2628598 --> 358751, 514500 --> 56617, 558690 --> 61140, 206400 --> 18016, 1153530 --> 158566, 268784 --> 22515 )
[LOG] Average clause size reduction: 414.42 --> 39.4325 (607.091 --> 9.36364, 610.577 --> 7.92308, 524.167 --> 3.5, 604.873 --> 32.4455, 587.574 --> 34.229, 496.901 --> 30.0704, 482.889 --> 26.6852, 472.241 --> 34.759, 460.775 --> 40.0902, 447.127 --> 33.6082, 429.267 --> 28.1379, 419.078 --> 33.0639, 398.62 --> 29.2283, 389.883 --> 32.0314, 373.039 --> 33.2314, 358.537 --> 32.1138, 358.951 --> 48.9896, 342.771 --> 37.7195, 329.805 --> 36.0921, 319.505 --> 27.8885, 314.914 --> 43.2886, 313.634 --> 26.2719 )
[LOG] Overall execution time: 4525.24 sec CPU time.
[LOG] Overall execution time: 4636 sec real time.
Synthesis time: 4636.49 sec (Real time) / 4610.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 165.34 sec (Real time) / 164.42 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.14 sec (Real time) / 9997.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 611911 18 53 1 611818
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 5494.23 sec CPU time.
[LOG] Relation determinization time: 5583 sec real time.
[LOG] Final circuit size: 737174 new AND gates.
[LOG] Size before ABC: 1114816 AND gates.
[LOG] Size after ABC: 737173 AND gates.
[LOG] Time for optimizing with ABC: 89 seconds.
[LOG] Total time for all control signals: 5479.67/5478 sec (11.5/12 sec, 10.27/10 sec, 13.64/14 sec, 47.74/47 sec, 356.78/357 sec, 195.01/195 sec, 183.25/183 sec, 169.1/169 sec, 155.38/155 sec, 170.48/170 sec, 188.8/189 sec, 183.23/183 sec, 202.45/203 sec, 199.41/199 sec, 226/226 sec, 271.98/272 sec, 496.77/497 sec, 357.63/357 sec, 321.75/322 sec, 280.52/280 sec, 284.8/285 sec, 599.5/600 sec, 553.68/553 sec )
[LOG] Nr of iterations: 28300 (12, 11, 4, 3589, 2015, 71, 43, 62, 39, 214, 82, 283, 303, 1069, 360, 2222, 6613, 1732, 1553, 441, 320, 5869, 1393 )
[LOG] Total clause computation time: 3031.77/3036 sec (7/7 sec, 5.1/5.1 sec, 1.73/1.73 sec, 21.9/21.9 sec, 185.22/185.22 sec, 96.12/96.12 sec, 87.68/87.68 sec, 78.83/78.83 sec, 83.12/83.12 sec, 95.53/95.53 sec, 101.73/101.73 sec, 101.04/101.04 sec, 113.98/113.98 sec, 103.98/103.98 sec, 111.07/111.07 sec, 128.05/128.05 sec, 268.75/268.75 sec, 190.64/190.64 sec, 164.37/164.37 sec, 144.14/144.14 sec, 146.49/146.49 sec, 389.2/389.2 sec, 406.1/406.1 sec )
[LOG] Total clause minimization time: 2339.67/2341 sec (4.42/4.42 sec, 5.09/5.09 sec, 11.83/11.83 sec, 25.02/25.02 sec, 168.36/168.36 sec, 98.02/98.02 sec, 94.71/94.71 sec, 89.48/89.48 sec, 71.48/71.48 sec, 73.95/73.95 sec, 86.12/86.12 sec, 80.95/80.95 sec, 86.99/86.99 sec, 92.45/92.45 sec, 113.32/113.32 sec, 136.65/136.65 sec, 209.78/209.78 sec, 158.08/158.08 sec, 149.52/149.52 sec, 131.94/131.94 sec, 134.46/134.46 sec, 181.92/181.92 sec, 135.13/135.13 sec )
[LOG] Total clause size reduction: 11989542 --> 1114247 (7480 --> 60, 6790 --> 48, 2019 --> 8, 2328612 --> 112758, 1262778 --> 65868, 37450 --> 1968, 21882 --> 1059, 30988 --> 2038, 18734 --> 754, 102027 --> 7660, 37584 --> 2300, 127464 --> 10425, 130766 --> 11903, 447492 --> 40106, 144318 --> 12680, 863969 --> 83933, 2565456 --> 335498, 643932 --> 70727, 557168 --> 61005, 151360 --> 11893, 106865 --> 8190, 1936440 --> 236119, 457968 --> 37247 )
[LOG] Average clause size reduction: 423.659 --> 39.3727 (623.333 --> 5, 617.273 --> 4.36364, 504.75 --> 2, 648.819 --> 31.4177, 626.689 --> 32.6888, 527.465 --> 27.7183, 508.884 --> 24.6279, 499.806 --> 32.871, 480.359 --> 19.3333, 476.762 --> 35.7944, 458.341 --> 28.0488, 450.403 --> 36.8375, 431.571 --> 39.2838, 418.608 --> 37.5173, 400.883 --> 35.2222, 388.825 --> 37.7736, 387.941 --> 50.7331, 371.785 --> 40.8355, 358.769 --> 39.282, 343.22 --> 26.9683, 333.953 --> 25.5938, 329.944 --> 40.2316, 328.764 --> 26.7387 )
[LOG] Overall execution time: 5494.25 sec CPU time.
[LOG] Overall execution time: 5583 sec real time.
Synthesis time: 5583.87 sec (Real time) / 5558.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 165.66 sec (Real time) / 164.21 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9997.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 737955 19 55 1 737859
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 5822.99 sec CPU time.
[LOG] Relation determinization time: 5925 sec real time.
[LOG] Final circuit size: 796118 new AND gates.
[LOG] Size before ABC: 1210334 AND gates.
[LOG] Size after ABC: 796117 AND gates.
[LOG] Time for optimizing with ABC: 102 seconds.
[LOG] Total time for all control signals: 5808.45/5810 sec (13.78/14 sec, 11.65/12 sec, 18/18 sec, 60.98/61 sec, 213.92/214 sec, 246.46/246 sec, 181.32/182 sec, 186.52/186 sec, 187.79/188 sec, 224.59/225 sec, 208.2/208 sec, 233.76/234 sec, 251.7/252 sec, 255.71/256 sec, 271.17/271 sec, 287.55/288 sec, 346.94/347 sec, 318.09/318 sec, 341.98/342 sec, 291.4/291 sec, 286.56/287 sec, 341.37/341 sec, 422.48/422 sec, 606.53/607 sec )
[LOG] Nr of iterations: 29071 (17, 26, 2, 2685, 2015, 125, 48, 29, 64, 585, 993, 284, 793, 388, 344, 534, 3776, 389, 1644, 346, 1209, 400, 4367, 8008 )
[LOG] Total clause computation time: 3083.82/3066 sec (8.2/8.2 sec, 5.88/5.88 sec, 3.16/3.16 sec, 30.44/30.44 sec, 113.82/113.82 sec, 101.61/101.61 sec, 103.01/103.01 sec, 105.07/105.07 sec, 109.98/109.98 sec, 101.3/101.3 sec, 108.85/108.85 sec, 118.45/118.45 sec, 123.73/123.73 sec, 125.64/125.64 sec, 131.93/131.93 sec, 146.9/146.9 sec, 184.04/184.04 sec, 166.94/166.94 sec, 182.14/182.14 sec, 157.4/157.4 sec, 146.94/146.94 sec, 196.14/196.14 sec, 233.56/233.56 sec, 378.69/378.69 sec )
[LOG] Total clause minimization time: 2617.39/2627 sec (5.48/5.48 sec, 5.65/5.65 sec, 14.76/14.76 sec, 29.86/29.86 sec, 97.56/97.56 sec, 143.94/143.94 sec, 77.53/77.53 sec, 80.66/80.66 sec, 77.05/77.05 sec, 121.93/121.93 sec, 96.91/96.91 sec, 113.94/113.94 sec, 125.95/125.95 sec, 127.97/127.97 sec, 137.02/137.02 sec, 137.7/137.7 sec, 152.76/152.76 sec, 147.91/147.91 sec, 153.93/153.93 sec, 130.78/130.78 sec, 134.3/134.3 sec, 141.8/141.8 sec, 173.26/173.26 sec, 188.74/188.74 sec )
[LOG] Total clause size reduction: 12944086 --> 1209724 (11632 --> 73, 18150 --> 299, 720 --> 2, 1857328 --> 78752, 1359450 --> 67781, 72044 --> 5493, 26743 --> 1613, 15512 --> 792, 33957 --> 2137, 306600 --> 23007, 504928 --> 38394, 140368 --> 11128, 379368 --> 27000, 180342 --> 14865, 154350 --> 12455, 233454 --> 20039, 1649675 --> 194530, 162960 --> 13043, 667058 --> 64379, 134895 --> 7851, 455416 --> 42076, 145236 --> 9906, 1567394 --> 205704, 2866506 --> 368405 )
[LOG] Average clause size reduction: 445.258 --> 41.6127 (684.235 --> 4.29412, 698.077 --> 11.5, 360 --> 1, 691.742 --> 29.3304, 674.665 --> 33.6382, 576.352 --> 43.944, 557.146 --> 33.6042, 534.897 --> 27.3103, 530.578 --> 33.3906, 524.103 --> 39.3282, 508.487 --> 38.6647, 494.254 --> 39.1831, 478.396 --> 34.0479, 464.799 --> 38.3119, 448.692 --> 36.2064, 437.18 --> 37.5262, 436.884 --> 51.5175, 418.92 --> 33.5296, 405.753 --> 39.16, 389.87 --> 22.6908, 376.688 --> 34.8023, 363.09 --> 24.765, 358.918 --> 47.1042, 357.955 --> 46.0046 )
[LOG] Overall execution time: 5823.02 sec CPU time.
[LOG] Overall execution time: 5925 sec real time.
Synthesis time: 5925.47 sec (Real time) / 5903.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 184.11 sec (Real time) / 182.51 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.15 sec (Real time) / 9997.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 796952 20 58 1 796851
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.74 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 780 new AND gates.
[LOG] Size before ABC: 1015 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.72/1 sec (0.03/0 sec, 0.07/0 sec, 0.1/0 sec, 0.2/0 sec, 0.15/0 sec, 0.17/1 sec )
[LOG] Nr of iterations: 102 (26, 27, 30, 2, 15, 2 )
[LOG] Total clause computation time: 0.41/0 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 0.28/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 11656 --> 914 (3400 --> 181, 3328 --> 176, 3219 --> 372, 109 --> 4, 1498 --> 179, 102 --> 2 )
[LOG] Average clause size reduction: 114.275 --> 8.96078 (130.769 --> 6.96154, 123.259 --> 6.51852, 107.3 --> 12.4, 54.5 --> 2, 99.8667 --> 11.9333, 51 --> 1 )
[LOG] Overall execution time: 0.74 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 953 5 23 1 921
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 17.73 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 5344 new AND gates.
[LOG] Size before ABC: 7464 AND gates.
[LOG] Size after ABC: 5343 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 17.69/17 sec (0.09/0 sec, 0.14/0 sec, 0.47/0 sec, 1.1/2 sec, 3.59/3 sec, 5.98/6 sec, 6.32/6 sec )
[LOG] Nr of iterations: 476 (54, 80, 88, 79, 113, 59, 3 )
[LOG] Total clause computation time: 10.21/10 sec (0.06/0.06 sec, 0.07/0.07 sec, 0.27/0.27 sec, 0.53/0.53 sec, 1.68/1.68 sec, 3.8/3.8 sec, 3.8/3.8 sec )
[LOG] Total clause minimization time: 7.38/7 sec (0.02/0.02 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.56/0.56 sec, 1.89/1.89 sec, 2.16/2.16 sec, 2.5/2.5 sec )
[LOG] Total clause size reduction: 67086 --> 7331 (9169 --> 527, 13035 --> 868, 12528 --> 1479, 10296 --> 1352, 14448 --> 2070, 7366 --> 1030, 244 --> 5 )
[LOG] Average clause size reduction: 140.937 --> 15.4013 (169.796 --> 9.75926, 162.938 --> 10.85, 142.364 --> 16.8068, 130.329 --> 17.1139, 127.858 --> 18.3186, 124.847 --> 17.4576, 81.3333 --> 1.66667 )
[LOG] Overall execution time: 17.73 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.32 sec (Real time) / 19.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.40 sec (Real time) / 1.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.63 sec (Real time) / 20.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 5556 6 26 1 5518
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 624.59 sec CPU time.
[LOG] Relation determinization time: 671 sec real time.
[LOG] Final circuit size: 37895 new AND gates.
[LOG] Size before ABC: 64477 AND gates.
[LOG] Size after ABC: 37894 AND gates.
[LOG] Time for optimizing with ABC: 46 seconds.
[LOG] Total time for all control signals: 624.28/624 sec (0.31/1 sec, 0.44/0 sec, 2.59/3 sec, 8.86/8 sec, 31.31/32 sec, 55.03/55 sec, 173.67/173 sec, 151.97/151 sec, 200.1/201 sec )
[LOG] Nr of iterations: 2940 (118, 114, 394, 413, 454, 581, 679, 184, 3 )
[LOG] Total clause computation time: 299.62/300 sec (0.26/0.26 sec, 0.26/0.26 sec, 1.86/1.86 sec, 3.95/3.95 sec, 10.67/10.67 sec, 26.84/26.84 sec, 85.53/85.53 sec, 78/78 sec, 92.25/92.25 sec )
[LOG] Total clause minimization time: 323.34/322 sec (0.05/0.05 sec, 0.17/0.17 sec, 0.72/0.72 sec, 4.86/4.86 sec, 20.56/20.56 sec, 28.07/28.07 sec, 87.65/87.65 sec, 73.65/73.65 sec, 107.61/107.61 sec )
[LOG] Total clause size reduction: 461862 --> 64310 (25038 --> 1705, 23278 --> 1638, 69954 --> 8623, 66744 --> 8766, 68856 --> 9834, 84100 --> 13942, 97632 --> 15754, 25986 --> 4043, 274 --> 5 )
[LOG] Average clause size reduction: 157.096 --> 21.8741 (212.186 --> 14.4492, 204.193 --> 14.3684, 177.548 --> 21.8858, 161.608 --> 21.2252, 151.665 --> 21.6608, 144.75 --> 23.9966, 143.788 --> 23.2018, 141.228 --> 21.9728, 91.3333 --> 1.66667 )
[LOG] Overall execution time: 624.59 sec CPU time.
[LOG] Overall execution time: 671 sec real time.
Synthesis time: 670.79 sec (Real time) / 669.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.87 sec (Real time) / 6.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 573.77 sec (Real time) / 573.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 38148 7 30 1 38103
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 512.84 sec CPU time.
[LOG] Relation determinization time: 833 sec real time.
[LOG] Final circuit size: 98951 new AND gates.
[LOG] Size before ABC: 171271 AND gates.
[LOG] Size after ABC: 98949 AND gates.
[LOG] Time for optimizing with ABC: 320 seconds.
[LOG] Total time for all control signals: 512.29/512 sec (0.04/0 sec, 0.03/0 sec, 0.54/1 sec, 10.07/10 sec, 11.75/11 sec, 16.67/17 sec, 43.67/44 sec, 66.12/66 sec, 112.35/112 sec, 251.05/251 sec )
[LOG] Nr of iterations: 7270 (2, 2, 742, 99, 65, 97, 384, 494, 3433, 1952 )
[LOG] Total clause computation time: 265.64/269 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.35/0.35 sec, 6.15/6.15 sec, 7.21/7.21 sec, 5.73/5.73 sec, 25.77/25.77 sec, 31.94/31.94 sec, 61.15/61.15 sec, 127.31/127.31 sec )
[LOG] Total clause minimization time: 242.37/238 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.15/0.15 sec, 3.85/3.85 sec, 4.47/4.47 sec, 10.87/10.87 sec, 17.81/17.81 sec, 34.02/34.02 sec, 49.99/49.99 sec, 121.18/121.18 sec )
[LOG] Total clause size reduction: 1169159 --> 171099 (286 --> 1, 268 --> 1, 161538 --> 16529, 20286 --> 1511, 12352 --> 896, 17568 --> 1260, 63195 --> 8525, 77401 --> 11389, 521664 --> 83123, 294601 --> 47864 )
[LOG] Average clause size reduction: 160.82 --> 23.5349 (143 --> 0.5, 134 --> 0.5, 217.706 --> 22.2763, 204.909 --> 15.2626, 190.031 --> 13.7846, 181.113 --> 12.9897, 164.57 --> 22.2005, 156.682 --> 23.0547, 151.956 --> 24.2129, 150.923 --> 24.5205 )
[LOG] Overall execution time: 512.84 sec CPU time.
[LOG] Overall execution time: 833 sec real time.
Synthesis time: 833.17 sec (Real time) / 828.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.25 sec (Real time) / 18.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2627.11 sec (Real time) / 2626.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 99245 8 33 1 99196
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 1814.83 sec CPU time.
[LOG] Relation determinization time: 1890 sec real time.
[LOG] Final circuit size: 374715 new AND gates.
[LOG] Size before ABC: 646989 AND gates.
[LOG] Size after ABC: 374714 AND gates.
[LOG] Time for optimizing with ABC: 69 seconds.
[LOG] Total time for all control signals: 1812.76/1813 sec (0.06/0 sec, 0.07/0 sec, 0.68/1 sec, 11.44/12 sec, 12.93/12 sec, 22.27/22 sec, 59.47/59 sec, 72.95/73 sec, 159.07/160 sec, 360.42/360 sec, 479.09/480 sec, 634.31/634 sec )
[LOG] Nr of iterations: 23953 (4, 2, 797, 152, 131, 132, 291, 1104, 1123, 10450, 5827, 3940 )
[LOG] Total clause computation time: 959.64/959 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.29/0.29 sec, 6.95/6.95 sec, 5.58/5.58 sec, 11.6/11.6 sec, 35.05/35.05 sec, 37.77/37.77 sec, 77.99/77.99 sec, 185.09/185.09 sec, 248.89/248.89 sec, 350.38/350.38 sec )
[LOG] Total clause minimization time: 802.75/814 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.37/0.37 sec, 4.38/4.38 sec, 7.25/7.25 sec, 10.58/10.58 sec, 24.29/24.29 sec, 34.97/34.97 sec, 80.57/80.57 sec, 165.79/165.79 sec, 208.87/208.87 sec, 265.62/265.62 sec )
[LOG] Total clause size reduction: 4146498 --> 646784 (990 --> 3, 308 --> 1, 204572 --> 17994, 36542 --> 2630, 29770 --> 1960, 28034 --> 1851, 59160 --> 4859, 205158 --> 30250, 199716 --> 30496, 1755432 --> 295397, 972942 --> 154818, 653874 --> 106525 )
[LOG] Average clause size reduction: 173.11 --> 27.0022 (247.5 --> 0.75, 154 --> 0.5, 256.678 --> 22.5772, 240.408 --> 17.3026, 227.252 --> 14.9618, 212.379 --> 14.0227, 203.299 --> 16.6976, 185.832 --> 27.4004, 177.841 --> 27.1558, 167.984 --> 28.2677, 166.971 --> 26.5691, 165.958 --> 27.0368 )
[LOG] Overall execution time: 1814.83 sec CPU time.
[LOG] Overall execution time: 1890 sec real time.
Synthesis time: 1890.34 sec (Real time) / 1872.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 62.70 sec (Real time) / 62.16 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.12 sec (Real time) / 9998.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 375054 9 37 1 374997
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9503.26 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9883.17 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9514.61 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9443.93 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9168.04 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 8945.30 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 6339.38 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 6007.51 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 5763.07 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5738.55 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 5823.07 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 604 new AND gates.
[LOG] Size before ABC: 806 AND gates.
[LOG] Size after ABC: 602 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.76/1 sec (0.04/0 sec, 0.05/0 sec, 0.08/0 sec, 0.25/0 sec, 0.19/1 sec, 0.15/0 sec )
[LOG] Nr of iterations: 91 (22, 23, 25, 2, 16, 3 )
[LOG] Total clause computation time: 0.44/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 0.29/1 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 10125 --> 713 (2793 --> 136, 2750 --> 158, 2664 --> 244, 109 --> 3, 1605 --> 167, 204 --> 5 )
[LOG] Average clause size reduction: 111.264 --> 7.83516 (126.955 --> 6.18182, 119.565 --> 6.86957, 106.56 --> 9.76, 54.5 --> 1.5, 100.312 --> 10.4375, 68 --> 1.66667 )
[LOG] Overall execution time: 0.76 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 774 5 23 1 742
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 8.58 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 4331 new AND gates.
[LOG] Size before ABC: 5971 AND gates.
[LOG] Size after ABC: 4330 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.53/8 sec (0.13/0 sec, 0.17/0 sec, 0.64/0 sec, 0.49/1 sec, 1.15/1 sec, 2.41/3 sec, 3.54/3 sec )
[LOG] Nr of iterations: 393 (37, 67, 52, 59, 87, 88, 3 )
[LOG] Total clause computation time: 5.17/5 sec (0.09/0.09 sec, 0.08/0.08 sec, 0.47/0.47 sec, 0.21/0.21 sec, 0.57/0.57 sec, 1.61/1.61 sec, 2.14/2.14 sec )
[LOG] Total clause minimization time: 3.27/2 sec (0.04/0.04 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.27/0.27 sec, 0.57/0.57 sec, 0.77/0.77 sec, 1.38/1.38 sec )
[LOG] Total clause size reduction: 53558 --> 5844 (6012 --> 403, 10494 --> 724, 7242 --> 822, 7598 --> 891, 11008 --> 1543, 10962 --> 1453, 242 --> 8 )
[LOG] Average clause size reduction: 136.28 --> 14.8702 (162.486 --> 10.8919, 156.627 --> 10.806, 139.269 --> 15.8077, 128.78 --> 15.1017, 126.529 --> 17.7356, 124.568 --> 16.5114, 80.6667 --> 2.66667 )
[LOG] Overall execution time: 8.58 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.87 sec (Real time) / 9.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.03 sec (Real time) / 19.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 4537 6 26 1 4499
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 158.99 sec CPU time.
[LOG] Relation determinization time: 170 sec real time.
[LOG] Final circuit size: 19360 new AND gates.
[LOG] Size before ABC: 30367 AND gates.
[LOG] Size after ABC: 19359 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 158.82/159 sec (0.36/0 sec, 1.1/1 sec, 2.53/3 sec, 4.65/5 sec, 6.15/6 sec, 8.97/9 sec, 27.71/27 sec, 39.04/39 sec, 68.31/69 sec )
[LOG] Nr of iterations: 1509 (162, 180, 136, 41, 62, 254, 388, 283, 3 )
[LOG] Total clause computation time: 82.3/80 sec (0.1/0.1 sec, 0.87/0.87 sec, 1.35/1.35 sec, 2.77/2.77 sec, 3.98/3.98 sec, 4.47/4.47 sec, 15.05/15.05 sec, 20.45/20.45 sec, 33.26/33.26 sec )
[LOG] Total clause minimization time: 76.02/77 sec (0.24/0.24 sec, 0.22/0.22 sec, 1.15/1.15 sec, 1.83/1.83 sec, 2.13/2.13 sec, 4.44/4.44 sec, 12.59/12.59 sec, 18.46/18.46 sec, 34.96/34.96 sec )
[LOG] Total clause size reduction: 239651 --> 30208 (33166 --> 2598, 35442 --> 2854, 23625 --> 2982, 6400 --> 751, 9211 --> 1317, 36432 --> 5368, 55341 --> 8416, 39762 --> 5917, 272 --> 5 )
[LOG] Average clause size reduction: 158.814 --> 20.0186 (204.728 --> 16.037, 196.9 --> 15.8556, 173.713 --> 21.9265, 156.098 --> 18.3171, 148.565 --> 21.2419, 143.433 --> 21.1339, 142.631 --> 21.6907, 140.502 --> 20.9081, 90.6667 --> 1.66667 )
[LOG] Overall execution time: 158.99 sec CPU time.
[LOG] Overall execution time: 170 sec real time.
Synthesis time: 170.45 sec (Real time) / 169.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.38 sec (Real time) / 3.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 317.39 sec (Real time) / 317.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 19605 7 30 1 19560
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 157.7 sec CPU time.
[LOG] Relation determinization time: 212 sec real time.
[LOG] Final circuit size: 43246 new AND gates.
[LOG] Size before ABC: 70360 AND gates.
[LOG] Size after ABC: 43244 AND gates.
[LOG] Time for optimizing with ABC: 54 seconds.
[LOG] Total time for all control signals: 157.27/157 sec (0.16/0 sec, 0.16/0 sec, 0.53/0 sec, 2.36/3 sec, 2.48/2 sec, 4.7/5 sec, 8.26/8 sec, 12.53/13 sec, 40.24/40 sec, 85.85/86 sec )
[LOG] Nr of iterations: 3395 (2, 2, 360, 59, 36, 62, 226, 215, 1285, 1148 )
[LOG] Total clause computation time: 81.28/83 sec (0.07/0.07 sec, 0.09/0.09 sec, 0.29/0.29 sec, 1.09/1.09 sec, 1.13/1.13 sec, 2.74/2.74 sec, 5.48/5.48 sec, 6.08/6.08 sec, 20.85/20.85 sec, 43.46/43.46 sec )
[LOG] Total clause minimization time: 74.81/74 sec (0.08/0.08 sec, 0.06/0.06 sec, 0.22/0.22 sec, 1.25/1.25 sec, 1.31/1.31 sec, 1.92/1.92 sec, 2.67/2.67 sec, 6.37/6.37 sec, 19.11/19.11 sec, 41.82/41.82 sec )
[LOG] Total clause size reduction: 543197 --> 70192 (276 --> 1, 258 --> 1, 76826 --> 6775, 11832 --> 995, 6685 --> 461, 11102 --> 977, 36900 --> 4627, 33384 --> 4465, 193884 --> 27285, 172050 --> 24605 )
[LOG] Average clause size reduction: 159.999 --> 20.6751 (138 --> 0.5, 129 --> 0.5, 213.406 --> 18.8194, 200.542 --> 16.8644, 185.694 --> 12.8056, 179.065 --> 15.7581, 163.274 --> 20.4735, 155.274 --> 20.7674, 150.882 --> 21.2335, 149.869 --> 21.4329 )
[LOG] Overall execution time: 157.7 sec CPU time.
[LOG] Overall execution time: 212 sec real time.
Synthesis time: 211.45 sec (Real time) / 209.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.76 sec (Real time) / 7.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1857.19 sec (Real time) / 1856.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 43530 8 33 1 43481
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 1233.33 sec CPU time.
[LOG] Relation determinization time: 1261 sec real time.
[LOG] Final circuit size: 188564 new AND gates.
[LOG] Size before ABC: 305421 AND gates.
[LOG] Size after ABC: 188563 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 1231.69/1232 sec (0.68/1 sec, 0.62/0 sec, 2.97/3 sec, 12.33/12 sec, 9.69/10 sec, 20.26/20 sec, 29.73/30 sec, 58.1/58 sec, 88.72/89 sec, 179.14/179 sec, 413.7/414 sec, 415.75/416 sec )
[LOG] Nr of iterations: 12162 (4, 2, 766, 71, 87, 73, 133, 507, 1005, 5128, 2829, 1557 )
[LOG] Total clause computation time: 659.7/652 sec (0.19/0.19 sec, 0.39/0.39 sec, 2.07/2.07 sec, 7.2/7.2 sec, 4.89/4.89 sec, 10.74/10.74 sec, 14.68/14.68 sec, 29.84/29.84 sec, 48.96/48.96 sec, 100.04/100.04 sec, 219.36/219.36 sec, 221.34/221.34 sec )
[LOG] Total clause minimization time: 556.73/560 sec (0.47/0.47 sec, 0.22/0.22 sec, 0.84/0.84 sec, 5.06/5.06 sec, 4.7/4.7 sec, 9.44/9.44 sec, 14.94/14.94 sec, 28.05/28.05 sec, 39.31/39.31 sec, 75.41/75.41 sec, 188.3/188.3 sec, 189.99/189.99 sec )
[LOG] Total clause size reduction: 2150201 --> 305219 (960 --> 3, 298 --> 1, 194310 --> 16735, 16800 --> 1229, 19608 --> 1870, 15408 --> 1420, 27060 --> 2492, 94622 --> 12743, 179716 --> 25651, 866463 --> 134176, 475104 --> 69827, 259852 --> 39072 )
[LOG] Average clause size reduction: 176.797 --> 25.0961 (240 --> 0.75, 149 --> 0.5, 253.668 --> 21.8473, 236.62 --> 17.3099, 225.379 --> 21.4943, 211.068 --> 19.4521, 203.459 --> 18.7368, 186.631 --> 25.1341, 178.822 --> 25.5234, 168.967 --> 26.1654, 167.941 --> 24.6826, 166.893 --> 25.0944 )
[LOG] Overall execution time: 1233.33 sec CPU time.
[LOG] Overall execution time: 1261 sec real time.
Synthesis time: 1260.68 sec (Real time) / 1253.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 35.25 sec (Real time) / 34.99 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.08 sec (Real time) / 9998.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 188893 9 37 1 188836
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 3365.45 sec CPU time.
[LOG] Relation determinization time: 3477 sec real time.
[LOG] Final circuit size: 536374 new AND gates.
[LOG] Size before ABC: 936989 AND gates.
[LOG] Size after ABC: 536373 AND gates.
[LOG] Time for optimizing with ABC: 112 seconds.
[LOG] Total time for all control signals: 3358.57/3359 sec (3.75/4 sec, 15.04/15 sec, 31.73/32 sec, 59.52/59 sec, 61.11/61 sec, 72.75/73 sec, 68.63/69 sec, 91.97/92 sec, 177.54/177 sec, 267.4/268 sec, 503/503 sec, 820.34/820 sec, 1185.79/1186 sec )
[LOG] Nr of iterations: 33329 (4, 4, 1323, 203, 138, 164, 147, 199, 1465, 2128, 13118, 11064, 3372 )
[LOG] Total clause computation time: 2030.45/2045 sec (1.91/1.91 sec, 13.14/13.14 sec, 18.2/18.2 sec, 31.37/31.37 sec, 31.11/31.11 sec, 38.08/38.08 sec, 36.4/36.4 sec, 44.55/44.55 sec, 73.31/73.31 sec, 133.73/133.73 sec, 304.28/304.28 sec, 473.25/473.25 sec, 831.12/831.12 sec )
[LOG] Total clause minimization time: 1211.74/1200 sec (1.8/1.8 sec, 1.85/1.85 sec, 13.33/13.33 sec, 27.95/27.95 sec, 29.77/29.77 sec, 34.37/34.37 sec, 31.93/31.93 sec, 47.1/47.1 sec, 102.6/102.6 sec, 130.15/130.15 sec, 164.45/164.45 sec, 294.85/294.85 sec, 331.59/331.59 sec )
[LOG] Total clause size reduction: 6303008 --> 936725 (1086 --> 8, 1008 --> 19, 363550 --> 30552, 53732 --> 5167, 34798 --> 2913, 39446 --> 3518, 33434 --> 3156, 43560 --> 4238, 295728 --> 41233, 412638 --> 58982, 2400411 --> 378350, 2013466 --> 313419, 610151 --> 95170 )
[LOG] Average clause size reduction: 189.115 --> 28.1054 (271.5 --> 2, 252 --> 4.75, 274.792 --> 23.093, 264.69 --> 25.4532, 252.159 --> 21.1087, 240.524 --> 21.4512, 227.442 --> 21.4694, 218.894 --> 21.2965, 201.862 --> 28.1454, 193.909 --> 27.7171, 182.986 --> 28.842, 181.984 --> 28.3278, 180.946 --> 28.2236 )
[LOG] Overall execution time: 3365.46 sec CPU time.
[LOG] Overall execution time: 3477 sec real time.
Synthesis time: 3477.20 sec (Real time) / 3448.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 97.76 sec (Real time) / 97.01 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.14 sec (Real time) / 9997.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 536745 10 40 1 536683
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9943.72 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 36.25 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 19945 new AND gates.
[LOG] Size before ABC: 30248 AND gates.
[LOG] Size after ABC: 19945 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 36.14/36 sec (0.13/0 sec, 0.42/1 sec, 0.18/0 sec, 0.7/1 sec, 0.58/0 sec, 0.32/1 sec, 2.06/2 sec, 31.75/31 sec )
[LOG] Nr of iterations: 1999 (5, 18, 20, 8, 39, 53, 1172, 684 )
[LOG] Total clause computation time: 21.47/19 sec (0.1/0.1 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.37/0.37 sec, 0.28/0.28 sec, 0.19/0.19 sec, 1.25/1.25 sec, 19.06/19.06 sec )
[LOG] Total clause minimization time: 14.44/16 sec (0.03/0.03 sec, 0.27/0.27 sec, 0.1/0.1 sec, 0.33/0.33 sec, 0.3/0.3 sec, 0.13/0.13 sec, 0.76/0.76 sec, 12.52/12.52 sec )
[LOG] Total clause size reduction: 244116 --> 30122 (732 --> 13, 3077 --> 110, 3268 --> 101, 1015 --> 29, 5092 --> 189, 6500 --> 297, 145204 --> 18657, 79228 --> 10726 )
[LOG] Average clause size reduction: 122.119 --> 15.0685 (146.4 --> 2.6, 170.944 --> 6.11111, 163.4 --> 5.05, 126.875 --> 3.625, 130.564 --> 4.84615, 122.642 --> 5.60377, 123.894 --> 15.9189, 115.83 --> 15.6813 )
[LOG] Overall execution time: 36.25 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.67 sec (Real time) / 44.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.92 sec (Real time) / 3.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 221.61 sec (Real time) / 221.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 20165 7 28 1 20122
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 1308.75 sec CPU time.
[LOG] Relation determinization time: 1690 sec real time.
[LOG] Final circuit size: 100922 new AND gates.
[LOG] Size before ABC: 181750 AND gates.
[LOG] Size after ABC: 100920 AND gates.
[LOG] Time for optimizing with ABC: 382 seconds.
[LOG] Total time for all control signals: 1307.79/1308 sec (1.13/1 sec, 0.86/1 sec, 0.18/0 sec, 2.31/2 sec, 44.56/45 sec, 91.48/91 sec, 279.4/280 sec, 273.98/274 sec, 319.46/319 sec, 294.43/295 sec )
[LOG] Nr of iterations: 10171 (3, 16, 10, 3226, 7, 2965, 257, 1589, 1835, 263 )
[LOG] Total clause computation time: 683.25/682 sec (0.62/0.62 sec, 0.17/0.17 sec, 0.08/0.08 sec, 1.23/1.23 sec, 22.01/22.01 sec, 37.4/37.4 sec, 143.16/143.16 sec, 133.45/133.45 sec, 180.56/180.56 sec, 164.57/164.57 sec )
[LOG] Total clause minimization time: 611.92/613 sec (0.5/0.5 sec, 0.69/0.69 sec, 0.09/0.09 sec, 0.8/0.8 sec, 22.36/22.36 sec, 52.22/52.22 sec, 135.48/135.48 sec, 137.73/137.73 sec, 133.8/133.8 sec, 128.25/128.25 sec )
[LOG] Total clause size reduction: 1746192 --> 181601 (494 --> 8, 3675 --> 95, 1818 --> 35, 615975 --> 52092, 1122 --> 21, 521664 --> 59574, 41984 --> 3158, 242964 --> 27362, 278768 --> 35114, 37728 --> 4142 )
[LOG] Average clause size reduction: 171.683 --> 17.8548 (164.667 --> 2.66667, 229.688 --> 5.9375, 181.8 --> 3.5, 190.941 --> 16.1476, 160.286 --> 3, 175.941 --> 20.0924, 163.362 --> 12.2879, 152.904 --> 17.2196, 151.917 --> 19.1357, 143.452 --> 15.749 )
[LOG] Overall execution time: 1308.75 sec CPU time.
[LOG] Overall execution time: 1690 sec real time.
Synthesis time: 1690.12 sec (Real time) / 1683.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.08 sec (Real time) / 20.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7129.69 sec (Real time) / 7127.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 101210 9 34 1 101159
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 4792.12 sec CPU time.
[LOG] Relation determinization time: 4936 sec real time.
[LOG] Final circuit size: 881841 new AND gates.
[LOG] Size before ABC: 1547960 AND gates.
[LOG] Size after ABC: 881841 AND gates.
[LOG] Time for optimizing with ABC: 144 seconds.
[LOG] Total time for all control signals: 4786.04/4785 sec (1.5/1 sec, 0.82/1 sec, 0.42/0 sec, 1.18/2 sec, 0.7/0 sec, 2.51/3 sec, 1.03/1 sec, 35.85/36 sec, 881.35/881 sec, 1228.47/1228 sec, 2632.21/2632 sec )
[LOG] Nr of iterations: 55278 (18, 17, 7, 10, 23, 38, 62, 15819, 11422, 9445, 18417 )
[LOG] Total clause computation time: 3073.24/3085 sec (0.21/0.21 sec, 0.47/0.47 sec, 0.21/0.21 sec, 0.89/0.89 sec, 0.35/0.35 sec, 1.6/1.6 sec, 0.58/0.58 sec, 22.94/22.94 sec, 429.46/429.46 sec, 752.98/752.98 sec, 1863.55/1863.55 sec )
[LOG] Total clause minimization time: 1423.29/1414 sec (1.28/1.28 sec, 0.34/0.34 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.34/0.34 sec, 0.87/0.87 sec, 0.43/0.43 sec, 7.45/7.45 sec, 378.77/378.77 sec, 421.8/421.8 sec, 611.53/611.53 sec )
[LOG] Total clause size reduction: 9126667 --> 1547741 (4998 --> 109, 4624 --> 205, 1380 --> 24, 1953 --> 29, 4686 --> 168, 7474 --> 196, 11407 --> 466, 2783968 --> 456627, 1884465 --> 315488, 1548816 --> 217574, 2872896 --> 556855 )
[LOG] Average clause size reduction: 165.105 --> 27.9992 (277.667 --> 6.05556, 272 --> 12.0588, 197.143 --> 3.42857, 195.3 --> 2.9, 203.739 --> 7.30435, 196.684 --> 5.15789, 183.984 --> 7.51613, 175.989 --> 28.8657, 164.986 --> 27.6211, 163.983 --> 23.0359, 155.992 --> 30.2359 )
[LOG] Overall execution time: 4792.12 sec CPU time.
[LOG] Overall execution time: 4936 sec real time.
Synthesis time: 4935.67 sec (Real time) / 4861.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 161.39 sec (Real time) / 159.54 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.32 sec (Real time) / 9995.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 882180 11 38 1 882120
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 6631.15 sec CPU time.
[LOG] Relation determinization time: 6800 sec real time.
[LOG] Final circuit size: 1239225 new AND gates.
[LOG] Size before ABC: 1960830 AND gates.
[LOG] Size after ABC: 1239225 AND gates.
[LOG] Time for optimizing with ABC: 169 seconds.
[LOG] Total time for all control signals: 6603.54/6602 sec (2.28/2 sec, 73.69/74 sec, 547.43/547 sec, 204.49/205 sec, 621.75/622 sec, 621.42/621 sec, 688.89/688 sec, 569.04/569 sec, 2185.27/2185 sec, 109.86/110 sec, 428.9/429 sec, 439.92/440 sec, 110.6/110 sec )
[LOG] Nr of iterations: 62040 (2654, 1293, 50252, 13, 1721, 1562, 1751, 531, 2205, 20, 12, 16, 10 )
[LOG] Total clause computation time: 5210.68/5159 sec (1.18/1.18 sec, 23.52/23.52 sec, 302.81/302.81 sec, 143.43/143.43 sec, 467.69/467.69 sec, 471.16/471.16 sec, 523.69/523.69 sec, 489.97/489.97 sec, 2002.35/2002.35 sec, 52.06/52.06 sec, 333.92/333.92 sec, 347.15/347.15 sec, 51.75/51.75 sec )
[LOG] Total clause minimization time: 1013.44/1017 sec (0.98/0.98 sec, 49.13/49.13 sec, 117.81/117.81 sec, 55.11/55.11 sec, 103.47/103.47 sec, 101.66/101.66 sec, 108.8/108.8 sec, 63.67/63.67 sec, 132.69/132.69 sec, 51.62/51.62 sec, 88.95/88.95 sec, 86.59/86.59 sec, 52.96/52.96 sec )
[LOG] Total clause size reduction: 21834347 --> 1960521 (1016099 --> 46314, 478040 --> 28793, 18040109 --> 1747730, 3948 --> 35, 546960 --> 29781, 479227 --> 22399, 518000 --> 25278, 144160 --> 8010, 597284 --> 51854, 3800 --> 131, 2145 --> 46, 2910 --> 63, 1665 --> 87 )
[LOG] Average clause size reduction: 351.94 --> 31.6009 (382.856 --> 17.4506, 369.714 --> 22.2684, 358.993 --> 34.7793, 303.692 --> 2.69231, 317.815 --> 17.3045, 306.803 --> 14.3399, 295.831 --> 14.4363, 271.488 --> 15.0847, 270.877 --> 23.5166, 190 --> 6.55, 178.75 --> 3.83333, 181.875 --> 3.9375, 166.5 --> 8.7 )
[LOG] Overall execution time: 6631.15 sec CPU time.
[LOG] Overall execution time: 6800 sec real time.
Synthesis time: 6799.49 sec (Real time) / 6525.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 152.32 sec (Real time) / 149.91 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.36 sec (Real time) / 9994.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 1239639 13 43 1 1239570
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9254.75 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9032.73 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 8763.83 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 6974.30 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 6659.95 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 79.56 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 33262 new AND gates.
[LOG] Size before ABC: 51855 AND gates.
[LOG] Size after ABC: 33261 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 79.37/79 sec (0.09/0 sec, 0.5/0 sec, 1.23/1 sec, 0.42/1 sec, 1.23/1 sec, 0.2/0 sec, 3.28/4 sec, 72.42/72 sec )
[LOG] Nr of iterations: 3017 (15, 34, 6, 7, 38, 14, 2132, 771 )
[LOG] Total clause computation time: 42.07/41 sec (0.04/0.04 sec, 0.2/0.2 sec, 0.9/0.9 sec, 0.38/0.38 sec, 0.52/0.52 sec, 0.09/0.09 sec, 1.56/1.56 sec, 38.38/38.38 sec )
[LOG] Total clause minimization time: 36.75/36 sec (0.05/0.05 sec, 0.28/0.28 sec, 0.33/0.33 sec, 0.04/0.04 sec, 0.7/0.7 sec, 0.1/0.1 sec, 1.57/1.57 sec, 33.68/33.68 sec )
[LOG] Total clause size reduction: 397805 --> 51719 (2772 --> 52, 6468 --> 286, 935 --> 16, 924 --> 19, 5291 --> 249, 1742 --> 92, 283423 --> 35785, 96250 --> 15220 )
[LOG] Average clause size reduction: 131.854 --> 17.1425 (184.8 --> 3.46667, 190.235 --> 8.41176, 155.833 --> 2.66667, 132 --> 2.71429, 139.237 --> 6.55263, 124.429 --> 6.57143, 132.938 --> 16.7847, 124.838 --> 19.7406 )
[LOG] Overall execution time: 79.56 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 106.25 sec (Real time) / 104.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.87 sec (Real time) / 5.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 628.12 sec (Real time) / 627.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 33496 7 31 1 33451
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 4540.73 sec CPU time.
[LOG] Relation determinization time: 4637 sec real time.
[LOG] Final circuit size: 686905 new AND gates.
[LOG] Size before ABC: 1191286 AND gates.
[LOG] Size after ABC: 686905 AND gates.
[LOG] Time for optimizing with ABC: 97 seconds.
[LOG] Total time for all control signals: 4534.92/4534 sec (0.52/1 sec, 0.16/0 sec, 0.13/0 sec, 9.84/10 sec, 257.8/258 sec, 452.32/452 sec, 486.14/486 sec, 615.16/615 sec, 1597.62/1597 sec, 1115.23/1115 sec )
[LOG] Nr of iterations: 47964 (11, 18, 12, 10652, 6, 9112, 3855, 3300, 17241, 3757 )
[LOG] Total clause computation time: 2729.4/2715 sec (0.46/0.46 sec, 0.08/0.08 sec, 0.07/0.07 sec, 5.46/5.46 sec, 129.56/129.56 sec, 252.89/252.89 sec, 245.95/245.95 sec, 326.6/326.6 sec, 1048.81/1048.81 sec, 719.52/719.52 sec )
[LOG] Total clause minimization time: 1610.19/1624 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec, 2.9/2.9 sec, 127.56/127.56 sec, 172.47/172.47 sec, 224.15/224.15 sec, 269.5/269.5 sec, 446.67/446.67 sec, 366.74/366.74 sec )
[LOG] Total clause size reduction: 7514365 --> 1191109 (2430 --> 39, 4097 --> 229, 2123 --> 62, 1938482 --> 195179, 890 --> 17, 1521537 --> 218080, 597370 --> 97783, 475056 --> 73020, 2465320 --> 503886, 507060 --> 102814 )
[LOG] Average clause size reduction: 156.667 --> 24.8334 (220.909 --> 3.54545, 227.611 --> 12.7222, 176.917 --> 5.16667, 181.983 --> 18.3232, 148.333 --> 2.83333, 166.982 --> 23.9333, 154.96 --> 25.3652, 143.956 --> 22.1273, 142.992 --> 29.226, 134.964 --> 27.366 )
[LOG] Overall execution time: 4540.73 sec CPU time.
[LOG] Overall execution time: 4637 sec real time.
Synthesis time: 4637.48 sec (Real time) / 4611.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 134.92 sec (Real time) / 133.88 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.15 sec (Real time) / 9997.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 687191 9 36 1 687136
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9164.10 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 8683.47 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9671.98 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9038.68 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4962.26 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4887.97 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 27.38 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 24417 new AND gates.
[LOG] Size before ABC: 37783 AND gates.
[LOG] Size after ABC: 24417 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 27.24/27 sec (0.08/0 sec, 0.58/0 sec, 0.14/1 sec, 0.36/0 sec, 1.47/1 sec, 0.21/1 sec, 1.64/1 sec, 22.76/23 sec )
[LOG] Nr of iterations: 2359 (19, 28, 6, 8, 43, 11, 1394, 850 )
[LOG] Total clause computation time: 16.89/16 sec (0.05/0.05 sec, 0.22/0.22 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.89/0.89 sec, 0.11/0.11 sec, 1.37/1.37 sec, 14.03/14.03 sec )
[LOG] Total clause minimization time: 10.09/11 sec (0.03/0.03 sec, 0.36/0.36 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.57/0.57 sec, 0.09/0.09 sec, 0.2/0.2 sec, 8.56/8.56 sec )
[LOG] Total clause size reduction: 302306 --> 37654 (3420 --> 88, 5076 --> 206, 895 --> 25, 1057 --> 28, 5880 --> 284, 1310 --> 68, 181090 --> 22288, 103578 --> 14667 )
[LOG] Average clause size reduction: 128.15 --> 15.9618 (180 --> 4.63158, 181.286 --> 7.35714, 149.167 --> 4.16667, 132.125 --> 3.5, 136.744 --> 6.60465, 119.091 --> 6.18182, 129.907 --> 15.9885, 121.856 --> 17.2553 )
[LOG] Overall execution time: 27.38 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.96 sec (Real time) / 39.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.39 sec (Real time) / 4.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 392.23 sec (Real time) / 391.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 24644 7 31 1 24598
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 5911.71 sec CPU time.
[LOG] Relation determinization time: 6124 sec real time.
[LOG] Final circuit size: 1171366 new AND gates.
[LOG] Size before ABC: 2127820 AND gates.
[LOG] Size after ABC: 1171366 AND gates.
[LOG] Time for optimizing with ABC: 213 seconds.
[LOG] Total time for all control signals: 5904.52/5905 sec (0.51/0 sec, 1.19/2 sec, 1.31/1 sec, 1.94/2 sec, 15.44/15 sec, 40.27/41 sec, 451.77/451 sec, 627.36/628 sec, 1880.71/1881 sec, 2884.02/2884 sec )
[LOG] Nr of iterations: 78526 (5, 7, 13, 1252, 11, 8436, 3712, 4972, 49821, 10297 )
[LOG] Total clause computation time: 3788.19/3759 sec (0.23/0.23 sec, 0.57/0.57 sec, 0.66/0.66 sec, 1.14/1.14 sec, 7.78/7.78 sec, 18.08/18.08 sec, 253.07/253.07 sec, 343.82/343.82 sec, 1099.33/1099.33 sec, 2063.51/2063.51 sec )
[LOG] Total clause minimization time: 1572.94/1589 sec (0.27/0.27 sec, 0.61/0.61 sec, 0.64/0.64 sec, 0.74/0.74 sec, 7.58/7.58 sec, 19.35/19.35 sec, 189.44/189.44 sec, 259.98/259.98 sec, 578.13/578.13 sec, 516.2/516.2 sec )
[LOG] Total clause size reduction: 11840610 --> 2127665 (968 --> 13, 1440 --> 56, 2376 --> 51, 233937 --> 21867, 1830 --> 38, 1450820 --> 199173, 593760 --> 109823, 740679 --> 99860, 7373360 --> 1381017, 1441440 --> 315767 )
[LOG] Average clause size reduction: 150.786 --> 27.095 (193.6 --> 2.6, 205.714 --> 8, 182.769 --> 3.92308, 186.851 --> 17.4657, 166.364 --> 3.45455, 171.98 --> 23.6099, 159.957 --> 29.5859, 148.97 --> 20.0845, 147.997 --> 27.7196, 139.986 --> 30.6659 )
[LOG] Overall execution time: 5911.71 sec CPU time.
[LOG] Overall execution time: 6124 sec real time.
Synthesis time: 6124.68 sec (Real time) / 5988.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 148.33 sec (Real time) / 145.64 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.28 sec (Real time) / 9995.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 1171651 9 37 1 1171595
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9428.56 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 8436.60 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 5879.02 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
