GENMASK,FUNC_0
SUN4I_TCON0_CPU_IF_MODE_DSI,VAR_0
SUN4I_TCON0_CPU_IF_REG,VAR_1
SUN4I_TCON0_CPU_IF_TRI_EN,VAR_2
SUN4I_TCON0_CPU_IF_TRI_FIFO_EN,VAR_3
SUN4I_TCON0_CPU_IF_TRI_FIFO_FLUSH,VAR_4
SUN4I_TCON0_CPU_TRI0_BLOCK_SIZE,FUNC_1
SUN4I_TCON0_CPU_TRI0_BLOCK_SPACE,FUNC_2
SUN4I_TCON0_CPU_TRI0_REG,VAR_5
SUN4I_TCON0_CPU_TRI1_BLOCK_NUM,FUNC_3
SUN4I_TCON0_CPU_TRI1_REG,VAR_6
SUN4I_TCON0_CPU_TRI2_REG,VAR_7
SUN4I_TCON0_CPU_TRI2_START_DELAY,FUNC_4
SUN4I_TCON0_CPU_TRI2_TRANS_START_SET,FUNC_5
SUN4I_TCON0_CTL_IF_8080,VAR_8
SUN4I_TCON0_CTL_IF_MASK,VAR_9
SUN4I_TCON0_CTL_REG,VAR_10
SUN4I_TCON0_DCLK_REG,VAR_11
SUN4I_TCON0_IO_TRI_REG,VAR_12
SUN4I_TCON_ECC_FIFO_EN,VAR_13
SUN4I_TCON_ECC_FIFO_REG,VAR_14
SUN4I_TCON_SAFE_PERIOD_MODE,FUNC_6
SUN4I_TCON_SAFE_PERIOD_NUM,FUNC_7
SUN4I_TCON_SAFE_PERIOD_REG,VAR_15
SUN6I_DSI_TCON_DIV,VAR_16
encoder_to_sun6i_dsi,FUNC_8
mipi_dsi_pixel_format_to_bpp,FUNC_9
regmap_read,FUNC_10
regmap_update_bits,FUNC_11
regmap_write,FUNC_12
sun4i_tcon0_mode_set_common,FUNC_13
sun4i_tcon0_mode_set_dithering,FUNC_14
sun4i_tcon_get_connector,FUNC_15
sun4i_tcon0_mode_set_cpu,FUNC_16
tcon,VAR_17
encoder,VAR_18
mode,VAR_19
dsi,VAR_20
device,VAR_21
bpp,VAR_22
lanes,VAR_23
block_space,VAR_24
start_delay,VAR_25
tcon_div,VAR_26
