#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jun 27 02:09:14 2017
# Process ID: 8228
# Current directory: C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8548 C:\Users\ianma\Documents\Simula\Pratica - 5\Decodificador\Decodificador.xpr
# Log file: C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ianma/Documents/Simula/Decodificador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 712.055 ; gain = 48.844
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_Decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.srcs/sim_1/new/tb_Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Decodificador
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 758.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ffb5d390ed9f445b9c40e674d98f0d52 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Decodificador_behav xil_defaultlib.tb_Decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_Decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 758.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Decodificador_behav -key {Behavioral:sim_1:Functional:tb_Decodificador} -tclbatch {tb_Decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_Decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 320ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 758.332 ; gain = 0.000
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 758.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 320ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 758.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 788.469 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 03:03:41 2017...
