Analysis & Synthesis report for de0cv-lab2
Mon Jan 30 17:57:37 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1
 15. Source assignments for ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1
 16. Parameter Settings for User Entity Instance: rom1p:rom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: ram1p:ram|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ClockDelay:CLKD"
 20. Port Connectivity Checks: "MCtrl:MemCtrl"
 21. Port Connectivity Checks: "ccmux4x16:SelOutput"
 22. Port Connectivity Checks: "ccmux4x08:SelInput"
 23. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD|Register01:jc1"
 24. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA|Register01:jc1"
 25. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA"
 26. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc3"
 27. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc2"
 28. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc1"
 29. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc2"
 30. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc1"
 31. Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA|Register01:jc1"
 32. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Mux4x08:MuxDOut"
 33. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register01:FZ|MY_DFF:dff1"
 34. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder"
 35. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:15:dffi"
 36. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:14:dffi"
 37. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:13:dffi"
 38. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:12:dffi"
 39. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:11:dffi"
 40. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:10:dffi"
 41. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:9:dffi"
 42. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:8:dffi"
 43. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:7:dffi"
 44. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:6:dffi"
 45. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:5:dffi"
 46. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:4:dffi"
 47. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:3:dffi"
 48. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:2:dffi"
 49. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:1:dffi"
 50. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:0:dffi"
 51. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7"
 52. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6"
 53. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5"
 54. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4"
 55. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3"
 56. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2"
 57. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1"
 58. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU"
 59. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:7:dffi"
 60. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:6:dffi"
 61. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:5:dffi"
 62. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:4:dffi"
 63. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:3:dffi"
 64. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:2:dffi"
 65. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:1:dffi"
 66. Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:0:dffi"
 67. In-System Memory Content Editor Settings
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 30 17:57:37 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; de0cv-lab2                                  ;
; Top-level Entity Name           ; CPUCircuit                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 362                                         ;
; Total pins                      ; 71                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 10,240                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; CPUCircuit         ; de0cv-lab2         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; rom.mif                                                            ; yes             ; User Memory Initialization File              ; W:/zikkenC-rust/de0cv-lab2/rom.mif                                                            ;             ;
; Resource.vhd                                                       ; yes             ; User VHDL File                               ; W:/zikkenC-rust/de0cv-lab2/Resource.vhd                                                       ;             ;
; DataPath.vhd                                                       ; yes             ; User VHDL File                               ; W:/zikkenC-rust/de0cv-lab2/DataPath.vhd                                                       ;             ;
; CPUCircuit.vhd                                                     ; yes             ; User VHDL File                               ; W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd                                                     ;             ;
; Control.vhd                                                        ; yes             ; User VHDL File                               ; W:/zikkenC-rust/de0cv-lab2/Control.vhd                                                        ;             ;
; ram1p.vhd                                                          ; yes             ; User Wizard-Generated File                   ; W:/zikkenC-rust/de0cv-lab2/ram1p.vhd                                                          ;             ;
; rom1p.vhd                                                          ; yes             ; User Wizard-Generated File                   ; W:/zikkenC-rust/de0cv-lab2/rom1p.vhd                                                          ;             ;
; cprocessor.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_5o34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf                                             ;             ;
; db/altsyncram_fb43.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; W:/zikkenC-rust/de0cv-lab2/db/altsyncram_fb43.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; db/altsyncram_e024.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf                                             ;             ;
; db/altsyncram_vev2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; W:/zikkenC-rust/de0cv-lab2/db/altsyncram_vev2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sld12c5497c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 410                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 612                      ;
;     -- 7 input functions                    ; 6                        ;
;     -- 6 input functions                    ; 143                      ;
;     -- 5 input functions                    ; 157                      ;
;     -- 4 input functions                    ; 117                      ;
;     -- <=3 input functions                  ; 189                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 362                      ;
;                                             ;                          ;
; I/O pins                                    ; 71                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 10240                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 235                      ;
; Total fan-out                               ; 4487                     ;
; Average fan-out                             ; 3.93                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CPUCircuit                                                                                                                             ; 612 (1)             ; 362 (0)                   ; 10240             ; 0          ; 71   ; 0            ; |CPUCircuit                                                                                                                                                                                                                                                                                                                                            ; CPUCircuit                        ; work         ;
;    |CProcessor:Processor|                                                                                                               ; 263 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor                                                                                                                                                                                                                                                                                                                       ; CProcessor                        ; work         ;
;       |Controler:ctrl|                                                                                                                  ; 48 (30)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl                                                                                                                                                                                                                                                                                                        ; Controler                         ; work         ;
;          |Johnson1L01:JCextA|                                                                                                           ; 2 (2)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA                                                                                                                                                                                                                                                                                     ; Johnson1L01                       ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA|Register01:jc1                                                                                                                                                                                                                                                                      ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;          |Johnson1L01:JCextB|                                                                                                           ; 2 (2)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextB                                                                                                                                                                                                                                                                                     ; Johnson1L01                       ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextB|Register01:jc1                                                                                                                                                                                                                                                                      ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextB|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;          |Johnson1L0:JCintD|                                                                                                            ; 3 (3)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD                                                                                                                                                                                                                                                                                      ; Johnson1L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson1L1:JCintA|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA                                                                                                                                                                                                                                                                                      ; Johnson1L1                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson2L0:JCextC|                                                                                                            ; 1 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC                                                                                                                                                                                                                                                                                      ; Johnson2L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson2L0:JCextD|                                                                                                            ; 1 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextD                                                                                                                                                                                                                                                                                      ; Johnson2L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextD|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextD|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextD|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextD|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson2L0:JCintB|                                                                                                            ; 2 (2)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintB                                                                                                                                                                                                                                                                                      ; Johnson2L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintB|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintB|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintB|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintB|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson2L0:JCintC|                                                                                                            ; 1 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintC                                                                                                                                                                                                                                                                                      ; Johnson2L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintC|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintC|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintC|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintC|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson2L0:JCintE|                                                                                                            ; 1 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintE                                                                                                                                                                                                                                                                                      ; Johnson2L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintE|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintE|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintE|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson2L0:JCintE|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson3L0:JCextE|                                                                                                            ; 3 (3)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE                                                                                                                                                                                                                                                                                      ; Johnson3L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc3                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc3|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Johnson3L0:JCintF|                                                                                                            ; 2 (2)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF                                                                                                                                                                                                                                                                                      ; Johnson3L0                        ; work         ;
;             |Register01:jc1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc1                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc1|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc2                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc2|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;             |Register01:jc3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc3                                                                                                                                                                                                                                                                       ; Register01                        ; work         ;
;                |MY_DFF:dff1|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|Johnson3L0:JCintF|Register01:jc3|MY_DFF:dff1                                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;       |DataPath:path|                                                                                                                   ; 215 (0)             ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path                                                                                                                                                                                                                                                                                                         ; DataPath                          ; work         ;
;          |ALU08:ALU|                                                                                                                    ; 143 (46)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU                                                                                                                                                                                                                                                                                               ; ALU08                             ; work         ;
;             |Multiple:mult|                                                                                                             ; 85 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult                                                                                                                                                                                                                                                                                 ; Multiple                          ; work         ;
;                |RCAdder08:adder1|                                                                                                       ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1                                                                                                                                                                                                                                                                ; RCAdder08                         ; work         ;
;                   |FullAdder:\add_gen:0:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:0:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:2:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:2:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:3:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:3:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:4:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:4:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:5:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:5:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:6:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:6:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:7:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1|FullAdder:\add_gen:7:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |RCAdder08:adder2|                                                                                                       ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2                                                                                                                                                                                                                                                                ; RCAdder08                         ; work         ;
;                   |FullAdder:\add_gen:0:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:0:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:1:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:1:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:2:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:2:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:3:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:3:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:4:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:4:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:5:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:5:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:6:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:6:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:7:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2|FullAdder:\add_gen:7:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |RCAdder08:adder3|                                                                                                       ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3                                                                                                                                                                                                                                                                ; RCAdder08                         ; work         ;
;                   |FullAdder:\add_gen:0:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:0:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:1:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:1:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:2:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:2:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:3:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:3:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:4:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:4:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:5:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:5:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:6:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:6:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:7:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3|FullAdder:\add_gen:7:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |RCAdder08:adder4|                                                                                                       ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4                                                                                                                                                                                                                                                                ; RCAdder08                         ; work         ;
;                   |FullAdder:\add_gen:0:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:0:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:1:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:1:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:2:adderi|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:2:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:3:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:3:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:4:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:4:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:5:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:5:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                   |FullAdder:\add_gen:6:adderi|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4|FullAdder:\add_gen:6:adderi                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |RCAdder16:adder5|                                                                                                       ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5                                                                                                                                                                                                                                                                ; RCAdder16                         ; work         ;
;                   |FullAdder:\adder_generate:0:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:0:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:1:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:1:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:2:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:2:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:4:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:4:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:5:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:5:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:6:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:6:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:7:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:7:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:9:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5|FullAdder:\adder_generate:9:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                |RCAdder16:adder6|                                                                                                       ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6                                                                                                                                                                                                                                                                ; RCAdder16                         ; work         ;
;                   |FullAdder:\adder_generate:1:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:1:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:2:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:2:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:3:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:3:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:4:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:4:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:5:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:5:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:6:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:6:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:7:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:7:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:8:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6|FullAdder:\adder_generate:8:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                |RCAdder16:adder7|                                                                                                       ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7                                                                                                                                                                                                                                                                ; RCAdder16                         ; work         ;
;                   |FullAdder:\adder_generate:11:adderi|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:11:adderi                                                                                                                                                                                                                            ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:1:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:1:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:2:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:2:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:3:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:3:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:4:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:4:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:6:adderi|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:6:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;                   |FullAdder:\adder_generate:9:adderi|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7|FullAdder:\adder_generate:9:adderi                                                                                                                                                                                                                             ; FullAdder                         ; work         ;
;             |RCAdder08:adder|                                                                                                           ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder                                                                                                                                                                                                                                                                               ; RCAdder08                         ; work         ;
;                |FullAdder:\add_gen:1:adderi|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:1:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:2:adderi|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:2:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:3:adderi|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:3:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:4:adderi|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:4:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:5:adderi|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:5:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:6:adderi|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:6:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;                |FullAdder:\add_gen:7:adderi|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:7:adderi                                                                                                                                                                                                                                                   ; FullAdder                         ; work         ;
;          |Counter16:IP|                                                                                                                 ; 22 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP                                                                                                                                                                                                                                                                                            ; Counter16                         ; work         ;
;             |RCAdder16:adder|                                                                                                           ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder                                                                                                                                                                                                                                                                            ; RCAdder16                         ; work         ;
;                |FullAdder:\adder_generate:0:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:0:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:10:adderi|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:10:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:11:adderi|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:11:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:12:adderi|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:12:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:13:adderi|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:13:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:14:adderi|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:14:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:15:adderi|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:15:adderi                                                                                                                                                                                                                                        ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:1:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:1:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:2:adderi|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:2:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:3:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:3:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:4:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:4:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:5:adderi|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:5:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:6:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:6:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:7:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:7:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:8:adderi|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:8:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;                |FullAdder:\adder_generate:9:adderi|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder|FullAdder:\adder_generate:9:adderi                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |Register16:reg|                                                                                                            ; 2 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg                                                                                                                                                                                                                                                                             ; Register16                        ; work         ;
;                |MY_DFF:\Generate_Registers:0:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:10:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:10:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:11:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:11:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:12:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:12:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:13:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:13:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:14:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:14:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:15:dffi|                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:15:dffi                                                                                                                                                                                                                                          ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:1:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:2:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:3:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:4:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:5:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:6:dffi|                                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:7:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:8:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:8:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:9:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:9:dffi                                                                                                                                                                                                                                           ; MY_DFF                            ; work         ;
;          |Mux2x16:MuxAddr|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Mux2x16:MuxAddr                                                                                                                                                                                                                                                                                         ; Mux2x16                           ; work         ;
;          |Mux4x08:MuxDIn|                                                                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Mux4x08:MuxDIn                                                                                                                                                                                                                                                                                          ; Mux4x08                           ; work         ;
;          |Mux4x08:MuxDOut|                                                                                                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Mux4x08:MuxDOut                                                                                                                                                                                                                                                                                         ; Mux4x08                           ; work         ;
;          |Register01:FC|                                                                                                                ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register01:FC                                                                                                                                                                                                                                                                                           ; Register01                        ; work         ;
;             |MY_DFF:dff1|                                                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register01:FC|MY_DFF:dff1                                                                                                                                                                                                                                                                               ; MY_DFF                            ; work         ;
;          |Register01:FZ|                                                                                                                ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register01:FZ                                                                                                                                                                                                                                                                                           ; Register01                        ; work         ;
;             |MY_DFF:dff1|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register01:FZ|MY_DFF:dff1                                                                                                                                                                                                                                                                               ; MY_DFF                            ; work         ;
;          |Register08:IR|                                                                                                                ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR                                                                                                                                                                                                                                                                                           ; Register08                        ; work         ;
;             |MY_DFF:\Generate_Registers:0:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:1:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:2:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:3:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:4:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:5:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:6:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:7:dffi|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                                         ; MY_DFF                            ; work         ;
;          |Register08:RegA|                                                                                                              ; 3 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA                                                                                                                                                                                                                                                                                         ; Register08                        ; work         ;
;             |MY_DFF:\Generate_Registers:0:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:1:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:2:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:3:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:4:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:5:dffi|                                                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:6:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:7:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;          |Register08:RegB|                                                                                                              ; 3 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB                                                                                                                                                                                                                                                                                         ; Register08                        ; work         ;
;             |MY_DFF:\Generate_Registers:0:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:1:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:2:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:3:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:4:dffi|                                                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:5:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:6:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:7:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;          |Register08:RegC|                                                                                                              ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC                                                                                                                                                                                                                                                                                         ; Register08                        ; work         ;
;             |MY_DFF:\Generate_Registers:0:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:1:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:2:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:3:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:4:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:5:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:6:dffi|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;             |MY_DFF:\Generate_Registers:7:dffi|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                                       ; MY_DFF                            ; work         ;
;          |Register16in2:IX|                                                                                                             ; 2 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX                                                                                                                                                                                                                                                                                        ; Register16in2                     ; work         ;
;             |Register08:RegH|                                                                                                           ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH                                                                                                                                                                                                                                                                        ; Register08                        ; work         ;
;                |MY_DFF:\Generate_Registers:0:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:1:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:2:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:3:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:4:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:5:dffi|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:6:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:7:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;             |Register08:RegL|                                                                                                           ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL                                                                                                                                                                                                                                                                        ; Register08                        ; work         ;
;                |MY_DFF:\Generate_Registers:0:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:1:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:2:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:3:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:4:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:5:dffi|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:6:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:7:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;          |Register16in2:MB|                                                                                                             ; 4 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB                                                                                                                                                                                                                                                                                        ; Register16in2                     ; work         ;
;             |Register08:RegH|                                                                                                           ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH                                                                                                                                                                                                                                                                        ; Register08                        ; work         ;
;                |MY_DFF:\Generate_Registers:0:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:1:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:2:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:3:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:4:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:5:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:6:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:7:dffi|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;             |Register08:RegL|                                                                                                           ; 3 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL                                                                                                                                                                                                                                                                        ; Register08                        ; work         ;
;                |MY_DFF:\Generate_Registers:0:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:0:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:1:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:1:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:2:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:2:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:3:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:3:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:4:dffi|                                                                                      ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:4:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:5:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:5:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:6:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:6:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;                |MY_DFF:\Generate_Registers:7:dffi|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:7:dffi                                                                                                                                                                                                                                      ; MY_DFF                            ; work         ;
;    |Clock50:CLK50|                                                                                                                      ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|Clock50:CLK50                                                                                                                                                                                                                                                                                                                              ; Clock50                           ; work         ;
;    |ClockDelay:CLKD|                                                                                                                    ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|ClockDelay:CLKD                                                                                                                                                                                                                                                                                                                            ; ClockDelay                        ; work         ;
;    |DecSeg:DecHEX0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX0                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |DecSeg:DecHEX1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX1                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |DecSeg:DecHEX2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX2                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |DecSeg:DecHEX3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX3                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |DecSeg:DecHEX4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX4                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |DecSeg:DecHEX5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|DecSeg:DecHEX5                                                                                                                                                                                                                                                                                                                             ; DecSeg                            ; work         ;
;    |InCtrl:InputCtrl|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|InCtrl:InputCtrl                                                                                                                                                                                                                                                                                                                           ; InCtrl                            ; work         ;
;    |KEYEnc4:keyenc|                                                                                                                     ; 7 (7)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|KEYEnc4:keyenc                                                                                                                                                                                                                                                                                                                             ; KEYEnc4                           ; work         ;
;    |ccmux4x08:SelInput|                                                                                                                 ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|ccmux4x08:SelInput                                                                                                                                                                                                                                                                                                                         ; ccmux4x08                         ; work         ;
;    |ccmux4x16:SelOutput|                                                                                                                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|ccmux4x16:SelOutput                                                                                                                                                                                                                                                                                                                        ; ccmux4x16                         ; work         ;
;    |ram1p:ram|                                                                                                                          ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram                                                                                                                                                                                                                                                                                                                                  ; ram1p                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_e024:auto_generated|                                                                                               ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_e024                   ; work         ;
;             |altsyncram_vev2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_vev2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom1p:rom|                                                                                                                          ; 42 (0)              ; 39 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom                                                                                                                                                                                                                                                                                                                                  ; rom1p                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 42 (0)              ; 39 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_5o34:auto_generated|                                                                                               ; 42 (0)              ; 39 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_5o34                   ; work         ;
;             |altsyncram_fb43:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_fb43                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 42 (25)             ; 39 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None    ;
; rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; rom.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPUCircuit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPUCircuit|ram1p:ram                                                                                                                                                                                                                                                           ; ram1p.vhd       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPUCircuit|rom1p:rom                                                                                                                                                                                                                                                           ; rom1p.vhd       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                                                             ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 362   ;
; Number of registers using Synchronous Clear  ; 164   ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 235   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Clock50:CLK50|count[0]                                                                                                                                                                                                                                                                                                          ; 2       ;
; ClockDelay:CLKD|count[0]                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegC|MY_DFF:\Generate_Registers:7:dffi|q                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegB|MY_DFF:\Generate_Registers:4:dffi|q                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:5:dffi|q                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegL|MY_DFF:\Generate_Registers:5:dffi|q                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register08:IR|MY_DFF:\Generate_Registers:7:dffi|q                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:IX|Register08:RegH|MY_DFF:\Generate_Registers:5:dffi|q                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegL|MY_DFF:\Generate_Registers:4:dffi|q                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Register16in2:MB|Register08:RegH|MY_DFF:\Generate_Registers:7:dffi|q                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:6:dffi|q                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |CPUCircuit|rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |CPUCircuit|ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|ccmux4x16:SelOutput|q[6]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|DataPath:path|Mux4x08:MuxDOut|q[6]                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|DataPath:path|Mux4x08:MuxDIn|q[1]                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|inA[5]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|ccmux4x08:SelInput|q[5]                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|ccmux4x08:SelInput|q[3]                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|inB[7]                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|fout[3]                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPUCircuit|CProcessor:Processor|Controler:ctrl|selMuxDIn[0]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom1p:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; rom.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_5o34      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1p:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_e024      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; rom1p:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 1024                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ram1p:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ClockDelay:CLKD"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; rate[31..2] ; Input ; Info     ; Stuck at GND ;
; rate[1]     ; Input ; Info     ; Stuck at VCC ;
; rate[0]     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCtrl:MemCtrl"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ramaddr[15..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramcs           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; romaddr[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; romcs           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ccmux4x16:SelOutput" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; d    ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ccmux4x08:SelInput" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND      ;
; d       ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD|Register01:jc1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA|Register01:jc1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; cond1 ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc3" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc2" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE|Register01:jc1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc2" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC|Register01:jc1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA|Register01:jc1" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Mux4x08:MuxDOut" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register01:FZ|MY_DFF:dff1"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|RCAdder16:adder"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:15:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:14:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:13:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:12:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:11:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:10:dffi" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:9:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:8:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:7:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:6:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:5:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:4:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:3:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:2:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:1:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg|MY_DFF:\Generate_Registers:0:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder7"             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; x[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[15..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin       ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder6"             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; x[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin       ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5"             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; x[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin       ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder4" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; x[7] ; Input ; Info     ; Stuck at GND                                                                  ;
; cin  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder3" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; x[7] ; Input ; Info     ; Stuck at GND                                                                  ;
; cin  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder2" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; x[7] ; Input ; Info     ; Stuck at GND                                                                  ;
; cin  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder08:adder1" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; x[7] ; Input ; Info     ; Stuck at GND                                                                  ;
; cin  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|ALU08:ALU" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:7:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:6:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:5:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:4:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:3:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:2:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:1:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:0:dffi" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; rom         ; 8     ; 1024  ; Read/Write ; rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated ;
; 1              ; ram         ; 8     ; 256   ; Read/Write ; ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 250                         ;
;     CLR               ; 18                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 18                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 66                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 75                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 509                         ;
;     arith             ; 76                          ;
;         1 data inputs ; 76                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 429                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 105                         ;
;         5 data inputs ; 127                         ;
;         6 data inputs ; 120                         ;
; boundary_port         ; 125                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 30 17:56:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0cv-lab2 -c de0cv-lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file TinyProcessor.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file testfpga.vhd
    Info (12022): Found design unit 1: TestFPGA-behavior File: W:/zikkenC-rust/de0cv-lab2/TestFPGA.vhd Line: 23
    Info (12023): Found entity 1: TestFPGA File: W:/zikkenC-rust/de0cv-lab2/TestFPGA.vhd Line: 11
Info (12021): Found 38 design units, including 19 entities, in source file resource.vhd
    Info (12022): Found design unit 1: MY_DFF-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 28
    Info (12022): Found design unit 2: Register01-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 65
    Info (12022): Found design unit 3: Register08-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 115
    Info (12022): Found design unit 4: Register16-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 166
    Info (12022): Found design unit 5: Register16in2-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 217
    Info (12022): Found design unit 6: Mux2x08-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 268
    Info (12022): Found design unit 7: Mux2x16-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 294
    Info (12022): Found design unit 8: FullAdder-rtl File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 320
    Info (12022): Found design unit 9: RCAdder08-rtl File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 347
    Info (12022): Found design unit 10: RCAdder16-rtl File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 394
    Info (12022): Found design unit 11: ALU08-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 457
    Info (12022): Found design unit 12: Counter16-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 616
    Info (12022): Found design unit 13: Johnson1L0-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 699
    Info (12022): Found design unit 14: Johnson1L1-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 751
    Info (12022): Found design unit 15: Johnson1L01-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 804
    Info (12022): Found design unit 16: Johnson2L0-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 857
    Info (12022): Found design unit 17: Johnson3L0-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 919
    Info (12022): Found design unit 18: Mux4x08-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 988
    Info (12022): Found design unit 19: Multiple-logic File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1013
    Info (12023): Found entity 1: MY_DFF File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 18
    Info (12023): Found entity 2: Register01 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 55
    Info (12023): Found entity 3: Register08 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 105
    Info (12023): Found entity 4: Register16 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 156
    Info (12023): Found entity 5: Register16in2 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 205
    Info (12023): Found entity 6: Mux2x08 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 259
    Info (12023): Found entity 7: Mux2x16 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 285
    Info (12023): Found entity 8: FullAdder File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 310
    Info (12023): Found entity 9: RCAdder08 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 337
    Info (12023): Found entity 10: RCAdder16 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 384
    Info (12023): Found entity 11: ALU08 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 445
    Info (12023): Found entity 12: Counter16 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 603
    Info (12023): Found entity 13: Johnson1L0 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 690
    Info (12023): Found entity 14: Johnson1L1 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 742
    Info (12023): Found entity 15: Johnson1L01 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 794
    Info (12023): Found entity 16: Johnson2L0 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 848
    Info (12023): Found entity 17: Johnson3L0 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 910
    Info (12023): Found entity 18: Mux4x08 File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 977
    Info (12023): Found entity 19: Multiple File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1004
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-logic File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 49
    Info (12023): Found entity 1: DataPath File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 10
Info (12021): Found 18 design units, including 9 entities, in source file cpucircuit.vhd
    Info (12022): Found design unit 1: CPUCircuit-logic File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 38
    Info (12022): Found design unit 2: KEYEnc4-rtl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 355
    Info (12022): Found design unit 3: ccmux4x08-logic File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 407
    Info (12022): Found design unit 4: ccmux4x16-logic File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 431
    Info (12022): Found design unit 5: DecSeg-rtl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 453
    Info (12022): Found design unit 6: InCtrl-logic File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 492
    Info (12022): Found design unit 7: MCtrl-rtl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 526
    Info (12022): Found design unit 8: Clock50-rtl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 560
    Info (12022): Found design unit 9: ClockDelay-rtl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 595
    Info (12023): Found entity 1: CPUCircuit File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 9
    Info (12023): Found entity 2: KEYEnc4 File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 346
    Info (12023): Found entity 3: ccmux4x08 File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 396
    Info (12023): Found entity 4: ccmux4x16 File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 420
    Info (12023): Found entity 5: DecSeg File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 446
    Info (12023): Found entity 6: InCtrl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 485
    Info (12023): Found entity 7: MCtrl File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 506
    Info (12023): Found entity 8: Clock50 File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 552
    Info (12023): Found entity 9: ClockDelay File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 586
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: Controler-logic File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 46
    Info (12023): Found entity 1: Controler File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ram1p.vhd
    Info (12022): Found design unit 1: ram1p-SYN File: W:/zikkenC-rust/de0cv-lab2/ram1p.vhd Line: 56
    Info (12023): Found entity 1: ram1p File: W:/zikkenC-rust/de0cv-lab2/ram1p.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom1p.vhd
    Info (12022): Found design unit 1: rom1p-SYN File: W:/zikkenC-rust/de0cv-lab2/rom1p.vhd Line: 54
    Info (12023): Found entity 1: rom1p File: W:/zikkenC-rust/de0cv-lab2/rom1p.vhd Line: 43
Info (12127): Elaborating entity "CPUCircuit" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPUCircuit.vhd(170): object "zero" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at CPUCircuit.vhd(186): object "sigRAMCS" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at CPUCircuit.vhd(190): object "sigROMCS" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 190
Warning (10873): Using initial value X (don't care) for net "LEDR[8..2]" at CPUCircuit.vhd(28) File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
Warning (12125): Using design file cprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CProcessor-logic File: W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd Line: 27
    Info (12023): Found entity 1: CProcessor File: W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd Line: 10
Info (12128): Elaborating entity "CProcessor" for hierarchy "CProcessor:Processor" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 201
Info (12128): Elaborating entity "DataPath" for hierarchy "CProcessor:Processor|DataPath:path" File: W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd Line: 135
Info (12128): Elaborating entity "Mux4x08" for hierarchy "CProcessor:Processor|DataPath:path|Mux4x08:MuxDIn" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 161
Info (12128): Elaborating entity "Register08" for hierarchy "CProcessor:Processor|DataPath:path|Register08:RegA" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 177
Info (12128): Elaborating entity "MY_DFF" for hierarchy "CProcessor:Processor|DataPath:path|Register08:RegA|MY_DFF:\Generate_Registers:0:dffi" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 133
Info (12128): Elaborating entity "Register16in2" for hierarchy "CProcessor:Processor|DataPath:path|Register16in2:MB" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 221
Info (12128): Elaborating entity "ALU08" for hierarchy "CProcessor:Processor|DataPath:path|ALU08:ALU" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 256
Info (12128): Elaborating entity "RCAdder08" for hierarchy "CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 538
Info (12128): Elaborating entity "FullAdder" for hierarchy "CProcessor:Processor|DataPath:path|ALU08:ALU|RCAdder08:adder|FullAdder:\add_gen:0:adderi" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 361
Info (12128): Elaborating entity "Multiple" for hierarchy "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 546
Warning (10036): Verilog HDL or VHDL warning at Resource.vhd(1090): object "cout_tmp4" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1090
Warning (10036): Verilog HDL or VHDL warning at Resource.vhd(1091): object "cout_tmp5" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1091
Warning (10036): Verilog HDL or VHDL warning at Resource.vhd(1092): object "cout_tmp6" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1092
Info (12128): Elaborating entity "RCAdder16" for hierarchy "CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult|RCAdder16:adder5" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 1163
Info (12128): Elaborating entity "Counter16" for hierarchy "CProcessor:Processor|DataPath:path|Counter16:IP" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 274
Warning (10036): Verilog HDL or VHDL warning at Resource.vhd(643): object "carry" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 643
Info (12128): Elaborating entity "Register16" for hierarchy "CProcessor:Processor|DataPath:path|Counter16:IP|Register16:reg" File: W:/zikkenC-rust/de0cv-lab2/Resource.vhd Line: 646
Info (12128): Elaborating entity "Register01" for hierarchy "CProcessor:Processor|DataPath:path|Register01:FZ" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 308
Info (12128): Elaborating entity "Mux2x16" for hierarchy "CProcessor:Processor|DataPath:path|Mux2x16:MuxAddr" File: W:/zikkenC-rust/de0cv-lab2/DataPath.vhd Line: 340
Info (12128): Elaborating entity "Controler" for hierarchy "CProcessor:Processor|Controler:ctrl" File: W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd Line: 173
Warning (10036): Verilog HDL or VHDL warning at Control.vhd(136): object "one" assigned a value but never read File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 136
Info (12128): Elaborating entity "Johnson1L01" for hierarchy "CProcessor:Processor|Controler:ctrl|Johnson1L01:JCextA" File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 150
Info (12128): Elaborating entity "Johnson2L0" for hierarchy "CProcessor:Processor|Controler:ctrl|Johnson2L0:JCextC" File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 174
Info (12128): Elaborating entity "Johnson3L0" for hierarchy "CProcessor:Processor|Controler:ctrl|Johnson3L0:JCextE" File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 194
Info (12128): Elaborating entity "Johnson1L1" for hierarchy "CProcessor:Processor|Controler:ctrl|Johnson1L1:JCintA" File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 246
Info (12128): Elaborating entity "Johnson1L0" for hierarchy "CProcessor:Processor|Controler:ctrl|Johnson1L0:JCintD" File: W:/zikkenC-rust/de0cv-lab2/Control.vhd Line: 282
Info (12128): Elaborating entity "ccmux4x08" for hierarchy "ccmux4x08:SelInput" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 217
Info (12128): Elaborating entity "ccmux4x16" for hierarchy "ccmux4x16:SelOutput" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 228
Info (12128): Elaborating entity "DecSeg" for hierarchy "DecSeg:DecHEX0" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 240
Info (12128): Elaborating entity "InCtrl" for hierarchy "InCtrl:InputCtrl" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 271
Info (12128): Elaborating entity "KEYEnc4" for hierarchy "KEYEnc4:keyenc" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 277
Info (12128): Elaborating entity "rom1p" for hierarchy "rom1p:rom" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 284
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom1p:rom|altsyncram:altsyncram_component" File: W:/zikkenC-rust/de0cv-lab2/rom1p.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "rom1p:rom|altsyncram:altsyncram_component" File: W:/zikkenC-rust/de0cv-lab2/rom1p.vhd Line: 61
Info (12133): Instantiated megafunction "rom1p:rom|altsyncram:altsyncram_component" with the following parameter: File: W:/zikkenC-rust/de0cv-lab2/rom1p.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5o34.tdf
    Info (12023): Found entity 1: altsyncram_5o34 File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5o34" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fb43.tdf
    Info (12023): Found entity 1: altsyncram_fb43 File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_fb43.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fb43" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf Line: 36
Warning (113028): 873 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: W:/zikkenC-rust/de0cv-lab2/rom.mif Line: 1
    Warning (113027): Addresses ranging from 151 to 1023 are not initialized File: W:/zikkenC-rust/de0cv-lab2/rom.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf Line: 37
Info (12133): Instantiated megafunction "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram1p" for hierarchy "ram1p:ram" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 291
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1p:ram|altsyncram:altsyncram_component" File: W:/zikkenC-rust/de0cv-lab2/ram1p.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "ram1p:ram|altsyncram:altsyncram_component" File: W:/zikkenC-rust/de0cv-lab2/ram1p.vhd Line: 63
Info (12133): Instantiated megafunction "ram1p:ram|altsyncram:altsyncram_component" with the following parameter: File: W:/zikkenC-rust/de0cv-lab2/ram1p.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e024.tdf
    Info (12023): Found entity 1: altsyncram_e024 File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e024" for hierarchy "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vev2.tdf
    Info (12023): Found entity 1: altsyncram_vev2 File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_vev2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vev2" for hierarchy "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2" File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf Line: 39
Info (12133): Instantiated megafunction "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "MCtrl" for hierarchy "MCtrl:MemCtrl" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 300
Info (12128): Elaborating entity "Clock50" for hierarchy "Clock50:CLK50" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 318
Warning (10492): VHDL Process Statement warning at CPUCircuit.vhd(574): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 574
Info (12128): Elaborating entity "ClockDelay" for hierarchy "ClockDelay:CLKD" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 325
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.30.17:57:22 Progress: Loading sld12c5497c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[0]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[1]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[2]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[3]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[4]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[5]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[6]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|datain[7]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 510
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[0]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[1]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[2]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[3]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[4]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[5]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[6]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
    Warning (13049): Converted tri-state buffer "MCtrl:MemCtrl|RAMDataTo[7]" feeding internal logic into a wire File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 514
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 32
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 33
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd Line: 34
Info (21057): Implemented 866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 774 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Mon Jan 30 17:57:37 2023
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:39


