// Seed: 2045443374
`timescale 1 ps / 1ps
module module_0;
  logic id_1 = 1;
  logic id_2;
  logic id_3;
  type_6(
      1, 1
  );
  assign id_1 = 1;
  always @(posedge 1)
    if (1) begin
      id_0 = 1;
    end else begin
      id_0 <= 1;
    end
endmodule
