library verilog;
use verilog.vl_types.all;
entity Shift_Left_Right is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        shift_left_bits : in     vl_logic_vector(7 downto 0);
        shift_right_bits: in     vl_logic_vector(7 downto 0);
        shift_left_en   : in     vl_logic;
        shift_right_en  : in     vl_logic;
        mux_4_output    : in     vl_logic_vector(27 downto 0);
        \out\           : out    vl_logic_vector(27 downto 0)
    );
end Shift_Left_Right;
