vio.v,verilog,xil_defaultlib,../../../../clock.srcs/sources_1/ip/vio/sim/vio.v,incdir="../../../../clock.srcs/sources_1/ip/vio/hdl/verilog"incdir="../../../../clock.srcs/sources_1/ip/vio/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
