Assembler report for fftpga
Fri Jul 16 15:19:10 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/fpga/fpga_prac/prac9/par/output_files/fftpga_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Jul 16 15:19:10 2021 ;
; Revision Name         ; fftpga                                ;
; Top-level Entity Name ; firpga                                ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE10F17C8                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; Off      ; Off           ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------+
; Assembler Encrypted IP Cores Summary            ;
+--------+------------------------+---------------+
; Vendor ; IP Core Name           ; License Type  ;
+--------+------------------------+---------------+
; Altera ; "FFT" (6AF7 0034)      ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed      ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed      ;
+--------+------------------------+---------------+


+------------------------------------------------------------------+
; Assembler Generated Files                                        ;
+------------------------------------------------------------------+
; File Name                                                        ;
+------------------------------------------------------------------+
; D:/fpga/fpga_prac/prac9/par/output_files/fftpga_time_limited.sof ;
+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/fpga/fpga_prac/prac9/par/output_files/fftpga_time_limited.sof ;
+----------------+---------------------------------------------------------------------------+
; Option         ; Setting                                                                   ;
+----------------+---------------------------------------------------------------------------+
; Device         ; EP4CE10F17C8                                                              ;
; JTAG usercode  ; 0x0045316D                                                                ;
; Checksum       ; 0x0045316D                                                                ;
+----------------+---------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jul 16 15:19:08 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off overdrive -c fftpga
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4625 megabytes
    Info: Processing ended: Fri Jul 16 15:19:10 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


