set_location ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 5 15 5 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_i0 5 15 5 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 5 14 1 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.adc_state_i2 5 14 1 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.add_14_2_lut 6 15 0 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.bit_cnt_i0 6 15 0 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_2 6 15 0 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_3_lut 6 15 1 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.bit_cnt_i1 6 15 1 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_3 6 15 1 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_4_lut 6 15 2 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.bit_cnt_i2 6 15 2 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_4 6 15 2 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_5_lut 6 15 3 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.bit_cnt_i3 6 15 3 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_5 6 15 3 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_6_lut 6 15 4 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.bit_cnt_i4 6 15 4 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_6 6 15 4 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_7_lut 6 15 5 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.bit_cnt_i5 6 15 5 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_7 6 15 5 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_8_lut 6 15 6 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.bit_cnt_i6 6 15 6 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_8 6 15 6 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_9_lut 6 15 7 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.bit_cnt_i7 6 15 7 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.i12447_2_lut 6 14 6 # SB_LUT4 (LogicCell: ADC_IAC.i12447_2_lut_LC_10)
set_location ADC_IAC.i12703_3_lut_4_lut 10 12 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.ADC_DATA_i0 10 12 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.i12799_3_lut_4_lut 11 7 6 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.ADC_DATA_i1 11 7 6 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.i12800_3_lut_4_lut 10 3 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.ADC_DATA_i2 10 3 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.i12801_3_lut_4_lut 11 5 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.ADC_DATA_i3 11 5 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.i12802_3_lut_4_lut 8 3 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.ADC_DATA_i4 8 3 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.i12803_3_lut_4_lut 10 3 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.ADC_DATA_i5 10 3 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.i12804_3_lut_4_lut 9 4 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.ADC_DATA_i6 9 4 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.i12805_3_lut_4_lut 9 3 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.ADC_DATA_i7 9 3 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.i12806_3_lut_4_lut 18 12 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.ADC_DATA_i8 18 12 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.i12807_3_lut_4_lut 18 13 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.ADC_DATA_i9 18 13 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.i12808_3_lut_4_lut 18 12 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.ADC_DATA_i10 18 12 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.i12809_3_lut_4_lut 18 12 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.ADC_DATA_i11 18 12 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.i12810_3_lut_4_lut 11 14 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.ADC_DATA_i12 11 14 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.i12811_3_lut_4_lut 11 14 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.ADC_DATA_i13 11 14 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.i12812_3_lut_4_lut 11 14 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.ADC_DATA_i14 11 14 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.i12813_3_lut_4_lut 7 13 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.ADC_DATA_i15 7 13 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.i12814_3_lut_4_lut 7 14 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.ADC_DATA_i16 7 14 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.i12815_3_lut_4_lut 8 13 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.ADC_DATA_i17 8 13 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.i12816_3_lut_4_lut 7 14 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.ADC_DATA_i18 7 14 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.i12817_3_lut_4_lut 9 13 2 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.ADC_DATA_i19 9 13 2 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.i12818_3_lut_4_lut 7 3 2 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.ADC_DATA_i20 7 3 2 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.i12819_3_lut_4_lut 7 13 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.ADC_DATA_i21 7 13 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.i12820_3_lut_4_lut 7 13 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.ADC_DATA_i22 7 13 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.i14312_3_lut_4_lut 8 13 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.ADC_DATA_i23 8 13 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.i15225_3_lut 5 14 2 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.adc_state_i1 5 14 2 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.i18169_4_lut 5 15 2 # SB_LUT4 (LogicCell: ADC_IAC.i18169_4_lut_LC_36)
set_location ADC_IAC.i18181_4_lut 5 15 3 # SB_LUT4 (LogicCell: ADC_IAC.i18181_4_lut_LC_37)
set_location ADC_IAC.i18845_4_lut 5 15 4 # SB_LUT4 (LogicCell: ADC_IAC.i18845_4_lut_LC_38)
set_location ADC_IAC.i19132_2_lut 5 13 4 # SB_LUT4 (LogicCell: ADC_IAC.i19132_2_lut_LC_39)
set_location ADC_IAC.i1_2_lut 5 15 0 # SB_LUT4 (LogicCell: ADC_IAC.i1_2_lut_LC_40)
set_location ADC_IAC.i1_3_lut 5 14 4 # SB_LUT4 (LogicCell: ADC_IAC.i1_3_lut_LC_41)
set_location ADC_IAC.i1_4_lut 5 15 1 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_LC_42)
set_location ADC_IAC.i1_4_lut_adj_5 5 14 0 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_adj_5_LC_43)
set_location ADC_IAC.i30_4_lut 5 13 3 # SB_LUT4 (LogicCell: ADC_IAC.i30_4_lut_LC_44)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 3 9 3 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_i0 3 9 3 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 3 8 0 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.adc_state_i2 3 8 0 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.add_14_2_lut 2 7 0 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.bit_cnt_i0 2 7 0 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_2 2 7 0 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_3_lut 2 7 1 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.bit_cnt_i1 2 7 1 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_3 2 7 1 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_4_lut 2 7 2 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.bit_cnt_i2 2 7 2 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_4 2 7 2 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_5_lut 2 7 3 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.bit_cnt_i3 2 7 3 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_5 2 7 3 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_6_lut 2 7 4 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.bit_cnt_i4 2 7 4 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_6 2 7 4 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_7_lut 2 7 5 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.bit_cnt_i5 2 7 5 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_7 2 7 5 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_8_lut 2 7 6 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.bit_cnt_i6 2 7 6 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_8 2 7 6 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_9_lut 2 7 7 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.bit_cnt_i7 2 7 7 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.i12409_2_lut 3 7 7 # SB_LUT4 (LogicCell: ADC_VAC.i12409_2_lut_LC_55)
set_location ADC_VAC.i12700_3_lut_4_lut 9 3 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.ADC_DATA_i0 9 3 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.i12776_3_lut_4_lut 13 10 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.ADC_DATA_i1 13 10 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.i12777_3_lut_4_lut 11 3 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.ADC_DATA_i2 11 3 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.i12778_3_lut_4_lut 11 5 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.ADC_DATA_i3 11 5 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.i12779_3_lut_4_lut 8 3 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.ADC_DATA_i4 8 3 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.i12780_3_lut_4_lut 8 5 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.ADC_DATA_i5 8 5 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.i12781_3_lut_4_lut 8 4 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.ADC_DATA_i6 8 4 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.i12782_3_lut_4_lut 8 4 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.ADC_DATA_i7 8 4 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.i12783_3_lut_4_lut 11 13 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.ADC_DATA_i8 11 13 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.i12784_3_lut_4_lut 11 13 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.ADC_DATA_i9 11 13 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.i12785_3_lut_4_lut 11 13 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.ADC_DATA_i10 11 13 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.i12786_3_lut_4_lut 13 10 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.ADC_DATA_i11 13 10 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.i12787_3_lut_4_lut 13 10 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.ADC_DATA_i12 13 10 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.i12788_3_lut_4_lut 13 10 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.ADC_DATA_i13 13 10 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.i12789_3_lut_4_lut 12 10 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.ADC_DATA_i14 12 10 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.i12790_3_lut_4_lut 11 10 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.ADC_DATA_i15 11 10 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.i12791_3_lut_4_lut 11 10 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.ADC_DATA_i16 11 10 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.i12792_3_lut_4_lut 12 10 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.ADC_DATA_i17 12 10 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.i12793_3_lut_4_lut 11 9 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.ADC_DATA_i18 11 9 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.i12794_3_lut_4_lut 11 9 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.ADC_DATA_i19 11 9 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.i12795_3_lut_4_lut 6 5 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.ADC_DATA_i20 6 5 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.i12796_3_lut_4_lut 8 4 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.ADC_DATA_i21 8 4 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.i12797_3_lut_4_lut 8 5 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.ADC_DATA_i22 8 5 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.i12798_3_lut_4_lut 8 5 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.ADC_DATA_i23 8 5 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.i15228_3_lut 3 8 1 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.adc_state_i1 3 8 1 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.i18824_4_lut 2 8 7 # SB_LUT4 (LogicCell: ADC_VAC.i18824_4_lut_LC_81)
set_location ADC_VAC.i19039_4_lut 2 8 6 # SB_LUT4 (LogicCell: ADC_VAC.i19039_4_lut_LC_82)
set_location ADC_VAC.i19134_2_lut 3 9 6 # SB_LUT4 (LogicCell: ADC_VAC.i19134_2_lut_LC_83)
set_location ADC_VAC.i1_2_lut 13 12 1 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_LC_84)
set_location ADC_VAC.i1_2_lut_adj_3 3 9 2 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_adj_3_LC_85)
set_location ADC_VAC.i1_3_lut 3 11 5 # SB_LUT4 (LogicCell: ADC_VAC.i1_3_lut_LC_86)
set_location ADC_VAC.i1_4_lut 3 9 1 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_LC_87)
set_location ADC_VAC.i1_4_lut_adj_4 3 9 7 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_adj_4_LC_88)
set_location ADC_VAC.i30_4_lut 3 9 5 # SB_LUT4 (LogicCell: ADC_VAC.i30_4_lut_LC_89)
set_location ADC_VAC.i6_4_lut 2 8 1 # SB_LUT4 (LogicCell: ADC_VAC.i6_4_lut_LC_90)
set_location ADC_VDC.adc_state_1__bdd_4_lut_4_lut 6 8 3 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_91)
set_location ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut 12 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_92)
set_location ADC_VDC.cmd_rdadctmp_i23 12 8 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_92)
set_location ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut 9 8 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_93)
set_location ADC_VDC.cmd_rdadcbuf_i34 9 8 3 # SB_DFFE (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_93)
set_location ADC_VDC.add_23_10_lut 10 6 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.cmd_rdadcbuf_i8 10 6 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.add_23_10 10 6 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.add_23_11_lut 10 6 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.cmd_rdadcbuf_i9 10 6 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.add_23_11 10 6 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.add_23_12_lut 10 6 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.cmd_rdadcbuf_i10 10 6 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.add_23_12 10 6 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.add_23_13_lut 10 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.cmd_rdadcbuf_i11 10 6 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.add_23_13 10 6 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.add_23_14_lut 10 6 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.cmd_rdadcbuf_i12 10 6 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.add_23_14 10 6 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.add_23_15_lut 10 6 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.cmd_rdadcbuf_i13 10 6 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.add_23_15 10 6 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.add_23_16_lut 10 6 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.cmd_rdadcbuf_i14 10 6 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.add_23_16 10 6 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.add_23_17_lut 10 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.cmd_rdadcbuf_i15 10 6 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.add_23_17 10 6 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.add_23_18_lut 10 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.cmd_rdadcbuf_i16 10 7 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.add_23_18 10 7 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.add_23_19_lut 10 7 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.cmd_rdadcbuf_i17 10 7 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.add_23_19 10 7 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.add_23_20_lut 10 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.cmd_rdadcbuf_i18 10 7 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.add_23_20 10 7 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.add_23_21_lut 10 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.cmd_rdadcbuf_i19 10 7 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.add_23_21 10 7 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.add_23_22_lut 10 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.cmd_rdadcbuf_i20 10 7 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.add_23_22 10 7 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.add_23_23_lut 10 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.cmd_rdadcbuf_i21 10 7 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.add_23_23 10 7 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.add_23_24_lut 10 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.cmd_rdadcbuf_i22 10 7 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.add_23_24 10 7 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.add_23_25_lut 10 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.cmd_rdadcbuf_i23 10 7 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.add_23_25 10 7 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.add_23_26_lut 10 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.cmd_rdadcbuf_i24 10 8 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.add_23_26 10 8 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.add_23_27_lut 10 8 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.cmd_rdadcbuf_i25 10 8 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.add_23_27 10 8 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.add_23_28_lut 10 8 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.cmd_rdadcbuf_i26 10 8 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.add_23_28 10 8 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.add_23_29_lut 10 8 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.cmd_rdadcbuf_i27 10 8 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.add_23_29 10 8 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.add_23_2_lut 10 5 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.cmd_rdadcbuf_i0 10 5 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.add_23_2 10 5 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.add_23_30_lut 10 8 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.cmd_rdadcbuf_i28 10 8 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.add_23_30 10 8 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.add_23_31_lut 10 8 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.cmd_rdadcbuf_i29 10 8 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.add_23_31 10 8 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.add_23_32_lut 10 8 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.cmd_rdadcbuf_i30 10 8 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.add_23_32 10 8 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.add_23_33_lut 10 8 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.cmd_rdadcbuf_i31 10 8 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.add_23_33 10 8 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.add_23_34_lut 10 9 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.cmd_rdadcbuf_i32 10 9 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.add_23_34 10 9 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.add_23_35_lut 10 9 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.cmd_rdadcbuf_i33 10 9 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.add_23_35 10 9 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.add_23_36_lut 10 9 2 # SB_LUT4 (LogicCell: ADC_VDC.add_23_36_lut_LC_121)
set_location ADC_VDC.add_23_3_lut 10 5 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.cmd_rdadcbuf_i1 10 5 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.add_23_3 10 5 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.add_23_4_lut 10 5 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.cmd_rdadcbuf_i2 10 5 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.add_23_4 10 5 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.add_23_5_lut 10 5 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.cmd_rdadcbuf_i3 10 5 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.add_23_5 10 5 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.add_23_6_lut 10 5 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.cmd_rdadcbuf_i4 10 5 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.add_23_6 10 5 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.add_23_7_lut 10 5 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.cmd_rdadcbuf_i5 10 5 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.add_23_7 10 5 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.add_23_8_lut 10 5 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.cmd_rdadcbuf_i6 10 5 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.add_23_8 10 5 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.add_23_9_lut 10 5 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.cmd_rdadcbuf_i7 10 5 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.add_23_9 10 5 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.add_24_10_lut 5 6 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.avg_cnt_i8 5 6 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.add_24_10 5 6 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.add_24_11_lut 5 6 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.avg_cnt_i9 5 6 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.add_24_11 5 6 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.add_24_12_lut 5 6 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.avg_cnt_i10 5 6 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.add_24_12 5 6 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.add_24_13_lut 5 6 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i11_LC_132)
set_location ADC_VDC.avg_cnt_i11 5 6 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i11_LC_132)
set_location ADC_VDC.add_24_2_lut 5 5 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.avg_cnt_i0 5 5 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.add_24_2 5 5 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.add_24_3_lut 5 5 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.avg_cnt_i1 5 5 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.add_24_3 5 5 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.add_24_4_lut 5 5 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.avg_cnt_i2 5 5 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.add_24_4 5 5 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.add_24_5_lut 5 5 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.avg_cnt_i3 5 5 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.add_24_5 5 5 3 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.add_24_6_lut 5 5 4 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.avg_cnt_i4 5 5 4 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.add_24_6 5 5 4 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.add_24_7_lut 5 5 5 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.avg_cnt_i5 5 5 5 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.add_24_7 5 5 5 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.add_24_8_lut 5 5 6 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.avg_cnt_i6 5 5 6 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.add_24_8 5 5 6 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.add_24_9_lut 5 5 7 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.avg_cnt_i7 5 5 7 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.add_24_9 5 5 7 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.bit_cnt_3780_add_4_2_lut 6 6 0 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i0_LC_141)
set_location ADC_VDC.bit_cnt_3780__i0 6 6 0 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i0_LC_141)
set_location ADC_VDC.bit_cnt_3780_add_4_2 6 6 0 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i0_LC_141)
set_location ADC_VDC.bit_cnt_3780_add_4_3_lut 6 6 1 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i1_LC_142)
set_location ADC_VDC.bit_cnt_3780__i1 6 6 1 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i1_LC_142)
set_location ADC_VDC.bit_cnt_3780_add_4_3 6 6 1 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i1_LC_142)
set_location ADC_VDC.bit_cnt_3780_add_4_4_lut 6 6 2 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i2_LC_143)
set_location ADC_VDC.bit_cnt_3780__i2 6 6 2 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i2_LC_143)
set_location ADC_VDC.bit_cnt_3780_add_4_4 6 6 2 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i2_LC_143)
set_location ADC_VDC.bit_cnt_3780_add_4_5_lut 6 6 3 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i3_LC_144)
set_location ADC_VDC.bit_cnt_3780__i3 6 6 3 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i3_LC_144)
set_location ADC_VDC.bit_cnt_3780_add_4_5 6 6 3 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i3_LC_144)
set_location ADC_VDC.bit_cnt_3780_add_4_6_lut 6 6 4 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i4_LC_145)
set_location ADC_VDC.bit_cnt_3780__i4 6 6 4 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i4_LC_145)
set_location ADC_VDC.bit_cnt_3780_add_4_6 6 6 4 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i4_LC_145)
set_location ADC_VDC.bit_cnt_3780_add_4_7_lut 6 6 5 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i5_LC_146)
set_location ADC_VDC.bit_cnt_3780__i5 6 6 5 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i5_LC_146)
set_location ADC_VDC.bit_cnt_3780_add_4_7 6 6 5 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i5_LC_146)
set_location ADC_VDC.bit_cnt_3780_add_4_8_lut 6 6 6 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i6_LC_147)
set_location ADC_VDC.bit_cnt_3780__i6 6 6 6 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i6_LC_147)
set_location ADC_VDC.bit_cnt_3780_add_4_8 6 6 6 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3780__i6_LC_147)
set_location ADC_VDC.bit_cnt_3780_add_4_9_lut 6 6 7 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3780__i7_LC_148)
set_location ADC_VDC.bit_cnt_3780__i7 6 6 7 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3780__i7_LC_148)
set_location ADC_VDC.genclk.add_32_10_lut 13 6 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.t0on_i8 13 6 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.add_32_10 13 6 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.add_32_11_lut 13 6 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.t0on_i9 13 6 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.add_32_11 13 6 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.add_32_12_lut 13 6 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.t0on_i10 13 6 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.add_32_12 13 6 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.add_32_13_lut 13 6 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.t0on_i11 13 6 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.add_32_13 13 6 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.add_32_14_lut 13 6 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.t0on_i12 13 6 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.add_32_14 13 6 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.add_32_15_lut 13 6 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.t0on_i13 13 6 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.add_32_15 13 6 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.add_32_16_lut 13 6 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.t0on_i14 13 6 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.add_32_16 13 6 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.add_32_17_lut 13 6 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i15_LC_156)
set_location ADC_VDC.genclk.t0on_i15 13 6 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i15_LC_156)
set_location ADC_VDC.genclk.add_32_2_lut 13 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.t0on_i0 13 5 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.add_32_2 13 5 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.add_32_3_lut 13 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.t0on_i1 13 5 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.add_32_3 13 5 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.add_32_4_lut 13 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.t0on_i2 13 5 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.add_32_4 13 5 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.add_32_5_lut 13 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.t0on_i3 13 5 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.add_32_5 13 5 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.add_32_6_lut 13 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.t0on_i4 13 5 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.add_32_6 13 5 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.add_32_7_lut 13 5 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.t0on_i5 13 5 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.add_32_7 13 5 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.add_32_8_lut 13 5 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.t0on_i6 13 5 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.add_32_8 13 5 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.add_32_9_lut 13 5 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.t0on_i7 13 5 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.add_32_9 13 5 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.add_33_10_lut 12 4 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.t0off_i8 12 4 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.add_33_10 12 4 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.add_33_11_lut 12 4 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.t0off_i9 12 4 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.add_33_11 12 4 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.add_33_12_lut 12 4 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.t0off_i10 12 4 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.add_33_12 12 4 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.add_33_13_lut 12 4 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.t0off_i11 12 4 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.add_33_13 12 4 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.add_33_14_lut 12 4 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.t0off_i12 12 4 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.add_33_14 12 4 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.add_33_15_lut 12 4 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.t0off_i13 12 4 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.add_33_15 12 4 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.add_33_16_lut 12 4 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.t0off_i14 12 4 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.add_33_16 12 4 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.add_33_17_lut 12 4 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i15_LC_172)
set_location ADC_VDC.genclk.t0off_i15 12 4 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i15_LC_172)
set_location ADC_VDC.genclk.add_33_2_lut 12 3 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.t0off_i0 12 3 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.add_33_2 12 3 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.add_33_3_lut 12 3 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.t0off_i1 12 3 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.add_33_3 12 3 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.add_33_4_lut 12 3 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.t0off_i2 12 3 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.add_33_4 12 3 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.add_33_5_lut 12 3 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.t0off_i3 12 3 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.add_33_5 12 3 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.add_33_6_lut 12 3 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.t0off_i4 12 3 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.add_33_6 12 3 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.add_33_7_lut 12 3 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.t0off_i5 12 3 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.add_33_7 12 3 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.add_33_8_lut 12 3 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.t0off_i6 12 3 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.add_33_8 12 3 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.add_33_9_lut 12 3 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.t0off_i7 12 3 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.add_33_9 12 3 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut 13 4 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_181)
set_location ADC_VDC.genclk.i10_4_lut 13 3 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_LC_182)
set_location ADC_VDC.genclk.i10_4_lut_adj_25 14 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_adj_25_LC_183)
set_location ADC_VDC.genclk.i11997_2_lut 13 4 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i1_LC_184)
set_location ADC_VDC.genclk.div_state_i1 13 4 1 # SB_DFFNE (LogicCell: ADC_VDC.genclk.div_state_i1_LC_184)
set_location ADC_VDC.genclk.i11_4_lut 11 3 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_LC_185)
set_location ADC_VDC.genclk.i11_4_lut_adj_26 14 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_adj_26_LC_186)
set_location ADC_VDC.genclk.i12662_2_lut_2_lut 13 4 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12662_2_lut_2_lut_LC_187)
set_location ADC_VDC.genclk.i12_4_lut 13 3 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_LC_188)
set_location ADC_VDC.genclk.i12_4_lut_adj_24 14 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_adj_24_LC_189)
set_location ADC_VDC.genclk.i18779_4_lut 13 3 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i18779_4_lut_LC_190)
set_location ADC_VDC.genclk.i18784_4_lut 14 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i18784_4_lut_LC_191)
set_location ADC_VDC.genclk.i18825_4_lut 14 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i18825_4_lut_LC_192)
set_location ADC_VDC.genclk.i19076_4_lut 13 3 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19076_4_lut_LC_193)
set_location ADC_VDC.genclk.i19102_2_lut 11 4 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19102_2_lut_LC_194)
set_location ADC_VDC.genclk.i19161_2_lut_4_lut 13 3 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i0_LC_195)
set_location ADC_VDC.genclk.div_state_i0 13 3 2 # SB_DFFN (LogicCell: ADC_VDC.genclk.div_state_i0_LC_195)
set_location ADC_VDC.genclk.i19182_2_lut_4_lut 13 4 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19182_2_lut_4_lut_LC_196)
set_location ADC_VDC.i11_3_lut 5 8 3 # SB_LUT4 (LogicCell: ADC_VDC.i11_3_lut_LC_197)
set_location ADC_VDC.i12085_2_lut_3_lut 7 4 2 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i2_LC_198)
set_location ADC_VDC.adc_state_i2 7 4 2 # SB_DFFESR (LogicCell: ADC_VDC.adc_state_i2_LC_198)
set_location ADC_VDC.i12557_2_lut 7 7 3 # SB_LUT4 (LogicCell: ADC_VDC.i12557_2_lut_LC_199)
set_location ADC_VDC.i15034_2_lut 7 7 6 # SB_LUT4 (LogicCell: ADC_VDC.i15034_2_lut_LC_200)
set_location ADC_VDC.i15177_2_lut 6 5 6 # SB_LUT4 (LogicCell: ADC_VDC.i15177_2_lut_LC_201)
set_location ADC_VDC.i16053_3_lut 5 8 4 # SB_LUT4 (LogicCell: ADC_VDC.i16053_3_lut_LC_202)
set_location ADC_VDC.i16055_4_lut 6 8 1 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i1_LC_203)
set_location ADC_VDC.adc_state_i1 6 8 1 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i1_LC_203)
set_location ADC_VDC.i16066_3_lut 6 5 4 # SB_LUT4 (LogicCell: ADC_VDC.i16066_3_lut_LC_204)
set_location ADC_VDC.i16075_4_lut 13 4 5 # SB_LUT4 (LogicCell: ADC_VDC.i16075_4_lut_LC_205)
set_location ADC_VDC.i16082_4_lut 7 6 1 # SB_LUT4 (LogicCell: ADC_VDC.SCLK_46_LC_206)
set_location ADC_VDC.SCLK_46 7 6 1 # SB_DFF (LogicCell: ADC_VDC.SCLK_46_LC_206)
set_location ADC_VDC.i16108_3_lut 8 9 4 # SB_LUT4 (LogicCell: ADC_VDC.i16108_3_lut_LC_207)
set_location ADC_VDC.i18133_2_lut 7 6 5 # SB_LUT4 (LogicCell: ADC_VDC.i18133_2_lut_LC_208)
set_location ADC_VDC.i18135_2_lut 6 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i18135_2_lut_LC_209)
set_location ADC_VDC.i18137_2_lut 7 5 6 # SB_LUT4 (LogicCell: ADC_VDC.i18137_2_lut_LC_210)
set_location ADC_VDC.i18857_4_lut 6 7 0 # SB_LUT4 (LogicCell: ADC_VDC.i18857_4_lut_LC_211)
set_location ADC_VDC.i18888_3_lut 9 8 2 # SB_LUT4 (LogicCell: ADC_VDC.i18888_3_lut_LC_212)
set_location ADC_VDC.i18952_4_lut 6 8 4 # SB_LUT4 (LogicCell: ADC_VDC.i18952_4_lut_LC_213)
set_location ADC_VDC.i19094_4_lut 6 7 7 # SB_LUT4 (LogicCell: ADC_VDC.i19094_4_lut_LC_214)
set_location ADC_VDC.i19101_4_lut_4_lut 7 6 0 # SB_LUT4 (LogicCell: ADC_VDC.i19101_4_lut_4_lut_LC_215)
set_location ADC_VDC.i19104_2_lut 10 4 3 # SB_LUT4 (LogicCell: ADC_VDC.i19104_2_lut_LC_216)
set_location ADC_VDC.i19163_4_lut 7 5 2 # SB_LUT4 (LogicCell: ADC_VDC.i19163_4_lut_LC_217)
set_location ADC_VDC.i19168_4_lut 7 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i19168_4_lut_LC_218)
set_location ADC_VDC.i1_2_lut 7 6 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_LC_219)
set_location ADC_VDC.i1_2_lut_3_lut 6 7 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_3_lut_LC_220)
set_location ADC_VDC.i1_2_lut_adj_28 5 7 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_28_LC_221)
set_location ADC_VDC.i1_2_lut_adj_30 7 7 4 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_30_LC_222)
set_location ADC_VDC.i1_2_lut_adj_36 7 7 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_36_LC_223)
set_location ADC_VDC.i1_2_lut_adj_39 13 4 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_39_LC_224)
set_location ADC_VDC.i1_3_lut_4_lut 8 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_LC_225)
set_location ADC_VDC.i1_3_lut_4_lut_4_lut 9 8 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_4_lut_LC_226)
set_location ADC_VDC.i1_3_lut_4_lut_adj_27 9 6 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_adj_27_LC_227)
set_location ADC_VDC.i1_4_lut 6 8 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_LC_228)
set_location ADC_VDC.i1_4_lut_4_lut 7 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_LC_229)
set_location ADC_VDC.i1_4_lut_4_lut_4_lut 7 7 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_4_lut_LC_230)
set_location ADC_VDC.i1_4_lut_4_lut_adj_34 8 7 0 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i0_LC_231)
set_location ADC_VDC.adc_state_i0 8 7 0 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i0_LC_231)
set_location ADC_VDC.i1_4_lut_4_lut_adj_35 7 7 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_adj_35_LC_232)
set_location ADC_VDC.i1_4_lut_4_lut_adj_38 7 7 1 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i3_LC_233)
set_location ADC_VDC.adc_state_i3 7 7 1 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i3_LC_233)
set_location ADC_VDC.i1_4_lut_adj_32 7 5 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_32_LC_234)
set_location ADC_VDC.i1_4_lut_adj_33 7 6 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_33_LC_235)
set_location ADC_VDC.i1_4_lut_adj_37 11 8 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_37_LC_236)
set_location ADC_VDC.i24_4_lut 13 4 7 # SB_LUT4 (LogicCell: ADC_VDC.i24_4_lut_LC_237)
set_location ADC_VDC.i2_3_lut 6 7 1 # SB_LUT4 (LogicCell: ADC_VDC.i2_3_lut_LC_238)
set_location ADC_VDC.i37_4_lut 6 8 5 # SB_LUT4 (LogicCell: ADC_VDC.i37_4_lut_LC_239)
set_location ADC_VDC.i40_3_lut_4_lut 7 5 1 # SB_LUT4 (LogicCell: ADC_VDC.i40_3_lut_4_lut_LC_240)
set_location ADC_VDC.i4_4_lut 6 8 2 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_LC_241)
set_location ADC_VDC.i4_4_lut_adj_29 7 6 4 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_adj_29_LC_242)
set_location ADC_VDC.i4_4_lut_adj_31 5 7 0 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_adj_31_LC_243)
set_location ADC_VDC.i5_3_lut 6 7 3 # SB_LUT4 (LogicCell: ADC_VDC.i5_3_lut_LC_244)
set_location ADC_VDC.i7717_3_lut_4_lut 7 5 4 # SB_LUT4 (LogicCell: ADC_VDC.i7717_3_lut_4_lut_LC_245)
set_location ADC_VDC.i7_4_lut 5 8 2 # SB_LUT4 (LogicCell: ADC_VDC.i7_4_lut_LC_246)
set_location ADC_VDC.i8_4_lut 5 7 3 # SB_LUT4 (LogicCell: ADC_VDC.i8_4_lut_LC_247)
set_location ADC_VDC.i9_4_lut 9 8 1 # SB_LUT4 (LogicCell: ADC_VDC.i9_4_lut_LC_248)
set_location ADC_VDC.n21974_bdd_4_lut_4_lut 6 8 0 # SB_LUT4 (LogicCell: ADC_VDC.n21974_bdd_4_lut_4_lut_LC_249)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 5 11 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i0_LC_250)
set_location CLK_DDS.tmp_buf_i0 5 11 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i0_LC_250)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 8 15 0 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i10_LC_251)
set_location CLK_DDS.tmp_buf_i10 8 15 0 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i10_LC_251)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 8 15 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i11_LC_252)
set_location CLK_DDS.tmp_buf_i11 8 15 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i11_LC_252)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 8 15 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i12_LC_253)
set_location CLK_DDS.tmp_buf_i12 8 15 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i12_LC_253)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 8 15 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i13_LC_254)
set_location CLK_DDS.tmp_buf_i13 8 15 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i13_LC_254)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 8 15 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i14_LC_255)
set_location CLK_DDS.tmp_buf_i14 8 15 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i14_LC_255)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 8 15 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i15_LC_256)
set_location CLK_DDS.tmp_buf_i15 8 15 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i15_LC_256)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 5 7 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i1_LC_257)
set_location CLK_DDS.tmp_buf_i1 5 7 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i1_LC_257)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 7 15 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i2_LC_258)
set_location CLK_DDS.tmp_buf_i2 7 15 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i2_LC_258)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 7 15 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i3_LC_259)
set_location CLK_DDS.tmp_buf_i3 7 15 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i3_LC_259)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 7 15 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i4_LC_260)
set_location CLK_DDS.tmp_buf_i4 7 15 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i4_LC_260)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 7 15 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i5_LC_261)
set_location CLK_DDS.tmp_buf_i5 7 15 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i5_LC_261)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 7 16 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i6_LC_262)
set_location CLK_DDS.tmp_buf_i6 7 16 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i6_LC_262)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 7 16 3 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i7_LC_263)
set_location CLK_DDS.tmp_buf_i7 7 16 3 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i7_LC_263)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 7 16 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i8_LC_264)
set_location CLK_DDS.tmp_buf_i8 7 16 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i8_LC_264)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 8 15 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i9_LC_265)
set_location CLK_DDS.tmp_buf_i9 8 15 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i9_LC_265)
set_location CLK_DDS.dds_state_2__I_0_i7_3_lut 5 9 4 # SB_LUT4 (LogicCell: CLK_DDS.CS_28_LC_266)
set_location CLK_DDS.CS_28 5 9 4 # SB_DFFE (LogicCell: CLK_DDS.CS_28_LC_266)
set_location CLK_DDS.i12158_2_lut 5 17 0 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i1_LC_267)
set_location CLK_DDS.dds_state_i1 5 17 0 # SB_DFFESR (LogicCell: CLK_DDS.dds_state_i1_LC_267)
set_location CLK_DDS.i14383_3_lut_4_lut 5 12 3 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i0_LC_268)
set_location CLK_DDS.bit_cnt_i0 5 12 3 # SB_DFF (LogicCell: CLK_DDS.bit_cnt_i0_LC_268)
set_location CLK_DDS.i19097_4_lut 6 16 2 # SB_LUT4 (LogicCell: CLK_DDS.i19097_4_lut_LC_269)
set_location CLK_DDS.i19153_4_lut 7 16 7 # SB_LUT4 (LogicCell: CLK_DDS.i19153_4_lut_LC_270)
set_location CLK_DDS.i1_2_lut 3 11 6 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i2_LC_271)
set_location CLK_DDS.dds_state_i2 3 11 6 # SB_DFF (LogicCell: CLK_DDS.dds_state_i2_LC_271)
set_location CLK_DDS.i1_3_lut 3 13 3 # SB_LUT4 (LogicCell: CLK_DDS.i1_3_lut_LC_272)
set_location CLK_DDS.i23_4_lut 7 16 6 # SB_LUT4 (LogicCell: CLK_DDS.i23_4_lut_LC_273)
set_location CLK_DDS.i3_3_lut_4_lut 3 11 7 # SB_LUT4 (LogicCell: CLK_DDS.i3_3_lut_4_lut_LC_274)
set_location ICE_GPMO_0_I_0_3_lut 13 12 4 # SB_LUT4 (LogicCell: ICE_GPMO_0_I_0_3_lut_LC_275)
set_location ICE_GPMO_1_I_0_3_lut 9 2 6 # SB_LUT4 (LogicCell: ICE_GPMO_1_I_0_3_lut_LC_276)
set_location RTD.adc_state_3__I_0_62_Mux_7_i3_4_lut 7 9 0 # SB_LUT4 (LogicCell: RTD.adress_i7_LC_277)
set_location RTD.adress_i7 7 9 0 # SB_DFFESR (LogicCell: RTD.adress_i7_LC_277)
set_location RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut 7 11 0 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i1_LC_278)
set_location RTD.cfg_tmp_i1 7 11 0 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i1_LC_278)
set_location RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut 7 11 1 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i2_LC_279)
set_location RTD.cfg_tmp_i2 7 11 1 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i2_LC_279)
set_location RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut 7 11 2 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i3_LC_280)
set_location RTD.cfg_tmp_i3 7 11 2 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i3_LC_280)
set_location RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut 7 11 3 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i4_LC_281)
set_location RTD.cfg_tmp_i4 7 11 3 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i4_LC_281)
set_location RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut 7 11 4 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i5_LC_282)
set_location RTD.cfg_tmp_i5 7 11 4 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i5_LC_282)
set_location RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut 7 11 5 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i6_LC_283)
set_location RTD.cfg_tmp_i6 7 11 5 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i6_LC_283)
set_location RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut 7 11 6 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i7_LC_284)
set_location RTD.cfg_tmp_i7 7 11 6 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i7_LC_284)
set_location RTD.adc_state_3__I_0_66_Mux_1_i15_4_lut 7 10 7 # SB_LUT4 (LogicCell: RTD.adc_state_i1_LC_285)
set_location RTD.adc_state_i1 7 10 7 # SB_DFFE (LogicCell: RTD.adc_state_i1_LC_285)
set_location RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut 8 11 7 # SB_LUT4 (LogicCell: RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut_LC_286)
set_location RTD.adc_state_3__I_0_66_Mux_3_i15_4_lut 8 12 0 # SB_LUT4 (LogicCell: RTD.adc_state_i3_LC_287)
set_location RTD.adc_state_i3 8 12 0 # SB_DFFE (LogicCell: RTD.adc_state_i3_LC_287)
set_location RTD.adc_state_3__I_0_69_i15_4_lut 8 8 0 # SB_LUT4 (LogicCell: RTD.SCLK_51_LC_288)
set_location RTD.SCLK_51 8 8 0 # SB_DFFE (LogicCell: RTD.SCLK_51_LC_288)
set_location RTD.i11_4_lut 7 8 1 # SB_LUT4 (LogicCell: RTD.cfg_buf_i5_LC_289)
set_location RTD.cfg_buf_i5 7 8 1 # SB_DFF (LogicCell: RTD.cfg_buf_i5_LC_289)
set_location RTD.i11_4_lut_adj_10 7 8 2 # SB_LUT4 (LogicCell: RTD.cfg_buf_i3_LC_290)
set_location RTD.cfg_buf_i3 7 8 2 # SB_DFF (LogicCell: RTD.cfg_buf_i3_LC_290)
set_location RTD.i12602_2_lut 6 11 7 # SB_LUT4 (LogicCell: RTD.i12602_2_lut_LC_291)
set_location RTD.i12_4_lut 6 12 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i8_LC_292)
set_location RTD.READ_DATA_i8 6 12 1 # SB_DFF (LogicCell: RTD.READ_DATA_i8_LC_292)
set_location RTD.i12_4_lut_adj_6 6 11 0 # SB_LUT4 (LogicCell: RTD.read_buf_i9_LC_293)
set_location RTD.read_buf_i9 6 11 0 # SB_DFF (LogicCell: RTD.read_buf_i9_LC_293)
set_location RTD.i13391_4_lut_4_lut 7 8 3 # SB_LUT4 (LogicCell: RTD.cfg_buf_i0_LC_294)
set_location RTD.cfg_buf_i0 7 8 3 # SB_DFF (LogicCell: RTD.cfg_buf_i0_LC_294)
set_location RTD.i14264_4_lut 7 11 7 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i0_LC_295)
set_location RTD.cfg_tmp_i0 7 11 7 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i0_LC_295)
set_location RTD.i15252_4_lut 6 10 0 # SB_LUT4 (LogicCell: RTD.MOSI_59_LC_296)
set_location RTD.MOSI_59 6 10 0 # SB_DFFESR (LogicCell: RTD.MOSI_59_LC_296)
set_location RTD.i16303_3_lut 6 10 4 # SB_LUT4 (LogicCell: RTD.i16303_3_lut_LC_297)
set_location RTD.i16856_1_lut 13 7 3 # SB_LUT4 (LogicCell: RTD.bit_cnt_3782__i0_LC_298)
set_location RTD.bit_cnt_3782__i0 13 7 3 # SB_DFFESR (LogicCell: RTD.bit_cnt_3782__i0_LC_298)
set_location RTD.i16858_2_lut 13 7 1 # SB_LUT4 (LogicCell: RTD.bit_cnt_3782__i1_LC_299)
set_location RTD.bit_cnt_3782__i1 13 7 1 # SB_DFFESR (LogicCell: RTD.bit_cnt_3782__i1_LC_299)
set_location RTD.i16865_2_lut_3_lut 13 7 2 # SB_LUT4 (LogicCell: RTD.bit_cnt_3782__i2_LC_300)
set_location RTD.bit_cnt_3782__i2 13 7 2 # SB_DFFESR (LogicCell: RTD.bit_cnt_3782__i2_LC_300)
set_location RTD.i16872_3_lut_4_lut 13 7 0 # SB_LUT4 (LogicCell: RTD.bit_cnt_3782__i3_LC_301)
set_location RTD.bit_cnt_3782__i3 13 7 0 # SB_DFFESR (LogicCell: RTD.bit_cnt_3782__i3_LC_301)
set_location RTD.i18150_rep_64_2_lut 6 10 1 # SB_LUT4 (LogicCell: RTD.i18150_rep_64_2_lut_LC_302)
set_location RTD.i18725_4_lut 8 11 3 # SB_LUT4 (LogicCell: RTD.i18725_4_lut_LC_303)
set_location RTD.i19023_4_lut 8 10 3 # SB_LUT4 (LogicCell: RTD.i19023_4_lut_LC_304)
set_location RTD.i19037_3_lut 8 11 4 # SB_LUT4 (LogicCell: RTD.i19037_3_lut_LC_305)
set_location RTD.i19088_2_lut 8 10 1 # SB_LUT4 (LogicCell: RTD.i19088_2_lut_LC_306)
set_location RTD.i19089_3_lut 6 10 2 # SB_LUT4 (LogicCell: RTD.i19089_3_lut_LC_307)
set_location RTD.i19100_3_lut_3_lut 8 8 6 # SB_LUT4 (LogicCell: RTD.i19100_3_lut_3_lut_LC_308)
set_location RTD.i19144_4_lut_4_lut 7 10 6 # SB_LUT4 (LogicCell: RTD.i19144_4_lut_4_lut_LC_309)
set_location RTD.i19166_4_lut_4_lut 8 9 2 # SB_LUT4 (LogicCell: RTD.CS_52_LC_310)
set_location RTD.CS_52 8 9 2 # SB_DFFE (LogicCell: RTD.CS_52_LC_310)
set_location RTD.i19171_4_lut_4_lut 8 8 2 # SB_LUT4 (LogicCell: RTD.i19171_4_lut_4_lut_LC_311)
set_location RTD.i19_4_lut 8 10 4 # SB_LUT4 (LogicCell: RTD.adc_state_i2_LC_312)
set_location RTD.adc_state_i2 8 10 4 # SB_DFFE (LogicCell: RTD.adc_state_i2_LC_312)
set_location RTD.i1_2_lut 8 11 6 # SB_LUT4 (LogicCell: RTD.i1_2_lut_LC_313)
set_location RTD.i1_2_lut_3_lut 7 9 3 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_LC_314)
set_location RTD.i1_2_lut_3_lut_4_lut 9 10 2 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_4_lut_LC_315)
set_location RTD.i1_2_lut_3_lut_adj_19 9 11 7 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_adj_19_LC_316)
set_location RTD.i1_2_lut_adj_11 6 10 5 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_11_LC_317)
set_location RTD.i1_2_lut_adj_12 8 10 5 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_12_LC_318)
set_location RTD.i1_2_lut_adj_15 8 9 1 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_15_LC_319)
set_location RTD.i1_3_lut_4_lut 8 8 3 # SB_LUT4 (LogicCell: RTD.i1_3_lut_4_lut_LC_320)
set_location RTD.i1_4_lut 8 10 0 # SB_LUT4 (LogicCell: RTD.adc_state_i0_LC_321)
set_location RTD.adc_state_i0 8 10 0 # SB_DFFE (LogicCell: RTD.adc_state_i0_LC_321)
set_location RTD.i1_4_lut_4_lut 7 9 4 # SB_LUT4 (LogicCell: RTD.adress_i0_LC_322)
set_location RTD.adress_i0 7 9 4 # SB_DFFESR (LogicCell: RTD.adress_i0_LC_322)
set_location RTD.i1_4_lut_4_lut_adj_16 8 8 4 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_16_LC_323)
set_location RTD.i1_4_lut_4_lut_adj_17 7 8 6 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_17_LC_324)
set_location RTD.i1_4_lut_4_lut_adj_18 9 10 7 # SB_LUT4 (LogicCell: RTD.cfg_buf_i7_LC_325)
set_location RTD.cfg_buf_i7 9 10 7 # SB_DFF (LogicCell: RTD.cfg_buf_i7_LC_325)
set_location RTD.i1_4_lut_4_lut_adj_20 7 8 5 # SB_LUT4 (LogicCell: RTD.cfg_buf_i6_LC_326)
set_location RTD.cfg_buf_i6 7 8 5 # SB_DFF (LogicCell: RTD.cfg_buf_i6_LC_326)
set_location RTD.i1_4_lut_4_lut_adj_21 9 10 4 # SB_LUT4 (LogicCell: RTD.cfg_buf_i4_LC_327)
set_location RTD.cfg_buf_i4 9 10 4 # SB_DFF (LogicCell: RTD.cfg_buf_i4_LC_327)
set_location RTD.i1_4_lut_4_lut_adj_22 9 10 0 # SB_LUT4 (LogicCell: RTD.cfg_buf_i2_LC_328)
set_location RTD.cfg_buf_i2 9 10 0 # SB_DFF (LogicCell: RTD.cfg_buf_i2_LC_328)
set_location RTD.i1_4_lut_4_lut_adj_23 7 8 0 # SB_LUT4 (LogicCell: RTD.cfg_buf_i1_LC_329)
set_location RTD.cfg_buf_i1 7 8 0 # SB_DFF (LogicCell: RTD.cfg_buf_i1_LC_329)
set_location RTD.i1_4_lut_adj_14 7 9 1 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_14_LC_330)
set_location RTD.i1_4_lut_adj_7 6 10 3 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_7_LC_331)
set_location RTD.i1_4_lut_adj_8 5 10 2 # SB_LUT4 (LogicCell: RTD.mode_53_LC_332)
set_location RTD.mode_53 5 10 2 # SB_DFF (LogicCell: RTD.mode_53_LC_332)
set_location RTD.i22_4_lut_4_lut 8 10 7 # SB_LUT4 (LogicCell: RTD.i22_4_lut_4_lut_LC_333)
set_location RTD.i27_4_lut_4_lut 7 10 5 # SB_LUT4 (LogicCell: RTD.i27_4_lut_4_lut_LC_334)
set_location RTD.i29_4_lut 7 10 3 # SB_LUT4 (LogicCell: RTD.i29_4_lut_LC_335)
set_location RTD.i2_3_lut 12 8 1 # SB_LUT4 (LogicCell: RTD.i2_3_lut_LC_336)
set_location RTD.i2_3_lut_adj_9 7 12 6 # SB_LUT4 (LogicCell: RTD.i2_3_lut_adj_9_LC_337)
set_location RTD.i2_4_lut 9 9 6 # SB_LUT4 (LogicCell: RTD.i2_4_lut_LC_338)
set_location RTD.i30_3_lut_4_lut_3_lut 7 10 2 # SB_LUT4 (LogicCell: RTD.i30_3_lut_4_lut_3_lut_LC_339)
set_location RTD.i34_4_lut_4_lut 6 10 6 # SB_LUT4 (LogicCell: RTD.i34_4_lut_4_lut_LC_340)
set_location RTD.i36_4_lut_4_lut 6 10 7 # SB_LUT4 (LogicCell: RTD.i36_4_lut_4_lut_LC_341)
set_location RTD.i3_4_lut 7 10 1 # SB_LUT4 (LogicCell: RTD.i3_4_lut_LC_342)
set_location RTD.i3_4_lut_adj_13 7 9 5 # SB_LUT4 (LogicCell: RTD.i3_4_lut_adj_13_LC_343)
set_location RTD.i45_4_lut 8 10 2 # SB_LUT4 (LogicCell: RTD.i45_4_lut_LC_344)
set_location RTD.i4918_2_lut 7 10 0 # SB_LUT4 (LogicCell: RTD.i4918_2_lut_LC_345)
set_location RTD.i4948_2_lut 8 10 6 # SB_LUT4 (LogicCell: RTD.i4948_2_lut_LC_346)
set_location RTD.i4_4_lut 8 9 3 # SB_LUT4 (LogicCell: RTD.i4_4_lut_LC_347)
set_location RTD.i7_4_lut 7 9 2 # SB_LUT4 (LogicCell: RTD.i7_4_lut_LC_348)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 11 19 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i0_LC_349)
set_location SIG_DDS.tmp_buf_i0 11 19 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i0_LC_349)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 10 17 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i10_LC_350)
set_location SIG_DDS.tmp_buf_i10 10 17 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i10_LC_350)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 10 17 1 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i11_LC_351)
set_location SIG_DDS.tmp_buf_i11 10 17 1 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i11_LC_351)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 10 17 5 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i12_LC_352)
set_location SIG_DDS.tmp_buf_i12 10 17 5 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i12_LC_352)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 10 17 3 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i13_LC_353)
set_location SIG_DDS.tmp_buf_i13 10 17 3 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i13_LC_353)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 10 17 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i14_LC_354)
set_location SIG_DDS.tmp_buf_i14 10 17 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i14_LC_354)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 10 17 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i15_LC_355)
set_location SIG_DDS.tmp_buf_i15 10 17 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i15_LC_355)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 10 18 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i1_LC_356)
set_location SIG_DDS.tmp_buf_i1 10 18 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i1_LC_356)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 10 18 3 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i2_LC_357)
set_location SIG_DDS.tmp_buf_i2 10 18 3 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i2_LC_357)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 10 18 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i3_LC_358)
set_location SIG_DDS.tmp_buf_i3 10 18 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i3_LC_358)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 10 18 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i4_LC_359)
set_location SIG_DDS.tmp_buf_i4 10 18 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i4_LC_359)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 10 18 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i5_LC_360)
set_location SIG_DDS.tmp_buf_i5 10 18 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i5_LC_360)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 10 17 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i6_LC_361)
set_location SIG_DDS.tmp_buf_i6 10 17 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i6_LC_361)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 10 18 1 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i7_LC_362)
set_location SIG_DDS.tmp_buf_i7 10 18 1 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i7_LC_362)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 10 18 5 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i8_LC_363)
set_location SIG_DDS.tmp_buf_i8 10 18 5 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i8_LC_363)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 10 17 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i9_LC_364)
set_location SIG_DDS.tmp_buf_i9 10 17 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i9_LC_364)
set_location SIG_DDS.dds_state_2__I_0_i7_3_lut 16 19 4 # SB_LUT4 (LogicCell: SIG_DDS.CS_28_LC_365)
set_location SIG_DDS.CS_28 16 19 4 # SB_DFFE (LogicCell: SIG_DDS.CS_28_LC_365)
set_location SIG_DDS.i12157_2_lut 17 17 7 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i1_LC_366)
set_location SIG_DDS.dds_state_i1 17 17 7 # SB_DFFESR (LogicCell: SIG_DDS.dds_state_i1_LC_366)
set_location SIG_DDS.i12179_4_lut 17 18 2 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i0_LC_367)
set_location SIG_DDS.dds_state_i0 17 18 2 # SB_DFFE (LogicCell: SIG_DDS.dds_state_i0_LC_367)
set_location SIG_DDS.i12483_3_lut 16 17 4 # SB_LUT4 (LogicCell: SIG_DDS.i12483_3_lut_LC_368)
set_location SIG_DDS.i18809_2_lut 16 18 2 # SB_LUT4 (LogicCell: SIG_DDS.i18809_2_lut_LC_369)
set_location SIG_DDS.i19098_4_lut 11 19 3 # SB_LUT4 (LogicCell: SIG_DDS.i19098_4_lut_LC_370)
set_location SIG_DDS.i19135_4_lut 16 17 3 # SB_LUT4 (LogicCell: SIG_DDS.i19135_4_lut_LC_371)
set_location SIG_DDS.i23_4_lut 16 18 4 # SB_LUT4 (LogicCell: SIG_DDS.i23_4_lut_LC_372)
set_location SIG_DDS.i3841_2_lut 15 18 1 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i1_LC_373)
set_location SIG_DDS.bit_cnt_i1 15 18 1 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i1_LC_373)
set_location SIG_DDS.i3848_2_lut_3_lut 15 18 2 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i2_LC_374)
set_location SIG_DDS.bit_cnt_i2 15 18 2 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i2_LC_374)
set_location SIG_DDS.i3855_3_lut_4_lut 15 18 0 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i3_LC_375)
set_location SIG_DDS.bit_cnt_i3 15 18 0 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i3_LC_375)
set_location SIG_DDS.i4_4_lut 16 18 1 # SB_LUT4 (LogicCell: SIG_DDS.i4_4_lut_LC_376)
set_location THERMOSTAT_I_0_1_lut 18 10 2 # SB_LUT4 (LogicCell: buf_control_i7_LC_377)
set_location buf_control_i7 18 10 2 # SB_DFFESR (LogicCell: buf_control_i7_LC_377)
set_location acadc_rst_I_0_1_lut 9 20 2 # SB_LUT4 (LogicCell: acadc_rst_I_0_1_lut_LC_378)
set_location add_131_10_lut 10 15 0 # SB_LUT4 (LogicCell: add_131_10_lut_LC_379)
set_location add_131_10 10 15 0 # SB_CARRY (LogicCell: add_131_10_lut_LC_379)
set_location add_131_11_lut 10 15 1 # SB_LUT4 (LogicCell: add_131_11_lut_LC_380)
set_location add_131_2_lut 10 14 0 # SB_LUT4 (LogicCell: add_131_2_lut_LC_381)
set_location add_131_2 10 14 0 # SB_CARRY (LogicCell: add_131_2_lut_LC_381)
set_location add_131_3_lut 10 14 1 # SB_LUT4 (LogicCell: add_131_3_lut_LC_382)
set_location add_131_3 10 14 1 # SB_CARRY (LogicCell: add_131_3_lut_LC_382)
set_location add_131_4_lut 10 14 2 # SB_LUT4 (LogicCell: add_131_4_lut_LC_383)
set_location add_131_4 10 14 2 # SB_CARRY (LogicCell: add_131_4_lut_LC_383)
set_location add_131_5_lut 10 14 3 # SB_LUT4 (LogicCell: add_131_5_lut_LC_384)
set_location add_131_5 10 14 3 # SB_CARRY (LogicCell: add_131_5_lut_LC_384)
set_location add_131_6_lut 10 14 4 # SB_LUT4 (LogicCell: add_131_6_lut_LC_385)
set_location add_131_6 10 14 4 # SB_CARRY (LogicCell: add_131_6_lut_LC_385)
set_location add_131_7_lut 10 14 5 # SB_LUT4 (LogicCell: add_131_7_lut_LC_386)
set_location add_131_7 10 14 5 # SB_CARRY (LogicCell: add_131_7_lut_LC_386)
set_location add_131_8_lut 10 14 6 # SB_LUT4 (LogicCell: add_131_8_lut_LC_387)
set_location add_131_8 10 14 6 # SB_CARRY (LogicCell: add_131_8_lut_LC_387)
set_location add_131_9_lut 10 14 7 # SB_LUT4 (LogicCell: add_131_9_lut_LC_388)
set_location add_131_9 10 14 7 # SB_CARRY (LogicCell: add_131_9_lut_LC_388)
set_location add_132_10_lut 12 12 0 # SB_LUT4 (LogicCell: data_idxvec_i8_LC_389)
set_location data_idxvec_i8 12 12 0 # SB_DFFE (LogicCell: data_idxvec_i8_LC_389)
set_location add_132_10 12 12 0 # SB_CARRY (LogicCell: data_idxvec_i8_LC_389)
set_location add_132_11_lut 12 12 1 # SB_LUT4 (LogicCell: data_idxvec_i9_LC_390)
set_location data_idxvec_i9 12 12 1 # SB_DFFE (LogicCell: data_idxvec_i9_LC_390)
set_location add_132_11 12 12 1 # SB_CARRY (LogicCell: data_idxvec_i9_LC_390)
set_location add_132_12_lut 12 12 2 # SB_LUT4 (LogicCell: data_idxvec_i10_LC_391)
set_location data_idxvec_i10 12 12 2 # SB_DFFE (LogicCell: data_idxvec_i10_LC_391)
set_location add_132_12 12 12 2 # SB_CARRY (LogicCell: data_idxvec_i10_LC_391)
set_location add_132_13_lut 12 12 3 # SB_LUT4 (LogicCell: data_idxvec_i11_LC_392)
set_location data_idxvec_i11 12 12 3 # SB_DFFE (LogicCell: data_idxvec_i11_LC_392)
set_location add_132_13 12 12 3 # SB_CARRY (LogicCell: data_idxvec_i11_LC_392)
set_location add_132_14_lut 12 12 4 # SB_LUT4 (LogicCell: data_idxvec_i12_LC_393)
set_location data_idxvec_i12 12 12 4 # SB_DFFE (LogicCell: data_idxvec_i12_LC_393)
set_location add_132_14 12 12 4 # SB_CARRY (LogicCell: data_idxvec_i12_LC_393)
set_location add_132_15_lut 12 12 5 # SB_LUT4 (LogicCell: data_idxvec_i13_LC_394)
set_location data_idxvec_i13 12 12 5 # SB_DFFE (LogicCell: data_idxvec_i13_LC_394)
set_location add_132_15 12 12 5 # SB_CARRY (LogicCell: data_idxvec_i13_LC_394)
set_location add_132_16_lut 12 12 6 # SB_LUT4 (LogicCell: data_idxvec_i14_LC_395)
set_location data_idxvec_i14 12 12 6 # SB_DFFE (LogicCell: data_idxvec_i14_LC_395)
set_location add_132_16 12 12 6 # SB_CARRY (LogicCell: data_idxvec_i14_LC_395)
set_location add_132_17_lut 12 12 7 # SB_LUT4 (LogicCell: data_idxvec_i15_LC_396)
set_location data_idxvec_i15 12 12 7 # SB_DFFE (LogicCell: data_idxvec_i15_LC_396)
set_location add_132_2_lut 12 11 0 # SB_LUT4 (LogicCell: data_idxvec_i0_LC_397)
set_location data_idxvec_i0 12 11 0 # SB_DFFE (LogicCell: data_idxvec_i0_LC_397)
set_location add_132_2 12 11 0 # SB_CARRY (LogicCell: data_idxvec_i0_LC_397)
set_location add_132_3_lut 12 11 1 # SB_LUT4 (LogicCell: data_idxvec_i1_LC_398)
set_location data_idxvec_i1 12 11 1 # SB_DFFE (LogicCell: data_idxvec_i1_LC_398)
set_location add_132_3 12 11 1 # SB_CARRY (LogicCell: data_idxvec_i1_LC_398)
set_location add_132_4_lut 12 11 2 # SB_LUT4 (LogicCell: data_idxvec_i2_LC_399)
set_location data_idxvec_i2 12 11 2 # SB_DFFE (LogicCell: data_idxvec_i2_LC_399)
set_location add_132_4 12 11 2 # SB_CARRY (LogicCell: data_idxvec_i2_LC_399)
set_location add_132_5_lut 12 11 3 # SB_LUT4 (LogicCell: data_idxvec_i3_LC_400)
set_location data_idxvec_i3 12 11 3 # SB_DFFE (LogicCell: data_idxvec_i3_LC_400)
set_location add_132_5 12 11 3 # SB_CARRY (LogicCell: data_idxvec_i3_LC_400)
set_location add_132_6_lut 12 11 4 # SB_LUT4 (LogicCell: data_idxvec_i4_LC_401)
set_location data_idxvec_i4 12 11 4 # SB_DFFE (LogicCell: data_idxvec_i4_LC_401)
set_location add_132_6 12 11 4 # SB_CARRY (LogicCell: data_idxvec_i4_LC_401)
set_location add_132_7_lut 12 11 5 # SB_LUT4 (LogicCell: data_idxvec_i5_LC_402)
set_location data_idxvec_i5 12 11 5 # SB_DFFE (LogicCell: data_idxvec_i5_LC_402)
set_location add_132_7 12 11 5 # SB_CARRY (LogicCell: data_idxvec_i5_LC_402)
set_location add_132_8_lut 12 11 6 # SB_LUT4 (LogicCell: data_idxvec_i6_LC_403)
set_location data_idxvec_i6 12 11 6 # SB_DFFE (LogicCell: data_idxvec_i6_LC_403)
set_location add_132_8 12 11 6 # SB_CARRY (LogicCell: data_idxvec_i6_LC_403)
set_location add_132_9_lut 12 11 7 # SB_LUT4 (LogicCell: data_idxvec_i7_LC_404)
set_location data_idxvec_i7 12 11 7 # SB_DFFE (LogicCell: data_idxvec_i7_LC_404)
set_location add_132_9 12 11 7 # SB_CARRY (LogicCell: data_idxvec_i7_LC_404)
set_location add_73_10_lut 11 12 0 # SB_LUT4 (LogicCell: data_count_i0_i8_LC_405)
set_location data_count_i0_i8 11 12 0 # SB_DFFNESR (LogicCell: data_count_i0_i8_LC_405)
set_location add_73_10 11 12 0 # SB_CARRY (LogicCell: data_count_i0_i8_LC_405)
set_location add_73_11_lut 11 12 1 # SB_LUT4 (LogicCell: data_count_i0_i9_LC_406)
set_location data_count_i0_i9 11 12 1 # SB_DFFNESR (LogicCell: data_count_i0_i9_LC_406)
set_location add_73_2_lut 11 11 0 # SB_LUT4 (LogicCell: data_count_i0_i0_LC_407)
set_location data_count_i0_i0 11 11 0 # SB_DFFNESR (LogicCell: data_count_i0_i0_LC_407)
set_location add_73_2 11 11 0 # SB_CARRY (LogicCell: data_count_i0_i0_LC_407)
set_location add_73_3_lut 11 11 1 # SB_LUT4 (LogicCell: data_count_i0_i1_LC_408)
set_location data_count_i0_i1 11 11 1 # SB_DFFNESR (LogicCell: data_count_i0_i1_LC_408)
set_location add_73_3 11 11 1 # SB_CARRY (LogicCell: data_count_i0_i1_LC_408)
set_location add_73_4_lut 11 11 2 # SB_LUT4 (LogicCell: data_count_i0_i2_LC_409)
set_location data_count_i0_i2 11 11 2 # SB_DFFNESR (LogicCell: data_count_i0_i2_LC_409)
set_location add_73_4 11 11 2 # SB_CARRY (LogicCell: data_count_i0_i2_LC_409)
set_location add_73_5_lut 11 11 3 # SB_LUT4 (LogicCell: data_count_i0_i3_LC_410)
set_location data_count_i0_i3 11 11 3 # SB_DFFNESR (LogicCell: data_count_i0_i3_LC_410)
set_location add_73_5 11 11 3 # SB_CARRY (LogicCell: data_count_i0_i3_LC_410)
set_location add_73_6_lut 11 11 4 # SB_LUT4 (LogicCell: data_count_i0_i4_LC_411)
set_location data_count_i0_i4 11 11 4 # SB_DFFNESR (LogicCell: data_count_i0_i4_LC_411)
set_location add_73_6 11 11 4 # SB_CARRY (LogicCell: data_count_i0_i4_LC_411)
set_location add_73_7_lut 11 11 5 # SB_LUT4 (LogicCell: data_count_i0_i5_LC_412)
set_location data_count_i0_i5 11 11 5 # SB_DFFNESR (LogicCell: data_count_i0_i5_LC_412)
set_location add_73_7 11 11 5 # SB_CARRY (LogicCell: data_count_i0_i5_LC_412)
set_location add_73_8_lut 11 11 6 # SB_LUT4 (LogicCell: data_count_i0_i6_LC_413)
set_location data_count_i0_i6 11 11 6 # SB_DFFNESR (LogicCell: data_count_i0_i6_LC_413)
set_location add_73_8 11 11 6 # SB_CARRY (LogicCell: data_count_i0_i6_LC_413)
set_location add_73_9_lut 11 11 7 # SB_LUT4 (LogicCell: data_count_i0_i7_LC_414)
set_location data_count_i0_i7 11 11 7 # SB_DFFNESR (LogicCell: data_count_i0_i7_LC_414)
set_location add_73_9 11 11 7 # SB_CARRY (LogicCell: data_count_i0_i7_LC_414)
set_location add_74_10_lut 15 14 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i8_LC_415)
set_location data_cntvec_i0_i8 15 14 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i8_LC_415)
set_location add_74_10 15 14 0 # SB_CARRY (LogicCell: data_cntvec_i0_i8_LC_415)
set_location add_74_11_lut 15 14 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i9_LC_416)
set_location data_cntvec_i0_i9 15 14 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i9_LC_416)
set_location add_74_11 15 14 1 # SB_CARRY (LogicCell: data_cntvec_i0_i9_LC_416)
set_location add_74_12_lut 15 14 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i10_LC_417)
set_location data_cntvec_i0_i10 15 14 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i10_LC_417)
set_location add_74_12 15 14 2 # SB_CARRY (LogicCell: data_cntvec_i0_i10_LC_417)
set_location add_74_13_lut 15 14 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i11_LC_418)
set_location data_cntvec_i0_i11 15 14 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i11_LC_418)
set_location add_74_13 15 14 3 # SB_CARRY (LogicCell: data_cntvec_i0_i11_LC_418)
set_location add_74_14_lut 15 14 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i12_LC_419)
set_location data_cntvec_i0_i12 15 14 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i12_LC_419)
set_location add_74_14 15 14 4 # SB_CARRY (LogicCell: data_cntvec_i0_i12_LC_419)
set_location add_74_15_lut 15 14 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i13_LC_420)
set_location data_cntvec_i0_i13 15 14 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i13_LC_420)
set_location add_74_15 15 14 5 # SB_CARRY (LogicCell: data_cntvec_i0_i13_LC_420)
set_location add_74_16_lut 15 14 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i14_LC_421)
set_location data_cntvec_i0_i14 15 14 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i14_LC_421)
set_location add_74_16 15 14 6 # SB_CARRY (LogicCell: data_cntvec_i0_i14_LC_421)
set_location add_74_17_lut 15 14 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i15_LC_422)
set_location data_cntvec_i0_i15 15 14 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i15_LC_422)
set_location add_74_2_lut 15 13 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i0_LC_423)
set_location data_cntvec_i0_i0 15 13 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i0_LC_423)
set_location add_74_2 15 13 0 # SB_CARRY (LogicCell: data_cntvec_i0_i0_LC_423)
set_location add_74_3_lut 15 13 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i1_LC_424)
set_location data_cntvec_i0_i1 15 13 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i1_LC_424)
set_location add_74_3 15 13 1 # SB_CARRY (LogicCell: data_cntvec_i0_i1_LC_424)
set_location add_74_4_lut 15 13 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i2_LC_425)
set_location data_cntvec_i0_i2 15 13 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i2_LC_425)
set_location add_74_4 15 13 2 # SB_CARRY (LogicCell: data_cntvec_i0_i2_LC_425)
set_location add_74_5_lut 15 13 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i3_LC_426)
set_location data_cntvec_i0_i3 15 13 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i3_LC_426)
set_location add_74_5 15 13 3 # SB_CARRY (LogicCell: data_cntvec_i0_i3_LC_426)
set_location add_74_6_lut 15 13 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i4_LC_427)
set_location data_cntvec_i0_i4 15 13 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i4_LC_427)
set_location add_74_6 15 13 4 # SB_CARRY (LogicCell: data_cntvec_i0_i4_LC_427)
set_location add_74_7_lut 15 13 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i5_LC_428)
set_location data_cntvec_i0_i5 15 13 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i5_LC_428)
set_location add_74_7 15 13 5 # SB_CARRY (LogicCell: data_cntvec_i0_i5_LC_428)
set_location add_74_8_lut 15 13 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i6_LC_429)
set_location data_cntvec_i0_i6 15 13 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i6_LC_429)
set_location add_74_8 15 13 6 # SB_CARRY (LogicCell: data_cntvec_i0_i6_LC_429)
set_location add_74_9_lut 15 13 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i7_LC_430)
set_location data_cntvec_i0_i7 15 13 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i7_LC_430)
set_location add_74_9 15 13 7 # SB_CARRY (LogicCell: data_cntvec_i0_i7_LC_430)
set_location add_79_10_lut 12 17 7 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i8_LC_431)
set_location acadc_skipcnt_i0_i8 12 17 7 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i8_LC_431)
set_location add_79_10 12 17 7 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i8_LC_431)
set_location add_79_11_lut 12 18 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i9_LC_432)
set_location acadc_skipcnt_i0_i9 12 18 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i9_LC_432)
set_location add_79_11 12 18 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i9_LC_432)
set_location add_79_12_lut 12 18 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i10_LC_433)
set_location acadc_skipcnt_i0_i10 12 18 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i10_LC_433)
set_location add_79_12 12 18 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i10_LC_433)
set_location add_79_13_lut 12 18 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i11_LC_434)
set_location acadc_skipcnt_i0_i11 12 18 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i11_LC_434)
set_location add_79_13 12 18 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i11_LC_434)
set_location add_79_14_lut 12 18 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i12_LC_435)
set_location acadc_skipcnt_i0_i12 12 18 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i12_LC_435)
set_location add_79_14 12 18 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i12_LC_435)
set_location add_79_15_lut 12 18 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i13_LC_436)
set_location acadc_skipcnt_i0_i13 12 18 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i13_LC_436)
set_location add_79_15 12 18 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i13_LC_436)
set_location add_79_16_lut 12 18 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i14_LC_437)
set_location acadc_skipcnt_i0_i14 12 18 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i14_LC_437)
set_location add_79_16 12 18 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i14_LC_437)
set_location add_79_17_lut 12 18 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i15_LC_438)
set_location acadc_skipcnt_i0_i15 12 18 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i15_LC_438)
set_location add_79_2_lut 12 16 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i0_LC_439)
set_location acadc_skipcnt_i0_i0 12 16 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i0_LC_439)
set_location add_79_2 12 16 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i0_LC_439)
set_location add_79_3_lut 12 17 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i1_LC_440)
set_location acadc_skipcnt_i0_i1 12 17 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i1_LC_440)
set_location add_79_3 12 17 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i1_LC_440)
set_location add_79_4_lut 12 17 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i2_LC_441)
set_location acadc_skipcnt_i0_i2 12 17 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i2_LC_441)
set_location add_79_4 12 17 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i2_LC_441)
set_location add_79_5_lut 12 17 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i3_LC_442)
set_location acadc_skipcnt_i0_i3 12 17 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i3_LC_442)
set_location add_79_5 12 17 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i3_LC_442)
set_location add_79_6_lut 12 17 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i4_LC_443)
set_location acadc_skipcnt_i0_i4 12 17 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i4_LC_443)
set_location add_79_6 12 17 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i4_LC_443)
set_location add_79_7_lut 12 17 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i5_LC_444)
set_location acadc_skipcnt_i0_i5 12 17 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i5_LC_444)
set_location add_79_7 12 17 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i5_LC_444)
set_location add_79_8_lut 12 17 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i6_LC_445)
set_location acadc_skipcnt_i0_i6 12 17 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i6_LC_445)
set_location add_79_8 12 17 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i6_LC_445)
set_location add_79_9_lut 12 17 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i7_LC_446)
set_location acadc_skipcnt_i0_i7 12 17 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i7_LC_446)
set_location add_79_9 12 17 6 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i7_LC_446)
set_location clk_16MHz_I_0_3_lut 16 17 5 # SB_LUT4 (LogicCell: clk_16MHz_I_0_3_lut_LC_447)
set_location clk_cnt_3772_3773_add_4_2_lut 15 16 0 # SB_LUT4 (LogicCell: clk_cnt_3772_3773__i1_LC_448)
set_location clk_cnt_3772_3773__i1 15 16 0 # SB_DFFSR (LogicCell: clk_cnt_3772_3773__i1_LC_448)
set_location clk_cnt_3772_3773_add_4_2 15 16 0 # SB_CARRY (LogicCell: clk_cnt_3772_3773__i1_LC_448)
set_location clk_cnt_3772_3773_add_4_3_lut 15 16 1 # SB_LUT4 (LogicCell: clk_cnt_3772_3773__i2_LC_449)
set_location clk_cnt_3772_3773__i2 15 16 1 # SB_DFFSR (LogicCell: clk_cnt_3772_3773__i2_LC_449)
set_location clk_cnt_3772_3773_add_4_3 15 16 1 # SB_CARRY (LogicCell: clk_cnt_3772_3773__i2_LC_449)
set_location clk_cnt_3772_3773_add_4_4_lut 15 16 2 # SB_LUT4 (LogicCell: clk_cnt_3772_3773__i3_LC_450)
set_location clk_cnt_3772_3773__i3 15 16 2 # SB_DFFSR (LogicCell: clk_cnt_3772_3773__i3_LC_450)
set_location clk_cnt_3772_3773_add_4_4 15 16 2 # SB_CARRY (LogicCell: clk_cnt_3772_3773__i3_LC_450)
set_location clk_cnt_3772_3773_add_4_5_lut 15 16 3 # SB_LUT4 (LogicCell: clk_cnt_3772_3773__i4_LC_451)
set_location clk_cnt_3772_3773__i4 15 16 3 # SB_DFFSR (LogicCell: clk_cnt_3772_3773__i4_LC_451)
set_location clk_cnt_3772_3773_add_4_5 15 16 3 # SB_CARRY (LogicCell: clk_cnt_3772_3773__i4_LC_451)
set_location clk_cnt_3772_3773_add_4_6_lut 15 16 4 # SB_LUT4 (LogicCell: clk_cnt_3772_3773__i5_LC_452)
set_location clk_cnt_3772_3773__i5 15 16 4 # SB_DFFSR (LogicCell: clk_cnt_3772_3773__i5_LC_452)
set_location comm_cmd_0__bdd_4_lut 10 12 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_LC_453)
set_location comm_cmd_0__bdd_4_lut_19390 15 12 1 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19390_LC_454)
set_location comm_cmd_0__bdd_4_lut_19395 9 12 7 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19395_LC_455)
set_location comm_cmd_0__bdd_4_lut_19405 9 14 1 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19405_LC_456)
set_location comm_cmd_0__bdd_4_lut_19410 16 17 7 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19410_LC_457)
set_location comm_cmd_0__bdd_4_lut_19444 8 14 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19444_LC_458)
set_location comm_cmd_0__bdd_4_lut_19449 15 8 1 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19449_LC_459)
set_location comm_cmd_0__bdd_4_lut_19459 15 6 3 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19459_LC_460)
set_location comm_cmd_0__bdd_4_lut_19469 8 13 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19469_LC_461)
set_location comm_cmd_0__bdd_4_lut_19509 14 4 3 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19509_LC_462)
set_location comm_cmd_0__bdd_4_lut_19528 11 7 7 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19528_LC_463)
set_location comm_cmd_0__bdd_4_lut_19542 9 11 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19542_LC_464)
set_location comm_cmd_0__bdd_4_lut_19552 9 12 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19552_LC_465)
set_location comm_cmd_0__bdd_4_lut_19562 9 9 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19562_LC_466)
set_location comm_cmd_1__bdd_4_lut 17 12 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_LC_467)
set_location comm_cmd_1__bdd_4_lut_19375 17 12 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19375_LC_468)
set_location comm_cmd_1__bdd_4_lut_19380 15 11 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19380_LC_469)
set_location comm_cmd_1__bdd_4_lut_19385 15 11 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19385_LC_470)
set_location comm_cmd_1__bdd_4_lut_19400 14 12 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19400_LC_471)
set_location comm_cmd_1__bdd_4_lut_19429 15 6 2 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19429_LC_472)
set_location comm_cmd_1__bdd_4_lut_19434 16 11 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19434_LC_473)
set_location comm_cmd_1__bdd_4_lut_19439 14 4 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19439_LC_474)
set_location comm_cmd_1__bdd_4_lut_19474 8 9 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19474_LC_475)
set_location comm_cmd_1__bdd_4_lut_19484 9 9 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19484_LC_476)
set_location comm_cmd_1__bdd_4_lut_19494 16 12 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19494_LC_477)
set_location comm_cmd_1__bdd_4_lut_19499 16 12 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19499_LC_478)
set_location comm_cmd_1__bdd_4_lut_19514 13 9 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19514_LC_479)
set_location comm_cmd_1__bdd_4_lut_19523 12 13 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19523_LC_480)
set_location comm_cmd_1__bdd_4_lut_19533 14 12 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19533_LC_481)
set_location comm_cmd_1__bdd_4_lut_19547 16 11 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19547_LC_482)
set_location comm_cmd_2__bdd_4_lut 16 15 3 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_LC_483)
set_location comm_cmd_2__bdd_4_lut_19424 14 10 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19424_LC_484)
set_location comm_cmd_2__bdd_4_lut_19454 17 15 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19454_LC_485)
set_location comm_cmd_2__bdd_4_lut_19464 15 8 4 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19464_LC_486)
set_location comm_cmd_2__bdd_4_lut_19479 9 14 4 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19479_LC_487)
set_location comm_cmd_2__bdd_4_lut_19557 14 11 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19557_LC_488)
set_location comm_cmd_2__bdd_4_lut_19567 15 12 4 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19567_LC_489)
set_location comm_cmd_6__I_0_376_i9_2_lut_3_lut 10 10 0 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_376_i9_2_lut_3_lut_LC_490)
set_location comm_cmd_6__I_0_i8_2_lut 13 9 6 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_i8_2_lut_LC_491)
set_location comm_index_0__bdd_4_lut 17 6 2 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_LC_492)
set_location comm_index_0__bdd_4_lut_19419 16 8 0 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_19419_LC_493)
set_location comm_index_1__bdd_4_lut 14 9 3 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_LC_494)
set_location comm_index_1__bdd_4_lut_19361 17 10 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19361_LC_495)
set_location comm_index_1__bdd_4_lut_19366 14 7 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19366_LC_496)
set_location comm_index_1__bdd_4_lut_19489 16 7 2 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19489_LC_497)
set_location comm_index_1__bdd_4_lut_19504 12 6 4 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19504_LC_498)
set_location comm_index_2__bdd_4_lut 18 7 5 # SB_LUT4 (LogicCell: comm_index_2__bdd_4_lut_LC_499)
set_location comm_spi.RESET_I_0_100_2_lut 20 12 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_100_2_lut_LC_500)
set_location comm_spi.RESET_I_0_101_2_lut 18 15 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_101_2_lut_LC_501)
set_location comm_spi.RESET_I_0_102_2_lut 19 16 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_102_2_lut_LC_502)
set_location comm_spi.RESET_I_0_103_2_lut 19 16 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_103_2_lut_LC_503)
set_location comm_spi.RESET_I_0_104_2_lut 18 15 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_104_2_lut_LC_504)
set_location comm_spi.RESET_I_0_105_2_lut 19 10 1 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_105_2_lut_LC_505)
set_location comm_spi.RESET_I_0_106_2_lut 18 13 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_106_2_lut_LC_506)
set_location comm_spi.RESET_I_0_2_lut 22 14 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_2_lut_LC_507)
set_location comm_spi.RESET_I_0_86_2_lut 18 14 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_86_2_lut_LC_508)
set_location comm_spi.RESET_I_0_87_2_lut 19 10 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_87_2_lut_LC_509)
set_location comm_spi.RESET_I_0_88_2_lut 19 10 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_88_2_lut_LC_510)
set_location comm_spi.RESET_I_0_89_2_lut 22 9 0 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_89_2_lut_LC_511)
set_location comm_spi.RESET_I_0_90_2_lut 20 14 1 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_90_2_lut_LC_512)
set_location comm_spi.RESET_I_0_91_2_lut 20 8 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_91_2_lut_LC_513)
set_location comm_spi.RESET_I_0_92_2_lut 18 11 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_92_2_lut_LC_514)
set_location comm_spi.RESET_I_0_93_2_lut 19 16 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_93_2_lut_LC_515)
set_location comm_spi.RESET_I_0_94_2_lut 17 16 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_94_2_lut_LC_516)
set_location comm_spi.RESET_I_0_95_2_lut 18 15 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_95_2_lut_LC_517)
set_location comm_spi.RESET_I_0_96_2_lut 15 15 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_96_2_lut_LC_518)
set_location comm_spi.RESET_I_0_97_2_lut 19 10 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_97_2_lut_LC_519)
set_location comm_spi.RESET_I_0_98_2_lut 19 13 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_98_2_lut_LC_520)
set_location comm_spi.RESET_I_0_99_2_lut 22 9 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_99_2_lut_LC_521)
set_location comm_spi.i12192_3_lut 19 13 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12216_12217_set_LC_522)
set_location comm_spi.data_tx_i1_12216_12217_set 19 13 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i1_12216_12217_set_LC_522)
set_location comm_spi.i12196_3_lut 20 14 0 # SB_LUT4 (LogicCell: comm_spi.i12196_3_lut_LC_523)
set_location comm_spi.i12200_3_lut 18 7 0 # SB_LUT4 (LogicCell: comm_spi.i12200_3_lut_LC_524)
set_location comm_spi.i12204_3_lut 20 6 6 # SB_LUT4 (LogicCell: comm_spi.i12204_3_lut_LC_525)
set_location comm_spi.i12207_3_lut 19 10 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12208_12209_set_LC_526)
set_location comm_spi.imiso_83_12208_12209_set 19 10 0 # SB_DFFNS (LogicCell: comm_spi.imiso_83_12208_12209_set_LC_526)
set_location comm_spi.i12210_3_lut 20 8 0 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12202_12203_set_LC_527)
set_location comm_spi.MISO_48_12202_12203_set 20 8 0 # SB_DFFNS (LogicCell: comm_spi.MISO_48_12202_12203_set_LC_527)
set_location comm_spi.i12214_3_lut 18 7 2 # SB_LUT4 (LogicCell: comm_spi.i12214_3_lut_LC_528)
set_location comm_spi.i12218_3_lut 19 12 5 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12220_12221_set_LC_529)
set_location comm_spi.data_tx_i2_12220_12221_set 19 12 5 # SB_DFFS (LogicCell: comm_spi.data_tx_i2_12220_12221_set_LC_529)
set_location comm_spi.i12222_3_lut 13 17 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12224_12225_set_LC_530)
set_location comm_spi.data_tx_i3_12224_12225_set 13 17 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i3_12224_12225_set_LC_530)
set_location comm_spi.i12226_3_lut 18 17 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12228_12229_set_LC_531)
set_location comm_spi.data_tx_i4_12228_12229_set 18 17 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i4_12228_12229_set_LC_531)
set_location comm_spi.i12230_3_lut 20 17 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12232_12233_set_LC_532)
set_location comm_spi.data_tx_i5_12232_12233_set 20 17 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i5_12232_12233_set_LC_532)
set_location comm_spi.i12234_3_lut 20 16 5 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12236_12237_set_LC_533)
set_location comm_spi.data_tx_i6_12236_12237_set 20 16 5 # SB_DFFS (LogicCell: comm_spi.data_tx_i6_12236_12237_set_LC_533)
set_location comm_spi.i12238_3_lut 20 11 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12205_12206_set_LC_534)
set_location comm_spi.data_tx_i7_12205_12206_set 20 11 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i7_12205_12206_set_LC_534)
set_location comm_spi.i16907_1_lut 16 4 3 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3778__i0_LC_535)
set_location comm_spi.bit_cnt_3778__i0 16 4 3 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3778__i0_LC_535)
set_location comm_spi.i16909_2_lut 16 4 2 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3778__i1_LC_536)
set_location comm_spi.bit_cnt_3778__i1 16 4 2 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3778__i1_LC_536)
set_location comm_spi.i16916_2_lut_3_lut 16 4 1 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3778__i2_LC_537)
set_location comm_spi.bit_cnt_3778__i2 16 4 1 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3778__i2_LC_537)
set_location comm_spi.i16923_3_lut_4_lut 16 4 0 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3778__i3_LC_538)
set_location comm_spi.bit_cnt_3778__i3 16 4 0 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3778__i3_LC_538)
set_location comm_spi.i19184_4_lut_3_lut 18 11 6 # SB_LUT4 (LogicCell: comm_spi.i19184_4_lut_3_lut_LC_539)
set_location comm_spi.i19189_4_lut_3_lut 18 7 7 # SB_LUT4 (LogicCell: comm_spi.i19189_4_lut_3_lut_LC_540)
set_location comm_spi.i19194_4_lut_3_lut 17 10 6 # SB_LUT4 (LogicCell: comm_spi.i19194_4_lut_3_lut_LC_541)
set_location comm_spi.i19199_4_lut_3_lut 18 12 1 # SB_LUT4 (LogicCell: comm_spi.i19199_4_lut_3_lut_LC_542)
set_location comm_spi.i19204_4_lut_3_lut 18 7 1 # SB_LUT4 (LogicCell: comm_spi.i19204_4_lut_3_lut_LC_543)
set_location comm_spi.i19209_4_lut_3_lut 18 15 0 # SB_LUT4 (LogicCell: comm_spi.i19209_4_lut_3_lut_LC_544)
set_location comm_spi.i19214_4_lut_3_lut 19 16 0 # SB_LUT4 (LogicCell: comm_spi.i19214_4_lut_3_lut_LC_545)
set_location comm_spi.i19219_4_lut_3_lut 18 12 6 # SB_LUT4 (LogicCell: comm_spi.i19219_4_lut_3_lut_LC_546)
set_location comm_spi.i19224_4_lut_3_lut 19 16 6 # SB_LUT4 (LogicCell: comm_spi.i19224_4_lut_3_lut_LC_547)
set_location comm_spi.i19229_4_lut_3_lut 20 8 4 # SB_LUT4 (LogicCell: comm_spi.i19229_4_lut_3_lut_LC_548)
set_location comm_spi.i19234_4_lut_3_lut 20 14 3 # SB_LUT4 (LogicCell: comm_spi.i19234_4_lut_3_lut_LC_549)
set_location comm_spi.i1_2_lut 15 7 4 # SB_LUT4 (LogicCell: comm_spi.data_valid_85_LC_550)
set_location comm_spi.data_valid_85 15 7 4 # SB_DFFNR (LogicCell: comm_spi.data_valid_85_LC_550)
set_location comm_spi.i1_2_lut_3_lut 15 4 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i3_LC_551)
set_location comm_spi.data_rx_i3 15 4 0 # SB_DFFR (LogicCell: comm_spi.data_rx_i3_LC_551)
set_location comm_spi.i1_2_lut_3_lut_adj_40 15 4 4 # SB_LUT4 (LogicCell: comm_spi.data_rx_i7_LC_552)
set_location comm_spi.data_rx_i7 15 4 4 # SB_DFFR (LogicCell: comm_spi.data_rx_i7_LC_552)
set_location comm_spi.i1_2_lut_3_lut_adj_41 15 4 3 # SB_LUT4 (LogicCell: comm_spi.data_rx_i6_LC_553)
set_location comm_spi.data_rx_i6 15 4 3 # SB_DFFR (LogicCell: comm_spi.data_rx_i6_LC_553)
set_location comm_spi.i1_2_lut_3_lut_adj_42 15 4 2 # SB_LUT4 (LogicCell: comm_spi.data_rx_i5_LC_554)
set_location comm_spi.data_rx_i5 15 4 2 # SB_DFFR (LogicCell: comm_spi.data_rx_i5_LC_554)
set_location comm_spi.i1_2_lut_3_lut_adj_43 15 4 5 # SB_LUT4 (LogicCell: comm_spi.data_rx_i2_LC_555)
set_location comm_spi.data_rx_i2 15 4 5 # SB_DFFR (LogicCell: comm_spi.data_rx_i2_LC_555)
set_location comm_spi.i1_2_lut_3_lut_adj_44 15 4 1 # SB_LUT4 (LogicCell: comm_spi.data_rx_i4_LC_556)
set_location comm_spi.data_rx_i4 15 4 1 # SB_DFFR (LogicCell: comm_spi.data_rx_i4_LC_556)
set_location comm_spi.i1_2_lut_3_lut_adj_45 15 4 6 # SB_LUT4 (LogicCell: comm_spi.data_rx_i1_LC_557)
set_location comm_spi.data_rx_i1 15 4 6 # SB_DFFR (LogicCell: comm_spi.data_rx_i1_LC_557)
set_location comm_spi.i2_3_lut 15 5 3 # SB_LUT4 (LogicCell: comm_spi.i2_3_lut_LC_558)
set_location comm_state_1__bdd_4_lut 17 8 0 # SB_LUT4 (LogicCell: comm_state_1__bdd_4_lut_LC_559)
set_location comm_state_3__I_0_353_Mux_0_i15_3_lut 16 9 1 # SB_LUT4 (LogicCell: comm_state_i0_LC_560)
set_location comm_state_i0 16 9 1 # SB_DFFE (LogicCell: comm_state_i0_LC_560)
set_location comm_state_3__I_0_353_Mux_1_i15_4_lut 17 8 3 # SB_LUT4 (LogicCell: comm_state_i1_LC_561)
set_location comm_state_i1 17 8 3 # SB_DFFE (LogicCell: comm_state_i1_LC_561)
set_location comm_state_3__I_0_353_Mux_1_i2_3_lut_4_lut 17 8 1 # SB_LUT4 (LogicCell: comm_state_3__I_0_353_Mux_1_i2_3_lut_4_lut_LC_562)
set_location comm_state_3__I_0_353_Mux_1_i8_3_lut_4_lut 17 7 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_353_Mux_1_i8_3_lut_4_lut_LC_563)
set_location comm_state_3__I_0_353_Mux_3_i15_4_lut 16 6 1 # SB_LUT4 (LogicCell: comm_state_i3_LC_564)
set_location comm_state_i3 16 6 1 # SB_DFFE (LogicCell: comm_state_i3_LC_564)
set_location comm_state_3__I_0_353_Mux_3_i7_4_lut 17 5 0 # SB_LUT4 (LogicCell: comm_state_3__I_0_353_Mux_3_i7_4_lut_LC_565)
set_location comm_state_3__I_0_365_Mux_0_i15_4_lut 10 11 3 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_0_i15_4_lut_LC_566)
set_location comm_state_3__I_0_365_Mux_1_i15_4_lut 15 15 3 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_1_i15_4_lut_LC_567)
set_location comm_state_3__I_0_365_Mux_2_i15_4_lut 14 15 3 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_2_i15_4_lut_LC_568)
set_location comm_state_3__I_0_365_Mux_3_i15_4_lut 13 14 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_3_i15_4_lut_LC_569)
set_location comm_state_3__I_0_365_Mux_4_i15_4_lut 14 15 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_4_i15_4_lut_LC_570)
set_location comm_state_3__I_0_365_Mux_6_i15_4_lut 15 15 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_6_i15_4_lut_LC_571)
set_location comm_state_3__I_0_365_Mux_7_i15_4_lut 10 15 5 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_7_i15_4_lut_LC_572)
set_location comm_state_3__I_0_365_Mux_8_i15_4_lut 9 15 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_8_i15_4_lut_LC_573)
set_location comm_state_3__I_0_365_Mux_9_i15_4_lut 10 19 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_365_Mux_9_i15_4_lut_LC_574)
set_location comm_state_3__I_0_374_i15_4_lut_4_lut 10 16 0 # SB_LUT4 (LogicCell: comm_response_312_LC_575)
set_location comm_response_312 10 16 0 # SB_DFFE (LogicCell: comm_response_312_LC_575)
set_location dds0_mclkcnt_i7_3783_add_4_2_lut 14 17 0 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i0_LC_576)
set_location dds0_mclkcnt_i7_3783__i0 14 17 0 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i0_LC_576)
set_location dds0_mclkcnt_i7_3783_add_4_2 14 17 0 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i0_LC_576)
set_location dds0_mclkcnt_i7_3783_add_4_3_lut 14 17 1 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i1_LC_577)
set_location dds0_mclkcnt_i7_3783__i1 14 17 1 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i1_LC_577)
set_location dds0_mclkcnt_i7_3783_add_4_3 14 17 1 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i1_LC_577)
set_location dds0_mclkcnt_i7_3783_add_4_4_lut 14 17 2 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i2_LC_578)
set_location dds0_mclkcnt_i7_3783__i2 14 17 2 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i2_LC_578)
set_location dds0_mclkcnt_i7_3783_add_4_4 14 17 2 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i2_LC_578)
set_location dds0_mclkcnt_i7_3783_add_4_5_lut 14 17 3 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i3_LC_579)
set_location dds0_mclkcnt_i7_3783__i3 14 17 3 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i3_LC_579)
set_location dds0_mclkcnt_i7_3783_add_4_5 14 17 3 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i3_LC_579)
set_location dds0_mclkcnt_i7_3783_add_4_6_lut 14 17 4 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i4_LC_580)
set_location dds0_mclkcnt_i7_3783__i4 14 17 4 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i4_LC_580)
set_location dds0_mclkcnt_i7_3783_add_4_6 14 17 4 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i4_LC_580)
set_location dds0_mclkcnt_i7_3783_add_4_7_lut 14 17 5 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i5_LC_581)
set_location dds0_mclkcnt_i7_3783__i5 14 17 5 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i5_LC_581)
set_location dds0_mclkcnt_i7_3783_add_4_7 14 17 5 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i5_LC_581)
set_location dds0_mclkcnt_i7_3783_add_4_8_lut 14 17 6 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i6_LC_582)
set_location dds0_mclkcnt_i7_3783__i6 14 17 6 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i6_LC_582)
set_location dds0_mclkcnt_i7_3783_add_4_8 14 17 6 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3783__i6_LC_582)
set_location dds0_mclkcnt_i7_3783_add_4_9_lut 14 17 7 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3783__i7_LC_583)
set_location dds0_mclkcnt_i7_3783__i7 14 17 7 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3783__i7_LC_583)
set_location eis_state_1__bdd_4_lut 12 14 2 # SB_LUT4 (LogicCell: eis_state_1__bdd_4_lut_LC_584)
set_location equal_193_i9_2_lut_3_lut 14 16 2 # SB_LUT4 (LogicCell: equal_193_i9_2_lut_3_lut_LC_585)
set_location equal_194_i9_2_lut_3_lut 10 10 4 # SB_LUT4 (LogicCell: equal_194_i9_2_lut_3_lut_LC_586)
set_location equal_67_i14_2_lut 14 14 7 # SB_LUT4 (LogicCell: equal_67_i14_2_lut_LC_587)
set_location i10_4_lut 13 14 6 # SB_LUT4 (LogicCell: i10_4_lut_LC_588)
set_location i10_4_lut_adj_173 13 19 4 # SB_LUT4 (LogicCell: i10_4_lut_adj_173_LC_589)
set_location i11148_3_lut 15 12 6 # SB_LUT4 (LogicCell: comm_buf_0__i0_LC_590)
set_location comm_buf_0__i0 15 12 6 # SB_DFFESR (LogicCell: comm_buf_0__i0_LC_590)
set_location i11152_3_lut 15 11 6 # SB_LUT4 (LogicCell: comm_buf_1__i0_LC_591)
set_location comm_buf_1__i0 15 11 6 # SB_DFFESR (LogicCell: comm_buf_1__i0_LC_591)
set_location i11156_3_lut 13 8 2 # SB_LUT4 (LogicCell: comm_buf_2__i0_LC_592)
set_location comm_buf_2__i0 13 8 2 # SB_DFFESR (LogicCell: comm_buf_2__i0_LC_592)
set_location i11160_3_lut 14 6 0 # SB_LUT4 (LogicCell: comm_buf_3__i0_LC_593)
set_location comm_buf_3__i0 14 6 0 # SB_DFFESR (LogicCell: comm_buf_3__i0_LC_593)
set_location i11164_3_lut 14 8 0 # SB_LUT4 (LogicCell: comm_buf_4__i0_LC_594)
set_location comm_buf_4__i0 14 8 0 # SB_DFFESR (LogicCell: comm_buf_4__i0_LC_594)
set_location i11168_3_lut 12 5 3 # SB_LUT4 (LogicCell: comm_buf_5__i0_LC_595)
set_location comm_buf_5__i0 12 5 3 # SB_DFFESR (LogicCell: comm_buf_5__i0_LC_595)
set_location i11224_3_lut 14 6 1 # SB_LUT4 (LogicCell: comm_buf_3__i4_LC_596)
set_location comm_buf_3__i4 14 6 1 # SB_DFFESR (LogicCell: comm_buf_3__i4_LC_596)
set_location i11526_3_lut 11 6 0 # SB_LUT4 (LogicCell: comm_buf_5__i7_LC_597)
set_location comm_buf_5__i7 11 6 0 # SB_DFFESR (LogicCell: comm_buf_5__i7_LC_597)
set_location i11530_3_lut 11 6 1 # SB_LUT4 (LogicCell: comm_buf_5__i6_LC_598)
set_location comm_buf_5__i6 11 6 1 # SB_DFFESR (LogicCell: comm_buf_5__i6_LC_598)
set_location i11534_3_lut 11 6 2 # SB_LUT4 (LogicCell: comm_buf_5__i5_LC_599)
set_location comm_buf_5__i5 11 6 2 # SB_DFFESR (LogicCell: comm_buf_5__i5_LC_599)
set_location i11538_3_lut 12 5 7 # SB_LUT4 (LogicCell: comm_buf_5__i4_LC_600)
set_location comm_buf_5__i4 12 5 7 # SB_DFFESR (LogicCell: comm_buf_5__i4_LC_600)
set_location i11542_3_lut 12 5 6 # SB_LUT4 (LogicCell: comm_buf_5__i3_LC_601)
set_location comm_buf_5__i3 12 5 6 # SB_DFFESR (LogicCell: comm_buf_5__i3_LC_601)
set_location i11546_3_lut 12 5 5 # SB_LUT4 (LogicCell: comm_buf_5__i2_LC_602)
set_location comm_buf_5__i2 12 5 5 # SB_DFFESR (LogicCell: comm_buf_5__i2_LC_602)
set_location i11550_3_lut 12 5 4 # SB_LUT4 (LogicCell: comm_buf_5__i1_LC_603)
set_location comm_buf_5__i1 12 5 4 # SB_DFFESR (LogicCell: comm_buf_5__i1_LC_603)
set_location i11554_3_lut 14 8 1 # SB_LUT4 (LogicCell: comm_buf_4__i7_LC_604)
set_location comm_buf_4__i7 14 8 1 # SB_DFFESR (LogicCell: comm_buf_4__i7_LC_604)
set_location i11558_3_lut 14 8 2 # SB_LUT4 (LogicCell: comm_buf_4__i6_LC_605)
set_location comm_buf_4__i6 14 8 2 # SB_DFFESR (LogicCell: comm_buf_4__i6_LC_605)
set_location i11562_3_lut 14 8 3 # SB_LUT4 (LogicCell: comm_buf_4__i5_LC_606)
set_location comm_buf_4__i5 14 8 3 # SB_DFFESR (LogicCell: comm_buf_4__i5_LC_606)
set_location i11566_3_lut 14 8 4 # SB_LUT4 (LogicCell: comm_buf_4__i4_LC_607)
set_location comm_buf_4__i4 14 8 4 # SB_DFFESR (LogicCell: comm_buf_4__i4_LC_607)
set_location i11570_3_lut 14 8 5 # SB_LUT4 (LogicCell: comm_buf_4__i3_LC_608)
set_location comm_buf_4__i3 14 8 5 # SB_DFFESR (LogicCell: comm_buf_4__i3_LC_608)
set_location i11574_3_lut 14 8 6 # SB_LUT4 (LogicCell: comm_buf_4__i2_LC_609)
set_location comm_buf_4__i2 14 8 6 # SB_DFFESR (LogicCell: comm_buf_4__i2_LC_609)
set_location i11578_3_lut 14 8 7 # SB_LUT4 (LogicCell: comm_buf_4__i1_LC_610)
set_location comm_buf_4__i1 14 8 7 # SB_DFFESR (LogicCell: comm_buf_4__i1_LC_610)
set_location i11582_3_lut 14 6 2 # SB_LUT4 (LogicCell: comm_buf_3__i7_LC_611)
set_location comm_buf_3__i7 14 6 2 # SB_DFFESR (LogicCell: comm_buf_3__i7_LC_611)
set_location i11586_3_lut 14 6 3 # SB_LUT4 (LogicCell: comm_buf_3__i6_LC_612)
set_location comm_buf_3__i6 14 6 3 # SB_DFFESR (LogicCell: comm_buf_3__i6_LC_612)
set_location i11590_3_lut 14 6 4 # SB_LUT4 (LogicCell: comm_buf_3__i5_LC_613)
set_location comm_buf_3__i5 14 6 4 # SB_DFFESR (LogicCell: comm_buf_3__i5_LC_613)
set_location i11594_3_lut 14 6 5 # SB_LUT4 (LogicCell: comm_buf_3__i3_LC_614)
set_location comm_buf_3__i3 14 6 5 # SB_DFFESR (LogicCell: comm_buf_3__i3_LC_614)
set_location i11598_3_lut 14 6 6 # SB_LUT4 (LogicCell: comm_buf_3__i2_LC_615)
set_location comm_buf_3__i2 14 6 6 # SB_DFFESR (LogicCell: comm_buf_3__i2_LC_615)
set_location i11602_3_lut 14 6 7 # SB_LUT4 (LogicCell: comm_buf_3__i1_LC_616)
set_location comm_buf_3__i1 14 6 7 # SB_DFFESR (LogicCell: comm_buf_3__i1_LC_616)
set_location i11606_3_lut 12 7 0 # SB_LUT4 (LogicCell: comm_buf_2__i7_LC_617)
set_location comm_buf_2__i7 12 7 0 # SB_DFFESR (LogicCell: comm_buf_2__i7_LC_617)
set_location i11610_3_lut 12 7 1 # SB_LUT4 (LogicCell: comm_buf_2__i6_LC_618)
set_location comm_buf_2__i6 12 7 1 # SB_DFFESR (LogicCell: comm_buf_2__i6_LC_618)
set_location i11616_3_lut 12 7 2 # SB_LUT4 (LogicCell: comm_buf_2__i5_LC_619)
set_location comm_buf_2__i5 12 7 2 # SB_DFFESR (LogicCell: comm_buf_2__i5_LC_619)
set_location i11620_3_lut 12 7 3 # SB_LUT4 (LogicCell: comm_buf_2__i4_LC_620)
set_location comm_buf_2__i4 12 7 3 # SB_DFFESR (LogicCell: comm_buf_2__i4_LC_620)
set_location i11624_3_lut 12 7 4 # SB_LUT4 (LogicCell: comm_buf_2__i3_LC_621)
set_location comm_buf_2__i3 12 7 4 # SB_DFFESR (LogicCell: comm_buf_2__i3_LC_621)
set_location i11628_3_lut 12 7 5 # SB_LUT4 (LogicCell: comm_buf_2__i2_LC_622)
set_location comm_buf_2__i2 12 7 5 # SB_DFFESR (LogicCell: comm_buf_2__i2_LC_622)
set_location i11632_3_lut 13 8 4 # SB_LUT4 (LogicCell: comm_buf_2__i1_LC_623)
set_location comm_buf_2__i1 13 8 4 # SB_DFFESR (LogicCell: comm_buf_2__i1_LC_623)
set_location i11636_3_lut 16 10 0 # SB_LUT4 (LogicCell: comm_buf_1__i7_LC_624)
set_location comm_buf_1__i7 16 10 0 # SB_DFFESR (LogicCell: comm_buf_1__i7_LC_624)
set_location i11640_3_lut 14 10 4 # SB_LUT4 (LogicCell: comm_buf_1__i6_LC_625)
set_location comm_buf_1__i6 14 10 4 # SB_DFFESR (LogicCell: comm_buf_1__i6_LC_625)
set_location i11644_3_lut 16 12 4 # SB_LUT4 (LogicCell: comm_buf_1__i5_LC_626)
set_location comm_buf_1__i5 16 12 4 # SB_DFFESR (LogicCell: comm_buf_1__i5_LC_626)
set_location i11648_3_lut 14 12 3 # SB_LUT4 (LogicCell: comm_buf_1__i4_LC_627)
set_location comm_buf_1__i4 14 12 3 # SB_DFFESR (LogicCell: comm_buf_1__i4_LC_627)
set_location i11652_3_lut 14 11 0 # SB_LUT4 (LogicCell: comm_buf_1__i3_LC_628)
set_location comm_buf_1__i3 14 11 0 # SB_DFFESR (LogicCell: comm_buf_1__i3_LC_628)
set_location i11656_3_lut 17 12 3 # SB_LUT4 (LogicCell: comm_buf_1__i2_LC_629)
set_location comm_buf_1__i2 17 12 3 # SB_DFFESR (LogicCell: comm_buf_1__i2_LC_629)
set_location i11660_3_lut 16 11 4 # SB_LUT4 (LogicCell: comm_buf_1__i1_LC_630)
set_location comm_buf_1__i1 16 11 4 # SB_DFFESR (LogicCell: comm_buf_1__i1_LC_630)
set_location i11664_3_lut 16 5 0 # SB_LUT4 (LogicCell: comm_buf_0__i7_LC_631)
set_location comm_buf_0__i7 16 5 0 # SB_DFFESR (LogicCell: comm_buf_0__i7_LC_631)
set_location i11672_3_lut 14 4 7 # SB_LUT4 (LogicCell: comm_buf_0__i6_LC_632)
set_location comm_buf_0__i6 14 4 7 # SB_DFFESR (LogicCell: comm_buf_0__i6_LC_632)
set_location i11676_3_lut 16 5 1 # SB_LUT4 (LogicCell: comm_buf_0__i5_LC_633)
set_location comm_buf_0__i5 16 5 1 # SB_DFFESR (LogicCell: comm_buf_0__i5_LC_633)
set_location i11680_3_lut 15 6 7 # SB_LUT4 (LogicCell: comm_buf_0__i4_LC_634)
set_location comm_buf_0__i4 15 6 7 # SB_DFFESR (LogicCell: comm_buf_0__i4_LC_634)
set_location i11684_3_lut 15 8 6 # SB_LUT4 (LogicCell: comm_buf_0__i3_LC_635)
set_location comm_buf_0__i3 15 8 6 # SB_DFFESR (LogicCell: comm_buf_0__i3_LC_635)
set_location i11688_3_lut 13 9 4 # SB_LUT4 (LogicCell: comm_buf_0__i2_LC_636)
set_location comm_buf_0__i2 13 9 4 # SB_DFFESR (LogicCell: comm_buf_0__i2_LC_636)
set_location i11692_3_lut 16 5 2 # SB_LUT4 (LogicCell: comm_buf_0__i1_LC_637)
set_location comm_buf_0__i1 16 5 2 # SB_DFFESR (LogicCell: comm_buf_0__i1_LC_637)
set_location i11728_2_lut 17 5 1 # SB_LUT4 (LogicCell: i11728_2_lut_LC_638)
set_location i11_3_lut_4_lut 9 17 7 # SB_LUT4 (LogicCell: trig_dds0_314_LC_639)
set_location trig_dds0_314 9 17 7 # SB_DFF (LogicCell: trig_dds0_314_LC_639)
set_location i11_4_lut 10 12 2 # SB_LUT4 (LogicCell: comm_cmd_i4_LC_640)
set_location comm_cmd_i4 10 12 2 # SB_DFF (LogicCell: comm_cmd_i4_LC_640)
set_location i11_4_lut_adj_169 12 10 6 # SB_LUT4 (LogicCell: comm_cmd_i0_LC_641)
set_location comm_cmd_i0 12 10 6 # SB_DFF (LogicCell: comm_cmd_i0_LC_641)
set_location i11_4_lut_adj_174 13 19 0 # SB_LUT4 (LogicCell: i11_4_lut_adj_174_LC_642)
set_location i11_4_lut_adj_78 9 11 0 # SB_LUT4 (LogicCell: comm_cmd_i3_LC_643)
set_location comm_cmd_i3 9 11 0 # SB_DFF (LogicCell: comm_cmd_i3_LC_643)
set_location i11_4_lut_adj_80 12 10 0 # SB_LUT4 (LogicCell: comm_cmd_i2_LC_644)
set_location comm_cmd_i2 12 10 0 # SB_DFF (LogicCell: comm_cmd_i2_LC_644)
set_location i11_4_lut_adj_83 12 10 1 # SB_LUT4 (LogicCell: comm_cmd_i1_LC_645)
set_location comm_cmd_i1 12 10 1 # SB_DFF (LogicCell: comm_cmd_i1_LC_645)
set_location i12112_2_lut 9 9 1 # SB_LUT4 (LogicCell: i12112_2_lut_LC_646)
set_location i12241_2_lut 15 10 2 # SB_LUT4 (LogicCell: i12241_2_lut_LC_647)
set_location i12253_3_lut 17 16 4 # SB_LUT4 (LogicCell: i12253_3_lut_LC_648)
set_location i12353_2_lut 15 5 7 # SB_LUT4 (LogicCell: i12353_2_lut_LC_649)
set_location i12360_2_lut 15 10 3 # SB_LUT4 (LogicCell: i12360_2_lut_LC_650)
set_location i12367_2_lut 13 8 7 # SB_LUT4 (LogicCell: i12367_2_lut_LC_651)
set_location i12374_2_lut 13 7 5 # SB_LUT4 (LogicCell: i12374_2_lut_LC_652)
set_location i12381_2_lut 13 7 7 # SB_LUT4 (LogicCell: i12381_2_lut_LC_653)
set_location i12388_2_lut 12 5 2 # SB_LUT4 (LogicCell: i12388_2_lut_LC_654)
set_location i12402_3_lut 15 5 4 # SB_LUT4 (LogicCell: i12402_3_lut_LC_655)
set_location i12690_3_lut 16 16 3 # SB_LUT4 (LogicCell: buf_control_i0_LC_656)
set_location buf_control_i0 16 16 3 # SB_DFF (LogicCell: buf_control_i0_LC_656)
set_location i12691_3_lut_4_lut 10 13 6 # SB_LUT4 (LogicCell: buf_dds0_i0_LC_657)
set_location buf_dds0_i0 10 13 6 # SB_DFF (LogicCell: buf_dds0_i0_LC_657)
set_location i12692_3_lut 8 14 2 # SB_LUT4 (LogicCell: buf_device_acadc_i1_LC_658)
set_location buf_device_acadc_i1 8 14 2 # SB_DFF (LogicCell: buf_device_acadc_i1_LC_658)
set_location i12693_3_lut 9 13 0 # SB_LUT4 (LogicCell: buf_cfgRTD_i0_LC_659)
set_location buf_cfgRTD_i0 9 13 0 # SB_DFF (LogicCell: buf_cfgRTD_i0_LC_659)
set_location i12694_3_lut_4_lut 12 15 1 # SB_LUT4 (LogicCell: acadc_skipCount_i0_LC_660)
set_location acadc_skipCount_i0 12 15 1 # SB_DFF (LogicCell: acadc_skipCount_i0_LC_660)
set_location i12695_3_lut 17 11 3 # SB_LUT4 (LogicCell: req_data_cnt_i0_LC_661)
set_location req_data_cnt_i0 17 11 3 # SB_DFF (LogicCell: req_data_cnt_i0_LC_661)
set_location i12696_3_lut 13 11 7 # SB_LUT4 (LogicCell: auxmode_337_LC_662)
set_location auxmode_337 13 11 7 # SB_DFF (LogicCell: auxmode_337_LC_662)
set_location i12697_3_lut 13 12 6 # SB_LUT4 (LogicCell: tacadc_rst_338_LC_663)
set_location tacadc_rst_338 13 12 6 # SB_DFF (LogicCell: tacadc_rst_338_LC_663)
set_location i12698_3_lut 16 13 5 # SB_LUT4 (LogicCell: eis_stop_339_LC_664)
set_location eis_stop_339 16 13 5 # SB_DFF (LogicCell: eis_stop_339_LC_664)
set_location i12699_3_lut 13 11 5 # SB_LUT4 (LogicCell: eis_start_340_LC_665)
set_location eis_start_340 13 11 5 # SB_DFF (LogicCell: eis_start_340_LC_665)
set_location i12706_3_lut_4_lut 17 19 1 # SB_LUT4 (LogicCell: SIG_DDS.SCLK_27_LC_666)
set_location SIG_DDS.SCLK_27 17 19 1 # SB_DFF (LogicCell: SIG_DDS.SCLK_27_LC_666)
set_location i12707_3_lut_4_lut 5 13 5 # SB_LUT4 (LogicCell: CLK_DDS.SCLK_27_LC_667)
set_location CLK_DDS.SCLK_27 5 13 5 # SB_DFF (LogicCell: CLK_DDS.SCLK_27_LC_667)
set_location i12708_3_lut 16 18 7 # SB_LUT4 (LogicCell: SIG_DDS.MOSI_31_LC_668)
set_location SIG_DDS.MOSI_31 16 18 7 # SB_DFF (LogicCell: SIG_DDS.MOSI_31_LC_668)
set_location i12709_4_lut_4_lut 12 13 4 # SB_LUT4 (LogicCell: eis_end_309_LC_669)
set_location eis_end_309 12 13 4 # SB_DFFN (LogicCell: eis_end_309_LC_669)
set_location i12710_3_lut 7 14 2 # SB_LUT4 (LogicCell: CLK_DDS.MOSI_31_LC_670)
set_location CLK_DDS.MOSI_31 7 14 2 # SB_DFF (LogicCell: CLK_DDS.MOSI_31_LC_670)
set_location i12711_3_lut_4_lut 14 16 6 # SB_LUT4 (LogicCell: buf_control_i1_LC_671)
set_location buf_control_i1 14 16 6 # SB_DFF (LogicCell: buf_control_i1_LC_671)
set_location i12712_3_lut_4_lut 8 14 6 # SB_LUT4 (LogicCell: buf_control_i2_LC_672)
set_location buf_control_i2 8 14 6 # SB_DFF (LogicCell: buf_control_i2_LC_672)
set_location i12713_3_lut_4_lut 16 15 0 # SB_LUT4 (LogicCell: buf_control_i3_LC_673)
set_location buf_control_i3 16 15 0 # SB_DFF (LogicCell: buf_control_i3_LC_673)
set_location i12714_3_lut_4_lut 14 14 0 # SB_LUT4 (LogicCell: buf_control_i4_LC_674)
set_location buf_control_i4 14 14 0 # SB_DFF (LogicCell: buf_control_i4_LC_674)
set_location i12715_3_lut_4_lut 8 14 4 # SB_LUT4 (LogicCell: buf_control_i5_LC_675)
set_location buf_control_i5 8 14 4 # SB_DFF (LogicCell: buf_control_i5_LC_675)
set_location i12716_3_lut_4_lut 14 14 3 # SB_LUT4 (LogicCell: buf_control_i6_LC_676)
set_location buf_control_i6 14 14 3 # SB_DFF (LogicCell: buf_control_i6_LC_676)
set_location i12717_3_lut_4_lut 9 16 4 # SB_LUT4 (LogicCell: buf_dds0_i1_LC_677)
set_location buf_dds0_i1 9 16 4 # SB_DFF (LogicCell: buf_dds0_i1_LC_677)
set_location i12718_3_lut_4_lut 9 17 4 # SB_LUT4 (LogicCell: buf_dds0_i2_LC_678)
set_location buf_dds0_i2 9 17 4 # SB_DFF (LogicCell: buf_dds0_i2_LC_678)
set_location i12719_3_lut_4_lut 8 13 0 # SB_LUT4 (LogicCell: buf_dds0_i3_LC_679)
set_location buf_dds0_i3 8 13 0 # SB_DFF (LogicCell: buf_dds0_i3_LC_679)
set_location i12720_3_lut_4_lut 8 16 4 # SB_LUT4 (LogicCell: buf_dds0_i4_LC_680)
set_location buf_dds0_i4 8 16 4 # SB_DFF (LogicCell: buf_dds0_i4_LC_680)
set_location i12721_3_lut_4_lut 13 18 4 # SB_LUT4 (LogicCell: buf_dds0_i5_LC_681)
set_location buf_dds0_i5 13 18 4 # SB_DFF (LogicCell: buf_dds0_i5_LC_681)
set_location i12722_3_lut_4_lut 11 16 3 # SB_LUT4 (LogicCell: buf_dds0_i6_LC_682)
set_location buf_dds0_i6 11 16 3 # SB_DFF (LogicCell: buf_dds0_i6_LC_682)
set_location i12723_3_lut_4_lut 13 16 3 # SB_LUT4 (LogicCell: buf_dds0_i7_LC_683)
set_location buf_dds0_i7 13 16 3 # SB_DFF (LogicCell: buf_dds0_i7_LC_683)
set_location i12724_3_lut_4_lut 9 16 7 # SB_LUT4 (LogicCell: buf_dds0_i8_LC_684)
set_location buf_dds0_i8 9 16 7 # SB_DFF (LogicCell: buf_dds0_i8_LC_684)
set_location i12725_3_lut_4_lut 8 16 6 # SB_LUT4 (LogicCell: buf_dds0_i9_LC_685)
set_location buf_dds0_i9 8 16 6 # SB_DFF (LogicCell: buf_dds0_i9_LC_685)
set_location i12726_3_lut_4_lut 9 17 5 # SB_LUT4 (LogicCell: buf_dds0_i10_LC_686)
set_location buf_dds0_i10 9 17 5 # SB_DFF (LogicCell: buf_dds0_i10_LC_686)
set_location i12727_3_lut_4_lut 14 14 6 # SB_LUT4 (LogicCell: buf_dds0_i11_LC_687)
set_location buf_dds0_i11 14 14 6 # SB_DFF (LogicCell: buf_dds0_i11_LC_687)
set_location i12728_3_lut_4_lut 11 14 6 # SB_LUT4 (LogicCell: buf_dds0_i12_LC_688)
set_location buf_dds0_i12 11 14 6 # SB_DFF (LogicCell: buf_dds0_i12_LC_688)
set_location i12729_3_lut_4_lut 8 16 3 # SB_LUT4 (LogicCell: buf_dds0_i13_LC_689)
set_location buf_dds0_i13 8 16 3 # SB_DFF (LogicCell: buf_dds0_i13_LC_689)
set_location i12730_3_lut_4_lut 10 11 1 # SB_LUT4 (LogicCell: buf_dds0_i14_LC_690)
set_location buf_dds0_i14 10 11 1 # SB_DFF (LogicCell: buf_dds0_i14_LC_690)
set_location i12731_3_lut_4_lut 9 16 5 # SB_LUT4 (LogicCell: buf_dds0_i15_LC_691)
set_location buf_dds0_i15 9 16 5 # SB_DFF (LogicCell: buf_dds0_i15_LC_691)
set_location i12732_3_lut_4_lut 10 12 1 # SB_LUT4 (LogicCell: buf_device_acadc_i2_LC_692)
set_location buf_device_acadc_i2 10 12 1 # SB_DFF (LogicCell: buf_device_acadc_i2_LC_692)
set_location i12733_3_lut_4_lut 9 13 5 # SB_LUT4 (LogicCell: buf_device_acadc_i3_LC_693)
set_location buf_device_acadc_i3 9 13 5 # SB_DFF (LogicCell: buf_device_acadc_i3_LC_693)
set_location i12734_3_lut_4_lut 15 10 1 # SB_LUT4 (LogicCell: buf_device_acadc_i4_LC_694)
set_location buf_device_acadc_i4 15 10 1 # SB_DFF (LogicCell: buf_device_acadc_i4_LC_694)
set_location i12735_3_lut_4_lut 15 10 6 # SB_LUT4 (LogicCell: buf_device_acadc_i5_LC_695)
set_location buf_device_acadc_i5 15 10 6 # SB_DFF (LogicCell: buf_device_acadc_i5_LC_695)
set_location i12736_3_lut_4_lut 8 13 3 # SB_LUT4 (LogicCell: buf_device_acadc_i6_LC_696)
set_location buf_device_acadc_i6 8 13 3 # SB_DFF (LogicCell: buf_device_acadc_i6_LC_696)
set_location i12737_3_lut_4_lut 9 12 1 # SB_LUT4 (LogicCell: buf_device_acadc_i7_LC_697)
set_location buf_device_acadc_i7 9 12 1 # SB_DFF (LogicCell: buf_device_acadc_i7_LC_697)
set_location i12739_3_lut_4_lut 9 12 6 # SB_LUT4 (LogicCell: buf_cfgRTD_i1_LC_698)
set_location buf_cfgRTD_i1 9 12 6 # SB_DFF (LogicCell: buf_cfgRTD_i1_LC_698)
set_location i12740_3_lut_4_lut 9 11 4 # SB_LUT4 (LogicCell: buf_cfgRTD_i2_LC_699)
set_location buf_cfgRTD_i2 9 11 4 # SB_DFF (LogicCell: buf_cfgRTD_i2_LC_699)
set_location i12741_3_lut_4_lut 9 11 2 # SB_LUT4 (LogicCell: buf_cfgRTD_i3_LC_700)
set_location buf_cfgRTD_i3 9 11 2 # SB_DFF (LogicCell: buf_cfgRTD_i3_LC_700)
set_location i12742_3_lut_4_lut 9 13 4 # SB_LUT4 (LogicCell: buf_cfgRTD_i4_LC_701)
set_location buf_cfgRTD_i4 9 13 4 # SB_DFF (LogicCell: buf_cfgRTD_i4_LC_701)
set_location i12743_3_lut_4_lut 10 10 6 # SB_LUT4 (LogicCell: buf_cfgRTD_i5_LC_702)
set_location buf_cfgRTD_i5 10 10 6 # SB_DFF (LogicCell: buf_cfgRTD_i5_LC_702)
set_location i12744_3_lut_4_lut 11 9 5 # SB_LUT4 (LogicCell: buf_cfgRTD_i6_LC_703)
set_location buf_cfgRTD_i6 11 9 5 # SB_DFF (LogicCell: buf_cfgRTD_i6_LC_703)
set_location i12745_3_lut_4_lut 8 14 5 # SB_LUT4 (LogicCell: buf_cfgRTD_i7_LC_704)
set_location buf_cfgRTD_i7 8 14 5 # SB_DFF (LogicCell: buf_cfgRTD_i7_LC_704)
set_location i12746_3_lut_4_lut 14 13 1 # SB_LUT4 (LogicCell: acadc_skipCount_i1_LC_705)
set_location acadc_skipCount_i1 14 13 1 # SB_DFF (LogicCell: acadc_skipCount_i1_LC_705)
set_location i12747_3_lut_4_lut 15 15 4 # SB_LUT4 (LogicCell: acadc_skipCount_i2_LC_706)
set_location acadc_skipCount_i2 15 15 4 # SB_DFF (LogicCell: acadc_skipCount_i2_LC_706)
set_location i12748_3_lut_4_lut 13 14 3 # SB_LUT4 (LogicCell: acadc_skipCount_i3_LC_707)
set_location acadc_skipCount_i3 13 14 3 # SB_DFF (LogicCell: acadc_skipCount_i3_LC_707)
set_location i12749_3_lut_4_lut 17 14 7 # SB_LUT4 (LogicCell: acadc_skipCount_i4_LC_708)
set_location acadc_skipCount_i4 17 14 7 # SB_DFF (LogicCell: acadc_skipCount_i4_LC_708)
set_location i12750_3_lut_4_lut 12 15 7 # SB_LUT4 (LogicCell: acadc_skipCount_i5_LC_709)
set_location acadc_skipCount_i5 12 15 7 # SB_DFF (LogicCell: acadc_skipCount_i5_LC_709)
set_location i12751_3_lut_4_lut 13 15 2 # SB_LUT4 (LogicCell: acadc_skipCount_i6_LC_710)
set_location acadc_skipCount_i6 13 15 2 # SB_DFF (LogicCell: acadc_skipCount_i6_LC_710)
set_location i12752_3_lut_4_lut 13 15 4 # SB_LUT4 (LogicCell: acadc_skipCount_i7_LC_711)
set_location acadc_skipCount_i7 13 15 4 # SB_DFF (LogicCell: acadc_skipCount_i7_LC_711)
set_location i12753_3_lut_4_lut 13 14 4 # SB_LUT4 (LogicCell: acadc_skipCount_i8_LC_712)
set_location acadc_skipCount_i8 13 14 4 # SB_DFF (LogicCell: acadc_skipCount_i8_LC_712)
set_location i12754_3_lut_4_lut 13 15 3 # SB_LUT4 (LogicCell: acadc_skipCount_i9_LC_713)
set_location acadc_skipCount_i9 13 15 3 # SB_DFF (LogicCell: acadc_skipCount_i9_LC_713)
set_location i12755_3_lut_4_lut 12 15 4 # SB_LUT4 (LogicCell: acadc_skipCount_i10_LC_714)
set_location acadc_skipCount_i10 12 15 4 # SB_DFF (LogicCell: acadc_skipCount_i10_LC_714)
set_location i12756_3_lut_4_lut 12 15 5 # SB_LUT4 (LogicCell: acadc_skipCount_i11_LC_715)
set_location acadc_skipCount_i11 12 15 5 # SB_DFF (LogicCell: acadc_skipCount_i11_LC_715)
set_location i12757_3_lut_4_lut 12 15 2 # SB_LUT4 (LogicCell: acadc_skipCount_i12_LC_716)
set_location acadc_skipCount_i12 12 15 2 # SB_DFF (LogicCell: acadc_skipCount_i12_LC_716)
set_location i12758_3_lut_4_lut 14 13 5 # SB_LUT4 (LogicCell: acadc_skipCount_i13_LC_717)
set_location acadc_skipCount_i13 14 13 5 # SB_DFF (LogicCell: acadc_skipCount_i13_LC_717)
set_location i12759_3_lut_4_lut 11 16 7 # SB_LUT4 (LogicCell: acadc_skipCount_i14_LC_718)
set_location acadc_skipCount_i14 11 16 7 # SB_DFF (LogicCell: acadc_skipCount_i14_LC_718)
set_location i12760_3_lut_4_lut 14 15 5 # SB_LUT4 (LogicCell: acadc_skipCount_i15_LC_719)
set_location acadc_skipCount_i15 14 15 5 # SB_DFF (LogicCell: acadc_skipCount_i15_LC_719)
set_location i12761_3_lut 17 13 1 # SB_LUT4 (LogicCell: req_data_cnt_i1_LC_720)
set_location req_data_cnt_i1 17 13 1 # SB_DFF (LogicCell: req_data_cnt_i1_LC_720)
set_location i12762_3_lut 16 13 7 # SB_LUT4 (LogicCell: req_data_cnt_i2_LC_721)
set_location req_data_cnt_i2 16 13 7 # SB_DFF (LogicCell: req_data_cnt_i2_LC_721)
set_location i12763_3_lut 17 13 5 # SB_LUT4 (LogicCell: req_data_cnt_i3_LC_722)
set_location req_data_cnt_i3 17 13 5 # SB_DFF (LogicCell: req_data_cnt_i3_LC_722)
set_location i12764_3_lut 16 13 6 # SB_LUT4 (LogicCell: req_data_cnt_i4_LC_723)
set_location req_data_cnt_i4 16 13 6 # SB_DFF (LogicCell: req_data_cnt_i4_LC_723)
set_location i12765_3_lut 17 14 6 # SB_LUT4 (LogicCell: req_data_cnt_i5_LC_724)
set_location req_data_cnt_i5 17 14 6 # SB_DFF (LogicCell: req_data_cnt_i5_LC_724)
set_location i12766_3_lut 17 11 7 # SB_LUT4 (LogicCell: req_data_cnt_i6_LC_725)
set_location req_data_cnt_i6 17 11 7 # SB_DFF (LogicCell: req_data_cnt_i6_LC_725)
set_location i12767_3_lut 17 14 2 # SB_LUT4 (LogicCell: req_data_cnt_i7_LC_726)
set_location req_data_cnt_i7 17 14 2 # SB_DFF (LogicCell: req_data_cnt_i7_LC_726)
set_location i12769_3_lut 17 14 5 # SB_LUT4 (LogicCell: req_data_cnt_i9_LC_727)
set_location req_data_cnt_i9 17 14 5 # SB_DFF (LogicCell: req_data_cnt_i9_LC_727)
set_location i12770_3_lut 14 15 4 # SB_LUT4 (LogicCell: req_data_cnt_i10_LC_728)
set_location req_data_cnt_i10 14 15 4 # SB_DFF (LogicCell: req_data_cnt_i10_LC_728)
set_location i12771_3_lut 14 15 6 # SB_LUT4 (LogicCell: req_data_cnt_i11_LC_729)
set_location req_data_cnt_i11 14 15 6 # SB_DFF (LogicCell: req_data_cnt_i11_LC_729)
set_location i12772_3_lut 14 16 5 # SB_LUT4 (LogicCell: req_data_cnt_i12_LC_730)
set_location req_data_cnt_i12 14 16 5 # SB_DFF (LogicCell: req_data_cnt_i12_LC_730)
set_location i12773_3_lut 17 14 3 # SB_LUT4 (LogicCell: req_data_cnt_i13_LC_731)
set_location req_data_cnt_i13 17 14 3 # SB_DFF (LogicCell: req_data_cnt_i13_LC_731)
set_location i12774_3_lut 14 16 3 # SB_LUT4 (LogicCell: req_data_cnt_i14_LC_732)
set_location req_data_cnt_i14 14 16 3 # SB_DFF (LogicCell: req_data_cnt_i14_LC_732)
set_location i12775_3_lut 17 13 2 # SB_LUT4 (LogicCell: req_data_cnt_i15_LC_733)
set_location req_data_cnt_i15 17 13 2 # SB_DFF (LogicCell: req_data_cnt_i15_LC_733)
set_location i12_4_lut 5 16 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_734)
set_location ADC_IAC.cmd_rdadctmp_i1 5 16 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_734)
set_location i12_4_lut_4_lut 12 13 7 # SB_LUT4 (LogicCell: acadc_trig_310_LC_735)
set_location acadc_trig_310 12 13 7 # SB_DFFN (LogicCell: acadc_trig_310_LC_735)
set_location i12_4_lut_adj_100 7 12 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i2_LC_736)
set_location RTD.READ_DATA_i2 7 12 1 # SB_DFF (LogicCell: RTD.READ_DATA_i2_LC_736)
set_location i12_4_lut_adj_101 11 5 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_737)
set_location ADC_IAC.cmd_rdadctmp_i12 11 5 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_737)
set_location i12_4_lut_adj_103 6 11 2 # SB_LUT4 (LogicCell: RTD.READ_DATA_i1_LC_738)
set_location RTD.READ_DATA_i1 6 11 2 # SB_DFF (LogicCell: RTD.READ_DATA_i1_LC_738)
set_location i12_4_lut_adj_107 5 10 6 # SB_LUT4 (LogicCell: RTD.read_buf_i15_LC_739)
set_location RTD.read_buf_i15 5 10 6 # SB_DFF (LogicCell: RTD.read_buf_i15_LC_739)
set_location i12_4_lut_adj_108 5 10 5 # SB_LUT4 (LogicCell: RTD.read_buf_i14_LC_740)
set_location RTD.read_buf_i14 5 10 5 # SB_DFF (LogicCell: RTD.read_buf_i14_LC_740)
set_location i12_4_lut_adj_109 9 4 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_741)
set_location ADC_IAC.cmd_rdadctmp_i13 9 4 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_741)
set_location i12_4_lut_adj_110 5 10 7 # SB_LUT4 (LogicCell: RTD.read_buf_i13_LC_742)
set_location RTD.read_buf_i13 5 10 7 # SB_DFF (LogicCell: RTD.read_buf_i13_LC_742)
set_location i12_4_lut_adj_111 9 10 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i0_LC_743)
set_location RTD.READ_DATA_i0 9 10 1 # SB_DFF (LogicCell: RTD.READ_DATA_i0_LC_743)
set_location i12_4_lut_adj_112 5 10 4 # SB_LUT4 (LogicCell: RTD.read_buf_i0_LC_744)
set_location RTD.read_buf_i0 5 10 4 # SB_DFF (LogicCell: RTD.read_buf_i0_LC_744)
set_location i12_4_lut_adj_113 10 4 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_745)
set_location ADC_VDC.cmd_rdadctmp_i3 10 4 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_745)
set_location i12_4_lut_adj_114 5 10 3 # SB_LUT4 (LogicCell: RTD.read_buf_i12_LC_746)
set_location RTD.read_buf_i12 5 10 3 # SB_DFF (LogicCell: RTD.read_buf_i12_LC_746)
set_location i12_4_lut_adj_115 5 10 0 # SB_LUT4 (LogicCell: RTD.read_buf_i11_LC_747)
set_location RTD.read_buf_i11 5 10 0 # SB_DFF (LogicCell: RTD.read_buf_i11_LC_747)
set_location i12_4_lut_adj_116 10 4 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_748)
set_location ADC_VDC.cmd_rdadctmp_i2 10 4 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_748)
set_location i12_4_lut_adj_117 6 12 5 # SB_LUT4 (LogicCell: RTD.read_buf_i8_LC_749)
set_location RTD.read_buf_i8 6 12 5 # SB_DFF (LogicCell: RTD.read_buf_i8_LC_749)
set_location i12_4_lut_adj_118 6 12 2 # SB_LUT4 (LogicCell: RTD.read_buf_i7_LC_750)
set_location RTD.read_buf_i7 6 12 2 # SB_DFF (LogicCell: RTD.read_buf_i7_LC_750)
set_location i12_4_lut_adj_119 6 12 6 # SB_LUT4 (LogicCell: RTD.read_buf_i6_LC_751)
set_location RTD.read_buf_i6 6 12 6 # SB_DFF (LogicCell: RTD.read_buf_i6_LC_751)
set_location i12_4_lut_adj_120 7 12 7 # SB_LUT4 (LogicCell: RTD.read_buf_i5_LC_752)
set_location RTD.read_buf_i5 7 12 7 # SB_DFF (LogicCell: RTD.read_buf_i5_LC_752)
set_location i12_4_lut_adj_121 7 12 2 # SB_LUT4 (LogicCell: RTD.read_buf_i4_LC_753)
set_location RTD.read_buf_i4 7 12 2 # SB_DFF (LogicCell: RTD.read_buf_i4_LC_753)
set_location i12_4_lut_adj_122 9 5 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_754)
set_location ADC_VDC.cmd_rdadctmp_i1 9 5 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_754)
set_location i12_4_lut_adj_123 7 12 4 # SB_LUT4 (LogicCell: RTD.read_buf_i3_LC_755)
set_location RTD.read_buf_i3 7 12 4 # SB_DFF (LogicCell: RTD.read_buf_i3_LC_755)
set_location i12_4_lut_adj_124 6 11 3 # SB_LUT4 (LogicCell: RTD.read_buf_i2_LC_756)
set_location RTD.read_buf_i2 6 11 3 # SB_DFF (LogicCell: RTD.read_buf_i2_LC_756)
set_location i12_4_lut_adj_125 9 4 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_757)
set_location ADC_IAC.cmd_rdadctmp_i14 9 4 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_757)
set_location i12_4_lut_adj_126 6 11 6 # SB_LUT4 (LogicCell: RTD.read_buf_i1_LC_758)
set_location RTD.read_buf_i1 6 11 6 # SB_DFF (LogicCell: RTD.read_buf_i1_LC_758)
set_location i12_4_lut_adj_127 11 8 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i0_LC_759)
set_location ADC_VDC.ADC_DATA_i0 11 8 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i0_LC_759)
set_location i12_4_lut_adj_128 9 5 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_760)
set_location ADC_VDC.cmd_rdadctmp_i0 9 5 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_760)
set_location i12_4_lut_adj_132 9 4 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_761)
set_location ADC_IAC.cmd_rdadctmp_i15 9 4 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_761)
set_location i12_4_lut_adj_134 9 4 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_762)
set_location ADC_IAC.cmd_rdadctmp_i16 9 4 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_762)
set_location i12_4_lut_adj_138 5 16 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_763)
set_location ADC_IAC.cmd_rdadctmp_i0 5 16 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_763)
set_location i12_4_lut_adj_139 6 13 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_764)
set_location ADC_IAC.cmd_rdadctmp_i30 6 13 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_764)
set_location i12_4_lut_adj_141 7 13 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_765)
set_location ADC_IAC.cmd_rdadctmp_i26 7 13 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_765)
set_location i12_4_lut_adj_142 7 14 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_766)
set_location ADC_IAC.cmd_rdadctmp_i25 7 14 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_766)
set_location i12_4_lut_adj_145 6 7 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i23_LC_767)
set_location ADC_VDC.ADC_DATA_i23 6 7 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i23_LC_767)
set_location i12_4_lut_adj_146 8 6 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i21_LC_768)
set_location ADC_VDC.ADC_DATA_i21 8 6 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i21_LC_768)
set_location i12_4_lut_adj_147 8 6 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i20_LC_769)
set_location ADC_VDC.ADC_DATA_i20 8 6 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i20_LC_769)
set_location i12_4_lut_adj_148 5 8 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i19_LC_770)
set_location ADC_VDC.ADC_DATA_i19 5 8 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i19_LC_770)
set_location i12_4_lut_adj_150 9 7 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i18_LC_771)
set_location ADC_VDC.ADC_DATA_i18 9 7 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i18_LC_771)
set_location i12_4_lut_adj_151 3 6 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_772)
set_location ADC_VAC.cmd_rdadctmp_i0 3 6 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_772)
set_location i12_4_lut_adj_152 8 6 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i17_LC_773)
set_location ADC_VDC.ADC_DATA_i17 8 6 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i17_LC_773)
set_location i12_4_lut_adj_153 11 8 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i16_LC_774)
set_location ADC_VDC.ADC_DATA_i16 11 8 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i16_LC_774)
set_location i12_4_lut_adj_154 11 8 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i15_LC_775)
set_location ADC_VDC.ADC_DATA_i15 11 8 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i15_LC_775)
set_location i12_4_lut_adj_155 11 8 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i14_LC_776)
set_location ADC_VDC.ADC_DATA_i14 11 8 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i14_LC_776)
set_location i12_4_lut_adj_157 11 8 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i13_LC_777)
set_location ADC_VDC.ADC_DATA_i13 11 8 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i13_LC_777)
set_location i12_4_lut_adj_158 18 7 3 # SB_LUT4 (LogicCell: comm_buf_6__i0_LC_778)
set_location comm_buf_6__i0 18 7 3 # SB_DFF (LogicCell: comm_buf_6__i0_LC_778)
set_location i12_4_lut_adj_159 9 5 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i12_LC_779)
set_location ADC_VDC.ADC_DATA_i12 9 5 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i12_LC_779)
set_location i12_4_lut_adj_160 18 12 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_780)
set_location ADC_IAC.cmd_rdadctmp_i18 18 12 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_780)
set_location i12_4_lut_adj_161 9 7 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i11_LC_781)
set_location ADC_VDC.ADC_DATA_i11 9 7 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i11_LC_781)
set_location i12_4_lut_adj_162 18 12 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_782)
set_location ADC_IAC.cmd_rdadctmp_i19 18 12 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_782)
set_location i12_4_lut_adj_163 8 6 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i10_LC_783)
set_location ADC_VDC.ADC_DATA_i10 8 6 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i10_LC_783)
set_location i12_4_lut_adj_164 11 8 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i22_LC_784)
set_location ADC_VDC.ADC_DATA_i22 11 8 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i22_LC_784)
set_location i12_4_lut_adj_167 11 8 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i9_LC_785)
set_location ADC_VDC.ADC_DATA_i9 11 8 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i9_LC_785)
set_location i12_4_lut_adj_171 18 11 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_786)
set_location ADC_IAC.cmd_rdadctmp_i20 18 11 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_786)
set_location i12_4_lut_adj_172 13 19 5 # SB_LUT4 (LogicCell: i12_4_lut_adj_172_LC_787)
set_location i12_4_lut_adj_186 11 14 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_788)
set_location ADC_IAC.cmd_rdadctmp_i22 11 14 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_788)
set_location i12_4_lut_adj_190 5 10 1 # SB_LUT4 (LogicCell: RTD.read_buf_i10_LC_789)
set_location RTD.read_buf_i10 5 10 1 # SB_DFF (LogicCell: RTD.read_buf_i10_LC_789)
set_location i12_4_lut_adj_193 6 7 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i8_LC_790)
set_location ADC_VDC.ADC_DATA_i8 6 7 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i8_LC_790)
set_location i12_4_lut_adj_195 7 6 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i7_LC_791)
set_location ADC_VDC.ADC_DATA_i7 7 6 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i7_LC_791)
set_location i12_4_lut_adj_198 8 6 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i6_LC_792)
set_location ADC_VDC.ADC_DATA_i6 8 6 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i6_LC_792)
set_location i12_4_lut_adj_203 7 14 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_793)
set_location ADC_IAC.cmd_rdadctmp_i23 7 14 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_793)
set_location i12_4_lut_adj_204 8 6 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i5_LC_794)
set_location ADC_VDC.ADC_DATA_i5 8 6 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i5_LC_794)
set_location i12_4_lut_adj_205 8 6 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i4_LC_795)
set_location ADC_VDC.ADC_DATA_i4 8 6 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i4_LC_795)
set_location i12_4_lut_adj_206 8 6 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i3_LC_796)
set_location ADC_VDC.ADC_DATA_i3 8 6 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i3_LC_796)
set_location i12_4_lut_adj_207 7 5 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i2_LC_797)
set_location ADC_VDC.ADC_DATA_i2 7 5 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i2_LC_797)
set_location i12_4_lut_adj_208 7 6 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i1_LC_798)
set_location ADC_VDC.ADC_DATA_i1 7 6 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i1_LC_798)
set_location i12_4_lut_adj_209 10 4 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_799)
set_location ADC_VDC.cmd_rdadctmp_i22 10 4 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_799)
set_location i12_4_lut_adj_211 10 4 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_800)
set_location ADC_VDC.cmd_rdadctmp_i21 10 4 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_800)
set_location i12_4_lut_adj_212 9 6 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_801)
set_location ADC_VDC.cmd_rdadctmp_i20 9 6 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_801)
set_location i12_4_lut_adj_220 9 6 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_802)
set_location ADC_VDC.cmd_rdadctmp_i19 9 6 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_802)
set_location i12_4_lut_adj_221 9 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_803)
set_location ADC_VDC.cmd_rdadctmp_i18 9 7 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_803)
set_location i12_4_lut_adj_223 11 13 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_804)
set_location ADC_IAC.cmd_rdadctmp_i21 11 13 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_804)
set_location i12_4_lut_adj_230 18 12 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_805)
set_location ADC_IAC.cmd_rdadctmp_i17 18 12 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_805)
set_location i12_4_lut_adj_241 9 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_806)
set_location ADC_VDC.cmd_rdadctmp_i17 9 7 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_806)
set_location i12_4_lut_adj_256 6 4 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_807)
set_location ADC_VAC.cmd_rdadctmp_i29 6 4 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_807)
set_location i12_4_lut_adj_257 6 4 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_808)
set_location ADC_VAC.cmd_rdadctmp_i28 6 4 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_808)
set_location i12_4_lut_adj_258 11 9 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_809)
set_location ADC_VAC.cmd_rdadctmp_i27 11 9 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_809)
set_location i12_4_lut_adj_259 13 10 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_810)
set_location ADC_VAC.cmd_rdadctmp_i26 13 10 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_810)
set_location i12_4_lut_adj_260 10 10 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_811)
set_location ADC_VAC.cmd_rdadctmp_i25 10 10 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_811)
set_location i12_4_lut_adj_261 11 10 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_812)
set_location ADC_VAC.cmd_rdadctmp_i24 11 10 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_812)
set_location i12_4_lut_adj_262 11 10 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_813)
set_location ADC_VAC.cmd_rdadctmp_i23 11 10 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_813)
set_location i12_4_lut_adj_264 12 10 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_814)
set_location ADC_VAC.cmd_rdadctmp_i22 12 10 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_814)
set_location i12_4_lut_adj_265 12 10 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_815)
set_location ADC_VAC.cmd_rdadctmp_i21 12 10 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_815)
set_location i12_4_lut_adj_266 12 9 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_816)
set_location ADC_VAC.cmd_rdadctmp_i20 12 9 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_816)
set_location i12_4_lut_adj_267 11 13 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_817)
set_location ADC_VAC.cmd_rdadctmp_i19 11 13 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_817)
set_location i12_4_lut_adj_268 8 5 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_818)
set_location ADC_VAC.cmd_rdadctmp_i30 8 5 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_818)
set_location i12_4_lut_adj_269 11 13 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_819)
set_location ADC_VAC.cmd_rdadctmp_i18 11 13 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_819)
set_location i12_4_lut_adj_272 11 5 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_820)
set_location ADC_VAC.cmd_rdadctmp_i17 11 5 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_820)
set_location i12_4_lut_adj_273 8 4 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_821)
set_location ADC_VAC.cmd_rdadctmp_i16 8 4 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_821)
set_location i12_4_lut_adj_274 8 4 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_822)
set_location ADC_VAC.cmd_rdadctmp_i15 8 4 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_822)
set_location i12_4_lut_adj_275 9 3 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_823)
set_location ADC_VAC.cmd_rdadctmp_i14 9 3 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_823)
set_location i12_4_lut_adj_279 10 3 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_824)
set_location ADC_VAC.cmd_rdadctmp_i13 10 3 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_824)
set_location i12_4_lut_adj_280 8 2 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_825)
set_location ADC_VAC.cmd_rdadctmp_i12 8 2 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_825)
set_location i12_4_lut_adj_281 11 3 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_826)
set_location ADC_VAC.cmd_rdadctmp_i11 11 3 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_826)
set_location i12_4_lut_adj_283 10 10 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_827)
set_location ADC_VAC.cmd_rdadctmp_i10 10 10 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_827)
set_location i12_4_lut_adj_284 10 10 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_828)
set_location ADC_VAC.cmd_rdadctmp_i9 10 10 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_828)
set_location i12_4_lut_adj_285 10 2 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_829)
set_location ADC_VAC.cmd_rdadctmp_i8 10 2 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_829)
set_location i12_4_lut_adj_286 10 3 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_830)
set_location ADC_VAC.cmd_rdadctmp_i7 10 3 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_830)
set_location i12_4_lut_adj_287 8 4 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_831)
set_location ADC_VAC.cmd_rdadctmp_i6 8 4 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_831)
set_location i12_4_lut_adj_288 8 4 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_832)
set_location ADC_VAC.cmd_rdadctmp_i5 8 4 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_832)
set_location i12_4_lut_adj_289 3 7 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_833)
set_location ADC_VAC.cmd_rdadctmp_i4 3 7 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_833)
set_location i12_4_lut_adj_291 3 7 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_834)
set_location ADC_VAC.cmd_rdadctmp_i3 3 7 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_834)
set_location i12_4_lut_adj_293 9 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_835)
set_location ADC_VDC.cmd_rdadctmp_i16 9 7 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_835)
set_location i12_4_lut_adj_294 3 7 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_836)
set_location ADC_VAC.cmd_rdadctmp_i2 3 7 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_836)
set_location i12_4_lut_adj_298 3 6 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_837)
set_location ADC_VAC.cmd_rdadctmp_i1 3 6 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_837)
set_location i12_4_lut_adj_300 8 5 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_838)
set_location ADC_VAC.cmd_rdadctmp_i31 8 5 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_838)
set_location i12_4_lut_adj_302 18 9 7 # SB_LUT4 (LogicCell: comm_buf_6__i7_LC_839)
set_location comm_buf_6__i7 18 9 7 # SB_DFF (LogicCell: comm_buf_6__i7_LC_839)
set_location i12_4_lut_adj_304 9 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_840)
set_location ADC_VDC.cmd_rdadctmp_i15 9 7 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_840)
set_location i12_4_lut_adj_305 11 9 3 # SB_LUT4 (LogicCell: comm_buf_6__i6_LC_841)
set_location comm_buf_6__i6 11 9 3 # SB_DFF (LogicCell: comm_buf_6__i6_LC_841)
set_location i12_4_lut_adj_310 18 7 6 # SB_LUT4 (LogicCell: comm_buf_6__i5_LC_842)
set_location comm_buf_6__i5 18 7 6 # SB_DFF (LogicCell: comm_buf_6__i5_LC_842)
set_location i12_4_lut_adj_311 9 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_843)
set_location ADC_VDC.cmd_rdadctmp_i14 9 6 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_843)
set_location i12_4_lut_adj_312 7 14 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_844)
set_location ADC_IAC.cmd_rdadctmp_i24 7 14 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_844)
set_location i12_4_lut_adj_46 12 9 5 # SB_LUT4 (LogicCell: comm_buf_6__i4_LC_845)
set_location comm_buf_6__i4 12 9 5 # SB_DFF (LogicCell: comm_buf_6__i4_LC_845)
set_location i12_4_lut_adj_47 12 9 4 # SB_LUT4 (LogicCell: comm_buf_6__i3_LC_846)
set_location comm_buf_6__i3 12 9 4 # SB_DFF (LogicCell: comm_buf_6__i3_LC_846)
set_location i12_4_lut_adj_48 11 9 2 # SB_LUT4 (LogicCell: comm_buf_6__i2_LC_847)
set_location comm_buf_6__i2 11 9 2 # SB_DFF (LogicCell: comm_buf_6__i2_LC_847)
set_location i12_4_lut_adj_49 9 6 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_848)
set_location ADC_VDC.cmd_rdadctmp_i13 9 6 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_848)
set_location i12_4_lut_adj_50 17 7 0 # SB_LUT4 (LogicCell: comm_buf_6__i1_LC_849)
set_location comm_buf_6__i1 17 7 0 # SB_DFF (LogicCell: comm_buf_6__i1_LC_849)
set_location i12_4_lut_adj_51 9 6 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_850)
set_location ADC_VDC.cmd_rdadctmp_i12 9 6 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_850)
set_location i12_4_lut_adj_52 9 6 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_851)
set_location ADC_VDC.cmd_rdadctmp_i11 9 6 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_851)
set_location i12_4_lut_adj_53 6 17 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_852)
set_location ADC_IAC.cmd_rdadctmp_i2 6 17 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_852)
set_location i12_4_lut_adj_54 6 14 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_853)
set_location ADC_IAC.cmd_rdadctmp_i3 6 14 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_853)
set_location i12_4_lut_adj_55 6 14 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_854)
set_location ADC_IAC.cmd_rdadctmp_i4 6 14 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_854)
set_location i12_4_lut_adj_56 6 14 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_855)
set_location ADC_IAC.cmd_rdadctmp_i5 6 14 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_855)
set_location i12_4_lut_adj_57 5 13 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_856)
set_location ADC_IAC.cmd_rdadctmp_i6 5 13 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_856)
set_location i12_4_lut_adj_58 5 13 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_857)
set_location ADC_IAC.cmd_rdadctmp_i7 5 13 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_857)
set_location i12_4_lut_adj_59 9 11 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_858)
set_location ADC_IAC.cmd_rdadctmp_i8 9 11 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_858)
set_location i12_4_lut_adj_60 9 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_859)
set_location ADC_VDC.cmd_rdadctmp_i10 9 6 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_859)
set_location i12_4_lut_adj_61 9 5 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_860)
set_location ADC_VDC.cmd_rdadctmp_i9 9 5 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_860)
set_location i12_4_lut_adj_62 11 10 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_861)
set_location ADC_IAC.cmd_rdadctmp_i9 11 10 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_861)
set_location i12_4_lut_adj_63 9 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_862)
set_location ADC_VDC.cmd_rdadctmp_i8 9 7 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_862)
set_location i12_4_lut_adj_64 12 9 1 # SB_LUT4 (LogicCell: comm_cmd_i7_LC_863)
set_location comm_cmd_i7 12 9 1 # SB_DFF (LogicCell: comm_cmd_i7_LC_863)
set_location i12_4_lut_adj_65 9 5 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_864)
set_location ADC_VDC.cmd_rdadctmp_i7 9 5 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_864)
set_location i12_4_lut_adj_66 9 5 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_865)
set_location ADC_VDC.cmd_rdadctmp_i6 9 5 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_865)
set_location i12_4_lut_adj_67 10 11 7 # SB_LUT4 (LogicCell: comm_cmd_i6_LC_866)
set_location comm_cmd_i6 10 11 7 # SB_DFF (LogicCell: comm_cmd_i6_LC_866)
set_location i12_4_lut_adj_70 11 7 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_867)
set_location ADC_IAC.cmd_rdadctmp_i10 11 7 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_867)
set_location i12_4_lut_adj_71 6 13 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_868)
set_location ADC_IAC.cmd_rdadctmp_i29 6 13 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_868)
set_location i12_4_lut_adj_72 6 14 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_869)
set_location ADC_IAC.cmd_rdadctmp_i28 6 14 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_869)
set_location i12_4_lut_adj_73 7 14 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_870)
set_location ADC_IAC.cmd_rdadctmp_i27 7 14 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_870)
set_location i12_4_lut_adj_74 7 13 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_871)
set_location ADC_IAC.cmd_rdadctmp_i31 7 13 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_871)
set_location i12_4_lut_adj_75 9 5 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_872)
set_location ADC_VDC.cmd_rdadctmp_i5 9 5 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_872)
set_location i12_4_lut_adj_76 10 4 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_873)
set_location ADC_VDC.cmd_rdadctmp_i4 10 4 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_873)
set_location i12_4_lut_adj_77 10 11 6 # SB_LUT4 (LogicCell: comm_cmd_i5_LC_874)
set_location comm_cmd_i5 10 11 6 # SB_DFF (LogicCell: comm_cmd_i5_LC_874)
set_location i12_4_lut_adj_79 7 8 7 # SB_LUT4 (LogicCell: RTD.READ_DATA_i15_LC_875)
set_location RTD.READ_DATA_i15 7 8 7 # SB_DFF (LogicCell: RTD.READ_DATA_i15_LC_875)
set_location i12_4_lut_adj_81 9 9 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i14_LC_876)
set_location RTD.READ_DATA_i14 9 9 4 # SB_DFF (LogicCell: RTD.READ_DATA_i14_LC_876)
set_location i12_4_lut_adj_82 6 12 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i13_LC_877)
set_location RTD.READ_DATA_i13 6 12 4 # SB_DFF (LogicCell: RTD.READ_DATA_i13_LC_877)
set_location i12_4_lut_adj_85 6 9 2 # SB_LUT4 (LogicCell: RTD.READ_DATA_i12_LC_878)
set_location RTD.READ_DATA_i12 6 9 2 # SB_DFF (LogicCell: RTD.READ_DATA_i12_LC_878)
set_location i12_4_lut_adj_87 7 8 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i11_LC_879)
set_location RTD.READ_DATA_i11 7 8 4 # SB_DFF (LogicCell: RTD.READ_DATA_i11_LC_879)
set_location i12_4_lut_adj_89 9 9 0 # SB_LUT4 (LogicCell: RTD.READ_DATA_i10_LC_880)
set_location RTD.READ_DATA_i10 9 9 0 # SB_DFF (LogicCell: RTD.READ_DATA_i10_LC_880)
set_location i12_4_lut_adj_90 6 11 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i9_LC_881)
set_location RTD.READ_DATA_i9 6 11 1 # SB_DFF (LogicCell: RTD.READ_DATA_i9_LC_881)
set_location i12_4_lut_adj_91 7 12 3 # SB_LUT4 (LogicCell: RTD.READ_DATA_i7_LC_882)
set_location RTD.READ_DATA_i7 7 12 3 # SB_DFF (LogicCell: RTD.READ_DATA_i7_LC_882)
set_location i12_4_lut_adj_92 16 16 6 # SB_LUT4 (LogicCell: comm_length_i2_LC_883)
set_location comm_length_i2 16 16 6 # SB_DFF (LogicCell: comm_length_i2_LC_883)
set_location i12_4_lut_adj_93 11 5 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_884)
set_location ADC_IAC.cmd_rdadctmp_i11 11 5 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_884)
set_location i12_4_lut_adj_94 9 10 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i6_LC_885)
set_location RTD.READ_DATA_i6 9 10 5 # SB_DFF (LogicCell: RTD.READ_DATA_i6_LC_885)
set_location i12_4_lut_adj_95 7 12 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i5_LC_886)
set_location RTD.READ_DATA_i5 7 12 5 # SB_DFF (LogicCell: RTD.READ_DATA_i5_LC_886)
set_location i12_4_lut_adj_98 7 12 0 # SB_LUT4 (LogicCell: RTD.READ_DATA_i4_LC_887)
set_location RTD.READ_DATA_i4 7 12 0 # SB_DFF (LogicCell: RTD.READ_DATA_i4_LC_887)
set_location i12_4_lut_adj_99 6 11 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i3_LC_888)
set_location RTD.READ_DATA_i3 6 11 4 # SB_DFF (LogicCell: RTD.READ_DATA_i3_LC_888)
set_location i13338_4_lut 9 13 3 # SB_LUT4 (LogicCell: buf_dds1_i15_LC_889)
set_location buf_dds1_i15 9 13 3 # SB_DFF (LogicCell: buf_dds1_i15_LC_889)
set_location i13341_4_lut 10 13 0 # SB_LUT4 (LogicCell: buf_dds1_i14_LC_890)
set_location buf_dds1_i14 10 13 0 # SB_DFF (LogicCell: buf_dds1_i14_LC_890)
set_location i13343_4_lut_4_lut 11 15 6 # SB_LUT4 (LogicCell: buf_dds1_i13_LC_891)
set_location buf_dds1_i13 11 15 6 # SB_DFF (LogicCell: buf_dds1_i13_LC_891)
set_location i13346_4_lut 9 14 5 # SB_LUT4 (LogicCell: buf_dds1_i12_LC_892)
set_location buf_dds1_i12 9 14 5 # SB_DFF (LogicCell: buf_dds1_i12_LC_892)
set_location i13349_4_lut 11 15 5 # SB_LUT4 (LogicCell: buf_dds1_i11_LC_893)
set_location buf_dds1_i11 11 15 5 # SB_DFF (LogicCell: buf_dds1_i11_LC_893)
set_location i13352_4_lut 9 16 1 # SB_LUT4 (LogicCell: buf_dds1_i10_LC_894)
set_location buf_dds1_i10 9 16 1 # SB_DFF (LogicCell: buf_dds1_i10_LC_894)
set_location i13355_4_lut 9 16 2 # SB_LUT4 (LogicCell: buf_dds1_i9_LC_895)
set_location buf_dds1_i9 9 16 2 # SB_DFF (LogicCell: buf_dds1_i9_LC_895)
set_location i13358_4_lut 9 16 3 # SB_LUT4 (LogicCell: buf_dds1_i8_LC_896)
set_location buf_dds1_i8 9 16 3 # SB_DFF (LogicCell: buf_dds1_i8_LC_896)
set_location i13361_4_lut 11 16 2 # SB_LUT4 (LogicCell: buf_dds1_i7_LC_897)
set_location buf_dds1_i7 11 16 2 # SB_DFF (LogicCell: buf_dds1_i7_LC_897)
set_location i13364_4_lut 11 16 4 # SB_LUT4 (LogicCell: buf_dds1_i6_LC_898)
set_location buf_dds1_i6 11 16 4 # SB_DFF (LogicCell: buf_dds1_i6_LC_898)
set_location i13367_4_lut_4_lut 13 16 1 # SB_LUT4 (LogicCell: buf_dds1_i5_LC_899)
set_location buf_dds1_i5 13 16 1 # SB_DFF (LogicCell: buf_dds1_i5_LC_899)
set_location i13370_4_lut 9 15 4 # SB_LUT4 (LogicCell: buf_dds1_i4_LC_900)
set_location buf_dds1_i4 9 15 4 # SB_DFF (LogicCell: buf_dds1_i4_LC_900)
set_location i13372_4_lut_4_lut 10 12 4 # SB_LUT4 (LogicCell: buf_dds1_i3_LC_901)
set_location buf_dds1_i3 10 12 4 # SB_DFF (LogicCell: buf_dds1_i3_LC_901)
set_location i13412_3_lut 16 18 5 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i0_LC_902)
set_location SIG_DDS.bit_cnt_i0 16 18 5 # SB_DFF (LogicCell: SIG_DDS.bit_cnt_i0_LC_902)
set_location i13_2_lut 3 12 2 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i1_LC_903)
set_location CLK_DDS.bit_cnt_i1 3 12 2 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i1_LC_903)
set_location i13_4_lut 6 9 1 # SB_LUT4 (LogicCell: RTD.adress_i6_LC_904)
set_location RTD.adress_i6 6 9 1 # SB_DFF (LogicCell: RTD.adress_i6_LC_904)
set_location i13_4_lut_adj_131 6 9 6 # SB_LUT4 (LogicCell: RTD.adress_i5_LC_905)
set_location RTD.adress_i5 6 9 6 # SB_DFF (LogicCell: RTD.adress_i5_LC_905)
set_location i13_4_lut_adj_133 6 9 3 # SB_LUT4 (LogicCell: RTD.adress_i4_LC_906)
set_location RTD.adress_i4 6 9 3 # SB_DFF (LogicCell: RTD.adress_i4_LC_906)
set_location i13_4_lut_adj_135 6 9 4 # SB_LUT4 (LogicCell: RTD.adress_i3_LC_907)
set_location RTD.adress_i3 6 9 4 # SB_DFF (LogicCell: RTD.adress_i3_LC_907)
set_location i13_4_lut_adj_136 6 9 5 # SB_LUT4 (LogicCell: RTD.adress_i2_LC_908)
set_location RTD.adress_i2 6 9 5 # SB_DFF (LogicCell: RTD.adress_i2_LC_908)
set_location i13_4_lut_adj_144 6 11 5 # SB_LUT4 (LogicCell: RTD.adress_i1_LC_909)
set_location RTD.adress_i1 6 11 5 # SB_DFF (LogicCell: RTD.adress_i1_LC_909)
set_location i13_4_lut_adj_194 16 13 1 # SB_LUT4 (LogicCell: i13_4_lut_adj_194_LC_910)
set_location i14176_4_lut 12 14 0 # SB_LUT4 (LogicCell: i14176_4_lut_LC_911)
set_location i14180_1_lut_2_lut_3_lut 13 12 0 # SB_LUT4 (LogicCell: i14180_1_lut_2_lut_3_lut_LC_912)
set_location i14208_3_lut 16 13 3 # SB_LUT4 (LogicCell: req_data_cnt_i8_LC_913)
set_location req_data_cnt_i8 16 13 3 # SB_DFF (LogicCell: req_data_cnt_i8_LC_913)
set_location i14305_3_lut_4_lut 8 13 2 # SB_LUT4 (LogicCell: buf_device_acadc_i8_LC_914)
set_location buf_device_acadc_i8 8 13 2 # SB_DFF (LogicCell: buf_device_acadc_i8_LC_914)
set_location i14314_3_lut 8 13 6 # SB_LUT4 (LogicCell: i14314_3_lut_LC_915)
set_location i14361_4_lut 8 11 1 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i0_LC_916)
set_location CLK_DDS.dds_state_i0 8 11 1 # SB_DFFE (LogicCell: CLK_DDS.dds_state_i0_LC_916)
set_location i14_4_lut 13 15 7 # SB_LUT4 (LogicCell: i14_4_lut_LC_917)
set_location i14_4_lut_adj_192 16 14 4 # SB_LUT4 (LogicCell: i14_4_lut_adj_192_LC_918)
set_location i15005_3_lut 17 6 5 # SB_LUT4 (LogicCell: i15005_3_lut_LC_919)
set_location i15012_3_lut 11 15 0 # SB_LUT4 (LogicCell: i15012_3_lut_LC_920)
set_location i15014_4_lut 11 15 1 # SB_LUT4 (LogicCell: i15014_4_lut_LC_921)
set_location i15029_2_lut 12 1 7 # SB_LUT4 (LogicCell: i15029_2_lut_LC_922)
set_location i15030_2_lut_2_lut 17 19 7 # SB_LUT4 (LogicCell: i15030_2_lut_2_lut_LC_923)
set_location i15032_2_lut 13 13 4 # SB_LUT4 (LogicCell: i15032_2_lut_LC_924)
set_location i15049_2_lut_3_lut 10 11 4 # SB_LUT4 (LogicCell: i15049_2_lut_3_lut_LC_925)
set_location i15087_2_lut 18 5 1 # SB_LUT4 (LogicCell: i15087_2_lut_LC_926)
set_location i15088_2_lut_3_lut 18 16 0 # SB_LUT4 (LogicCell: comm_clear_311_LC_927)
set_location comm_clear_311 18 16 0 # SB_DFFE (LogicCell: comm_clear_311_LC_927)
set_location i15091_2_lut 18 8 6 # SB_LUT4 (LogicCell: i15091_2_lut_LC_928)
set_location i15172_2_lut 14 16 0 # SB_LUT4 (LogicCell: i15172_2_lut_LC_929)
set_location i15243_2_lut_3_lut 8 7 1 # SB_LUT4 (LogicCell: i15243_2_lut_3_lut_LC_930)
set_location i15244_2_lut_3_lut 17 11 0 # SB_LUT4 (LogicCell: i15244_2_lut_3_lut_LC_931)
set_location i15253_2_lut_3_lut 8 7 2 # SB_LUT4 (LogicCell: i15253_2_lut_3_lut_LC_932)
set_location i15254_2_lut_3_lut 16 15 1 # SB_LUT4 (LogicCell: i15254_2_lut_3_lut_LC_933)
set_location i15255_2_lut_3_lut 8 7 4 # SB_LUT4 (LogicCell: i15255_2_lut_3_lut_LC_934)
set_location i15256_2_lut_3_lut 8 7 5 # SB_LUT4 (LogicCell: i15256_2_lut_3_lut_LC_935)
set_location i15257_2_lut_3_lut 8 7 6 # SB_LUT4 (LogicCell: i15257_2_lut_3_lut_LC_936)
set_location i15258_2_lut_3_lut 17 14 1 # SB_LUT4 (LogicCell: i15258_2_lut_3_lut_LC_937)
set_location i15259_2_lut_3_lut 18 11 2 # SB_LUT4 (LogicCell: i15259_2_lut_3_lut_LC_938)
set_location i15260_2_lut_3_lut 18 11 0 # SB_LUT4 (LogicCell: i15260_2_lut_3_lut_LC_939)
set_location i15261_2_lut_3_lut 16 15 2 # SB_LUT4 (LogicCell: i15261_2_lut_3_lut_LC_940)
set_location i15262_2_lut_3_lut 14 13 7 # SB_LUT4 (LogicCell: i15262_2_lut_3_lut_LC_941)
set_location i15263_2_lut_3_lut 10 13 5 # SB_LUT4 (LogicCell: i15263_2_lut_3_lut_LC_942)
set_location i15266_2_lut_3_lut 8 12 1 # SB_LUT4 (LogicCell: i15266_2_lut_3_lut_LC_943)
set_location i15302_2_lut_3_lut 10 13 7 # SB_LUT4 (LogicCell: i15302_2_lut_3_lut_LC_944)
set_location i1543649_i1_3_lut 15 6 6 # SB_LUT4 (LogicCell: i1543649_i1_3_lut_LC_945)
set_location i1544855_i1_3_lut 14 4 6 # SB_LUT4 (LogicCell: i1544855_i1_3_lut_LC_946)
set_location i1545458_i1_3_lut 12 13 2 # SB_LUT4 (LogicCell: i1545458_i1_3_lut_LC_947)
set_location i1546061_i1_3_lut 16 11 3 # SB_LUT4 (LogicCell: i1546061_i1_3_lut_LC_948)
set_location i1546664_i1_3_lut 17 12 2 # SB_LUT4 (LogicCell: i1546664_i1_3_lut_LC_949)
set_location i1547870_i1_3_lut 14 12 2 # SB_LUT4 (LogicCell: i1547870_i1_3_lut_LC_950)
set_location i1548473_i1_3_lut 15 11 5 # SB_LUT4 (LogicCell: i1548473_i1_3_lut_LC_951)
set_location i1549076_i1_3_lut 16 12 3 # SB_LUT4 (LogicCell: i1549076_i1_3_lut_LC_952)
set_location i15_2_lut 11 17 2 # SB_LUT4 (LogicCell: wdtick_cnt_3774_3775__i2_LC_953)
set_location wdtick_cnt_3774_3775__i2 11 17 2 # SB_DFFER (LogicCell: wdtick_cnt_3774_3775__i2_LC_953)
set_location i15_4_lut 13 19 1 # SB_LUT4 (LogicCell: i15_4_lut_LC_954)
set_location i15_4_lut_adj_179 13 14 7 # SB_LUT4 (LogicCell: i15_4_lut_adj_179_LC_955)
set_location i15_4_lut_adj_239 14 14 2 # SB_LUT4 (LogicCell: i15_4_lut_adj_239_LC_956)
set_location i17_3_lut_3_lut 14 16 7 # SB_LUT4 (LogicCell: i17_3_lut_3_lut_LC_957)
set_location i18127_2_lut 18 9 2 # SB_LUT4 (LogicCell: i18127_2_lut_LC_958)
set_location i18129_4_lut 12 13 0 # SB_LUT4 (LogicCell: i18129_4_lut_LC_959)
set_location i18141_2_lut 6 12 7 # SB_LUT4 (LogicCell: i18141_2_lut_LC_960)
set_location i18158_2_lut_3_lut 10 16 4 # SB_LUT4 (LogicCell: i18158_2_lut_3_lut_LC_961)
set_location i18183_3_lut 16 17 6 # SB_LUT4 (LogicCell: i18183_3_lut_LC_962)
set_location i18184_3_lut 13 12 7 # SB_LUT4 (LogicCell: i18184_3_lut_LC_963)
set_location i18187_4_lut 16 8 3 # SB_LUT4 (LogicCell: i18187_4_lut_LC_964)
set_location i18188_3_lut 16 8 4 # SB_LUT4 (LogicCell: comm_tx_buf_i2_LC_965)
set_location comm_tx_buf_i2 16 8 4 # SB_DFFESR (LogicCell: comm_tx_buf_i2_LC_965)
set_location i18193_4_lut 17 6 1 # SB_LUT4 (LogicCell: i18193_4_lut_LC_966)
set_location i18194_3_lut 17 6 4 # SB_LUT4 (LogicCell: comm_tx_buf_i1_LC_967)
set_location comm_tx_buf_i1 17 6 4 # SB_DFFESR (LogicCell: comm_tx_buf_i1_LC_967)
set_location i18195_3_lut 17 15 3 # SB_LUT4 (LogicCell: i18195_3_lut_LC_968)
set_location i18196_4_lut 17 15 1 # SB_LUT4 (LogicCell: i18196_4_lut_LC_969)
set_location i18198_3_lut 16 14 5 # SB_LUT4 (LogicCell: i18198_3_lut_LC_970)
set_location i18200_4_lut 16 14 6 # SB_LUT4 (LogicCell: i18200_4_lut_LC_971)
set_location i18210_3_lut 9 17 2 # SB_LUT4 (LogicCell: i18210_3_lut_LC_972)
set_location i18211_3_lut 10 11 0 # SB_LUT4 (LogicCell: i18211_3_lut_LC_973)
set_location i18219_3_lut 9 9 2 # SB_LUT4 (LogicCell: i18219_3_lut_LC_974)
set_location i18220_3_lut 9 11 6 # SB_LUT4 (LogicCell: i18220_3_lut_LC_975)
set_location i18222_4_lut 16 16 2 # SB_LUT4 (LogicCell: i18222_4_lut_LC_976)
set_location i18223_4_lut 15 8 3 # SB_LUT4 (LogicCell: i18223_4_lut_LC_977)
set_location i18225_3_lut 8 12 5 # SB_LUT4 (LogicCell: i18225_3_lut_LC_978)
set_location i18226_3_lut 13 10 1 # SB_LUT4 (LogicCell: i18226_3_lut_LC_979)
set_location i18230_3_lut 15 6 5 # SB_LUT4 (LogicCell: i18230_3_lut_LC_980)
set_location i18242_3_lut 14 4 1 # SB_LUT4 (LogicCell: i18242_3_lut_LC_981)
set_location i18261_4_lut 9 14 7 # SB_LUT4 (LogicCell: i18261_4_lut_LC_982)
set_location i18262_4_lut 9 14 3 # SB_LUT4 (LogicCell: i18262_4_lut_LC_983)
set_location i18264_3_lut 8 12 4 # SB_LUT4 (LogicCell: i18264_3_lut_LC_984)
set_location i18265_3_lut 14 11 6 # SB_LUT4 (LogicCell: i18265_3_lut_LC_985)
set_location i18267_3_lut 16 9 4 # SB_LUT4 (LogicCell: i18267_3_lut_LC_986)
set_location i18269_4_lut 15 5 6 # SB_LUT4 (LogicCell: i18269_4_lut_LC_987)
set_location i18270_3_lut 14 11 1 # SB_LUT4 (LogicCell: i18270_3_lut_LC_988)
set_location i18271_4_lut 14 11 5 # SB_LUT4 (LogicCell: i18271_4_lut_LC_989)
set_location i18275_3_lut 13 9 3 # SB_LUT4 (LogicCell: i18275_3_lut_LC_990)
set_location i18291_3_lut 13 9 0 # SB_LUT4 (LogicCell: i18291_3_lut_LC_991)
set_location i18303_3_lut 15 12 2 # SB_LUT4 (LogicCell: i18303_3_lut_LC_992)
set_location i18305_4_lut 15 12 3 # SB_LUT4 (LogicCell: i18305_4_lut_LC_993)
set_location i18315_3_lut 14 10 7 # SB_LUT4 (LogicCell: i18315_3_lut_LC_994)
set_location i18316_4_lut 14 10 1 # SB_LUT4 (LogicCell: i18316_4_lut_LC_995)
set_location i18337_4_lut 17 6 6 # SB_LUT4 (LogicCell: i18337_4_lut_LC_996)
set_location i18338_3_lut 17 6 7 # SB_LUT4 (LogicCell: comm_tx_buf_i5_LC_997)
set_location comm_tx_buf_i5 17 6 7 # SB_DFFESR (LogicCell: comm_tx_buf_i5_LC_997)
set_location i18339_3_lut 14 14 1 # SB_LUT4 (LogicCell: i18339_3_lut_LC_998)
set_location i18340_3_lut 14 10 6 # SB_LUT4 (LogicCell: i18340_3_lut_LC_999)
set_location i18720_2_lut 17 10 2 # SB_LUT4 (LogicCell: i18720_2_lut_LC_1000)
set_location i18721_2_lut 12 6 2 # SB_LUT4 (LogicCell: i18721_2_lut_LC_1001)
set_location i18722_2_lut 14 7 2 # SB_LUT4 (LogicCell: i18722_2_lut_LC_1002)
set_location i18728_2_lut 15 10 4 # SB_LUT4 (LogicCell: i18728_2_lut_LC_1003)
set_location i18735_2_lut 13 9 5 # SB_LUT4 (LogicCell: i18735_2_lut_LC_1004)
set_location i18739_2_lut 15 10 5 # SB_LUT4 (LogicCell: i18739_2_lut_LC_1005)
set_location i18743_2_lut_3_lut 13 12 2 # SB_LUT4 (LogicCell: i18743_2_lut_3_lut_LC_1006)
set_location i18755_2_lut 12 9 6 # SB_LUT4 (LogicCell: i18755_2_lut_LC_1007)
set_location i18807_2_lut 5 12 0 # SB_LUT4 (LogicCell: i18807_2_lut_LC_1008)
set_location i18816_2_lut 15 10 7 # SB_LUT4 (LogicCell: i18816_2_lut_LC_1009)
set_location i18822_2_lut 16 6 0 # SB_LUT4 (LogicCell: i18822_2_lut_LC_1010)
set_location i18827_2_lut 13 18 7 # SB_LUT4 (LogicCell: i18827_2_lut_LC_1011)
set_location i18828_2_lut 14 16 4 # SB_LUT4 (LogicCell: i18828_2_lut_LC_1012)
set_location i18840_2_lut 16 2 2 # SB_LUT4 (LogicCell: i18840_2_lut_LC_1013)
set_location i18846_2_lut 17 3 5 # SB_LUT4 (LogicCell: i18846_2_lut_LC_1014)
set_location i18852_4_lut 16 16 5 # SB_LUT4 (LogicCell: i18852_4_lut_LC_1015)
set_location i18865_2_lut 13 13 2 # SB_LUT4 (LogicCell: i18865_2_lut_LC_1016)
set_location i18878_3_lut 16 8 5 # SB_LUT4 (LogicCell: i18878_3_lut_LC_1017)
set_location i18879_3_lut 14 9 6 # SB_LUT4 (LogicCell: i18879_3_lut_LC_1018)
set_location i18885_2_lut_3_lut 18 9 0 # SB_LUT4 (LogicCell: i18885_2_lut_3_lut_LC_1019)
set_location i18892_3_lut 15 5 5 # SB_LUT4 (LogicCell: i18892_3_lut_LC_1020)
set_location i18943_2_lut 20 2 0 # SB_LUT4 (LogicCell: i18943_2_lut_LC_1021)
set_location i18953_2_lut 18 13 2 # SB_LUT4 (LogicCell: i18953_2_lut_LC_1022)
set_location i18970_2_lut 16 16 4 # SB_LUT4 (LogicCell: i18970_2_lut_LC_1023)
set_location i19011_2_lut_3_lut 14 7 6 # SB_LUT4 (LogicCell: i19011_2_lut_3_lut_LC_1024)
set_location i19021_2_lut 18 14 3 # SB_LUT4 (LogicCell: i19021_2_lut_LC_1025)
set_location i19029_2_lut 17 11 1 # SB_LUT4 (LogicCell: i19029_2_lut_LC_1026)
set_location i19041_2_lut 16 7 1 # SB_LUT4 (LogicCell: i19041_2_lut_LC_1027)
set_location i19053_4_lut_4_lut 15 12 7 # SB_LUT4 (LogicCell: i19053_4_lut_4_lut_LC_1028)
set_location i19055_4_lut 18 8 4 # SB_LUT4 (LogicCell: i19055_4_lut_LC_1029)
set_location i19059_2_lut 14 9 2 # SB_LUT4 (LogicCell: i19059_2_lut_LC_1030)
set_location i19065_2_lut 13 17 3 # SB_LUT4 (LogicCell: i19065_2_lut_LC_1031)
set_location i19080_2_lut 20 14 4 # SB_LUT4 (LogicCell: i19080_2_lut_LC_1032)
set_location i19095_3_lut 3 12 1 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i2_LC_1033)
set_location CLK_DDS.bit_cnt_i2 3 12 1 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i2_LC_1033)
set_location i19096_4_lut 3 12 0 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i3_LC_1034)
set_location CLK_DDS.bit_cnt_i3 3 12 0 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i3_LC_1034)
set_location i19099_4_lut 12 13 3 # SB_LUT4 (LogicCell: i19099_4_lut_LC_1035)
set_location i19118_2_lut 13 17 5 # SB_LUT4 (LogicCell: i19118_2_lut_LC_1036)
set_location i19147_3_lut 13 13 1 # SB_LUT4 (LogicCell: i19147_3_lut_LC_1037)
set_location i19149_4_lut 18 8 5 # SB_LUT4 (LogicCell: i19149_4_lut_LC_1038)
set_location i19152_4_lut 18 5 6 # SB_LUT4 (LogicCell: i19152_4_lut_LC_1039)
set_location i19156_4_lut 6 14 5 # SB_LUT4 (LogicCell: ADC_IAC.CS_37_LC_1040)
set_location ADC_IAC.CS_37 6 14 5 # SB_DFF (LogicCell: ADC_IAC.CS_37_LC_1040)
set_location i19159_4_lut 3 11 1 # SB_LUT4 (LogicCell: ADC_VAC.CS_37_LC_1041)
set_location ADC_VAC.CS_37 3 11 1 # SB_DFF (LogicCell: ADC_VAC.CS_37_LC_1041)
set_location i19175_2_lut_3_lut 13 16 0 # SB_LUT4 (LogicCell: i19175_2_lut_3_lut_LC_1042)
set_location i19179_3_lut_4_lut 13 16 5 # SB_LUT4 (LogicCell: i19179_3_lut_4_lut_LC_1043)
set_location i19_4_lut 14 7 7 # SB_LUT4 (LogicCell: i19_4_lut_LC_1044)
set_location i19_4_lut_adj_246 12 6 7 # SB_LUT4 (LogicCell: i19_4_lut_adj_246_LC_1045)
set_location i19_4_lut_adj_249 12 5 0 # SB_LUT4 (LogicCell: i19_4_lut_adj_249_LC_1046)
set_location i19_4_lut_adj_270 8 16 0 # SB_LUT4 (LogicCell: trig_dds1_315_LC_1047)
set_location trig_dds1_315 8 16 0 # SB_DFF (LogicCell: trig_dds1_315_LC_1047)
set_location i1_2_lut 5 14 7 # SB_LUT4 (LogicCell: i1_2_lut_LC_1048)
set_location i1_2_lut_3_lut 12 6 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_LC_1049)
set_location i1_2_lut_3_lut_4_lut 15 7 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_LC_1050)
set_location i1_2_lut_3_lut_4_lut_adj_129 16 6 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_129_LC_1051)
set_location i1_2_lut_3_lut_4_lut_adj_271 11 18 0 # SB_LUT4 (LogicCell: wdtick_flag_299_LC_1052)
set_location wdtick_flag_299 11 18 0 # SB_DFFR (LogicCell: wdtick_flag_299_LC_1052)
set_location i1_2_lut_3_lut_4_lut_adj_68 15 7 1 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_68_LC_1053)
set_location i1_2_lut_3_lut_4_lut_adj_69 10 16 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_69_LC_1054)
set_location i1_2_lut_3_lut_adj_102 17 11 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_102_LC_1055)
set_location i1_2_lut_3_lut_adj_130 18 8 1 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_130_LC_1056)
set_location i1_2_lut_3_lut_adj_240 10 13 2 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_240_LC_1057)
set_location i1_2_lut_3_lut_adj_243 10 13 4 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_243_LC_1058)
set_location i1_2_lut_3_lut_adj_251 9 12 2 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_251_LC_1059)
set_location i1_2_lut_3_lut_adj_255 11 17 0 # SB_LUT4 (LogicCell: wdtick_cnt_3774_3775__i1_LC_1060)
set_location wdtick_cnt_3774_3775__i1 11 17 0 # SB_DFFER (LogicCell: wdtick_cnt_3774_3775__i1_LC_1060)
set_location i1_2_lut_3_lut_adj_263 13 13 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_263_LC_1061)
set_location i1_2_lut_3_lut_adj_301 15 9 5 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_301_LC_1062)
set_location i1_2_lut_3_lut_adj_86 15 9 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_86_LC_1063)
set_location i1_2_lut_4_lut 8 16 5 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_LC_1064)
set_location i1_2_lut_4_lut_adj_278 13 9 7 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_278_LC_1065)
set_location i1_2_lut_4_lut_adj_309 17 9 0 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_309_LC_1066)
set_location i1_2_lut_adj_105 16 6 5 # SB_LUT4 (LogicCell: i1_2_lut_adj_105_LC_1067)
set_location i1_2_lut_adj_149 3 11 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_149_LC_1068)
set_location i1_2_lut_adj_178 18 9 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_178_LC_1069)
set_location i1_2_lut_adj_197 12 14 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_197_LC_1070)
set_location i1_2_lut_adj_199 5 14 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_199_LC_1071)
set_location i1_2_lut_adj_214 13 11 1 # SB_LUT4 (LogicCell: i1_2_lut_adj_214_LC_1072)
set_location i1_2_lut_adj_215 12 19 7 # SB_LUT4 (LogicCell: SecClk_302_LC_1073)
set_location SecClk_302 12 19 7 # SB_DFF (LogicCell: SecClk_302_LC_1073)
set_location i1_2_lut_adj_224 18 5 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_224_LC_1074)
set_location i1_2_lut_adj_232 15 17 0 # SB_LUT4 (LogicCell: i1_2_lut_adj_232_LC_1075)
set_location i1_2_lut_adj_235 16 14 2 # SB_LUT4 (LogicCell: clk_RTD_297_LC_1076)
set_location clk_RTD_297 16 14 2 # SB_DFF (LogicCell: clk_RTD_297_LC_1076)
set_location i1_2_lut_adj_237 13 17 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_237_LC_1077)
set_location i1_2_lut_adj_248 15 7 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_248_LC_1078)
set_location i1_2_lut_adj_290 18 8 0 # SB_LUT4 (LogicCell: i1_2_lut_adj_290_LC_1079)
set_location i1_2_lut_adj_303 11 10 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_303_LC_1080)
set_location i1_2_lut_adj_308 16 9 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_308_LC_1081)
set_location i1_2_lut_adj_97 15 19 2 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i2_LC_1082)
set_location SIG_DDS.dds_state_i2 15 19 2 # SB_DFF (LogicCell: SIG_DDS.dds_state_i2_LC_1082)
set_location i1_3_lut 15 17 7 # SB_LUT4 (LogicCell: dds0_mclk_304_LC_1083)
set_location dds0_mclk_304 15 17 7 # SB_DFFN (LogicCell: dds0_mclk_304_LC_1083)
set_location i1_3_lut_4_lut 16 6 2 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_LC_1084)
set_location i1_3_lut_4_lut_adj_297 10 16 1 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_297_LC_1085)
set_location i1_3_lut_adj_196 16 13 2 # SB_LUT4 (LogicCell: i1_3_lut_adj_196_LC_1086)
set_location i1_3_lut_adj_213 9 16 6 # SB_LUT4 (LogicCell: i1_3_lut_adj_213_LC_1087)
set_location i1_3_lut_adj_218 8 12 7 # SB_LUT4 (LogicCell: i1_3_lut_adj_218_LC_1088)
set_location i1_3_lut_adj_227 10 16 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_227_LC_1089)
set_location i1_3_lut_adj_245 13 7 4 # SB_LUT4 (LogicCell: i1_3_lut_adj_245_LC_1090)
set_location i1_3_lut_adj_247 13 7 6 # SB_LUT4 (LogicCell: i1_3_lut_adj_247_LC_1091)
set_location i1_3_lut_adj_250 12 5 1 # SB_LUT4 (LogicCell: i1_3_lut_adj_250_LC_1092)
set_location i1_4_lut 17 7 7 # SB_LUT4 (LogicCell: i1_4_lut_LC_1093)
set_location i1_4_lut_4_lut 18 5 5 # SB_LUT4 (LogicCell: i1_4_lut_4_lut_LC_1094)
set_location i1_4_lut_4_lut_3_lut 11 17 1 # SB_LUT4 (LogicCell: wdtick_cnt_3774_3775__i3_LC_1095)
set_location wdtick_cnt_3774_3775__i3 11 17 1 # SB_DFFER (LogicCell: wdtick_cnt_3774_3775__i3_LC_1095)
set_location i1_4_lut_4_lut_adj_276 5 16 4 # SB_LUT4 (LogicCell: ADC_IAC.SCLK_35_LC_1096)
set_location ADC_IAC.SCLK_35 5 16 4 # SB_DFF (LogicCell: ADC_IAC.SCLK_35_LC_1096)
set_location i1_4_lut_4_lut_adj_277 3 10 2 # SB_LUT4 (LogicCell: ADC_VAC.SCLK_35_LC_1097)
set_location ADC_VAC.SCLK_35 3 10 2 # SB_DFF (LogicCell: ADC_VAC.SCLK_35_LC_1097)
set_location i1_4_lut_4_lut_adj_307 17 7 1 # SB_LUT4 (LogicCell: i1_4_lut_4_lut_adj_307_LC_1098)
set_location i1_4_lut_adj_104 10 15 3 # SB_LUT4 (LogicCell: buf_dds1_i2_LC_1099)
set_location buf_dds1_i2 10 15 3 # SB_DFF (LogicCell: buf_dds1_i2_LC_1099)
set_location i1_4_lut_adj_106 14 13 6 # SB_LUT4 (LogicCell: buf_dds1_i1_LC_1100)
set_location buf_dds1_i1 14 13 6 # SB_DFF (LogicCell: buf_dds1_i1_LC_1100)
set_location i1_4_lut_adj_137 6 14 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_137_LC_1101)
set_location i1_4_lut_adj_140 3 11 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_140_LC_1102)
set_location i1_4_lut_adj_143 12 14 5 # SB_LUT4 (LogicCell: eis_state_i1_LC_1103)
set_location eis_state_i1 12 14 5 # SB_DFFNER (LogicCell: eis_state_i1_LC_1103)
set_location i1_4_lut_adj_156 16 7 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_156_LC_1104)
set_location i1_4_lut_adj_166 11 9 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_166_LC_1105)
set_location i1_4_lut_adj_176 12 15 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_176_LC_1106)
set_location i1_4_lut_adj_183 10 16 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_183_LC_1107)
set_location i1_4_lut_adj_191 17 11 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_191_LC_1108)
set_location i1_4_lut_adj_200 13 11 4 # SB_LUT4 (LogicCell: ADC_VAC.DTRIG_39_LC_1109)
set_location ADC_VAC.DTRIG_39 13 11 4 # SB_DFF (LogicCell: ADC_VAC.DTRIG_39_LC_1109)
set_location i1_4_lut_adj_202 13 12 3 # SB_LUT4 (LogicCell: ADC_IAC.DTRIG_39_LC_1110)
set_location ADC_IAC.DTRIG_39 13 12 3 # SB_DFF (LogicCell: ADC_IAC.DTRIG_39_LC_1110)
set_location i1_4_lut_adj_210 10 12 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_210_LC_1111)
set_location i1_4_lut_adj_216 9 12 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_216_LC_1112)
set_location i1_4_lut_adj_217 15 9 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_217_LC_1113)
set_location i1_4_lut_adj_219 8 16 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_219_LC_1114)
set_location i1_4_lut_adj_222 10 13 1 # SB_LUT4 (LogicCell: buf_dds1_i0_LC_1115)
set_location buf_dds1_i0 10 13 1 # SB_DFF (LogicCell: buf_dds1_i0_LC_1115)
set_location i1_4_lut_adj_225 17 5 3 # SB_LUT4 (LogicCell: comm_state_i2_LC_1116)
set_location comm_state_i2 17 5 3 # SB_DFFESR (LogicCell: comm_state_i2_LC_1116)
set_location i1_4_lut_adj_226 17 9 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_226_LC_1117)
set_location i1_4_lut_adj_228 14 13 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_228_LC_1118)
set_location i1_4_lut_adj_229 18 9 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_229_LC_1119)
set_location i1_4_lut_adj_231 15 7 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_231_LC_1120)
set_location i1_4_lut_adj_233 16 6 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_233_LC_1121)
set_location i1_4_lut_adj_236 15 9 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_236_LC_1122)
set_location i1_4_lut_adj_238 17 11 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_238_LC_1123)
set_location i1_4_lut_adj_242 13 8 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_242_LC_1124)
set_location i1_4_lut_adj_244 17 15 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_244_LC_1125)
set_location i1_4_lut_adj_252 17 9 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_252_LC_1126)
set_location i1_4_lut_adj_253 9 17 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_253_LC_1127)
set_location i1_4_lut_adj_296 17 8 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_296_LC_1128)
set_location i1_4_lut_adj_84 17 7 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_84_LC_1129)
set_location i1_4_lut_adj_88 18 9 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_88_LC_1130)
set_location i1_4_lut_adj_96 11 7 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_96_LC_1131)
set_location i22_4_lut_4_lut 15 7 5 # SB_LUT4 (LogicCell: i22_4_lut_4_lut_LC_1132)
set_location i235_2_lut 17 7 3 # SB_LUT4 (LogicCell: i235_2_lut_LC_1133)
set_location i24_4_lut 13 11 3 # SB_LUT4 (LogicCell: i24_4_lut_LC_1134)
set_location i24_4_lut_adj_201 13 13 0 # SB_LUT4 (LogicCell: i24_4_lut_adj_201_LC_1135)
set_location i2_2_lut 16 9 5 # SB_LUT4 (LogicCell: i2_2_lut_LC_1136)
set_location i2_2_lut_3_lut 12 10 3 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_LC_1137)
set_location i2_2_lut_3_lut_adj_282 10 16 7 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_adj_282_LC_1138)
set_location i2_2_lut_3_lut_adj_295 16 7 6 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_adj_295_LC_1139)
set_location i2_2_lut_adj_175 13 19 3 # SB_LUT4 (LogicCell: i2_2_lut_adj_175_LC_1140)
set_location i2_3_lut 18 8 7 # SB_LUT4 (LogicCell: i2_3_lut_LC_1141)
set_location i2_3_lut_4_lut 10 13 3 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_LC_1142)
set_location i2_3_lut_4_lut_adj_292 16 9 3 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_292_LC_1143)
set_location i2_3_lut_4_lut_adj_306 16 9 6 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_306_LC_1144)
set_location i2_3_lut_adj_254 15 10 0 # SB_LUT4 (LogicCell: i2_3_lut_adj_254_LC_1145)
set_location i2_4_lut 13 11 6 # SB_LUT4 (LogicCell: i2_4_lut_LC_1146)
set_location i2_4_lut_4_lut 15 7 7 # SB_LUT4 (LogicCell: i2_4_lut_4_lut_LC_1147)
set_location i2_4_lut_4_lut_4_lut 13 12 5 # SB_LUT4 (LogicCell: i2_4_lut_4_lut_4_lut_LC_1148)
set_location i2_4_lut_adj_170 14 15 0 # SB_LUT4 (LogicCell: i2_4_lut_adj_170_LC_1149)
set_location i2_4_lut_adj_188 17 13 3 # SB_LUT4 (LogicCell: i2_4_lut_adj_188_LC_1150)
set_location i2_4_lut_adj_299 17 7 6 # SB_LUT4 (LogicCell: i2_4_lut_adj_299_LC_1151)
set_location i32_4_lut 17 5 2 # SB_LUT4 (LogicCell: i32_4_lut_LC_1152)
set_location i33_3_lut 17 5 4 # SB_LUT4 (LogicCell: i33_3_lut_LC_1153)
set_location i33_4_lut 13 13 3 # SB_LUT4 (LogicCell: eis_state_i2_LC_1154)
set_location eis_state_i2 13 13 3 # SB_DFFNER (LogicCell: eis_state_i2_LC_1154)
set_location i34_3_lut 12 14 7 # SB_LUT4 (LogicCell: i34_3_lut_LC_1155)
set_location i36_4_lut_4_lut 11 7 2 # SB_LUT4 (LogicCell: i36_4_lut_4_lut_LC_1156)
set_location i3798_3_lut_3_lut_4_lut 13 11 2 # SB_LUT4 (LogicCell: i3798_3_lut_3_lut_4_lut_LC_1157)
set_location i3890_2_lut_3_lut 17 9 2 # SB_LUT4 (LogicCell: comm_index_i0_LC_1158)
set_location comm_index_i0 17 9 2 # SB_DFFESR (LogicCell: comm_index_i0_LC_1158)
set_location i3898_2_lut_3_lut_4_lut 17 9 1 # SB_LUT4 (LogicCell: comm_index_i1_LC_1159)
set_location comm_index_i1 17 9 1 # SB_DFFESR (LogicCell: comm_index_i1_LC_1159)
set_location i3905_3_lut_4_lut 17 9 5 # SB_LUT4 (LogicCell: comm_index_i2_LC_1160)
set_location comm_index_i2 17 9 5 # SB_DFFESR (LogicCell: comm_index_i2_LC_1160)
set_location i39_3_lut 13 10 6 # SB_LUT4 (LogicCell: i39_3_lut_LC_1161)
set_location i3_3_lut 17 9 6 # SB_LUT4 (LogicCell: i3_3_lut_LC_1162)
set_location i3_4_lut 11 15 3 # SB_LUT4 (LogicCell: i3_4_lut_LC_1163)
set_location i3_4_lut_adj_189 16 13 0 # SB_LUT4 (LogicCell: i3_4_lut_adj_189_LC_1164)
set_location i40_4_lut 14 9 7 # SB_LUT4 (LogicCell: i40_4_lut_LC_1165)
set_location i41_3_lut 13 10 7 # SB_LUT4 (LogicCell: i41_3_lut_LC_1166)
set_location i4419_3_lut 11 15 4 # SB_LUT4 (LogicCell: i4419_3_lut_LC_1167)
set_location i45_4_lut 16 8 6 # SB_LUT4 (LogicCell: i45_4_lut_LC_1168)
set_location i469_2_lut 18 8 3 # SB_LUT4 (LogicCell: i469_2_lut_LC_1169)
set_location i46_2_lut 18 5 4 # SB_LUT4 (LogicCell: i46_2_lut_LC_1170)
set_location i4_4_lut 13 14 5 # SB_LUT4 (LogicCell: i4_4_lut_LC_1171)
set_location i4_4_lut_adj_185 17 13 7 # SB_LUT4 (LogicCell: i4_4_lut_adj_185_LC_1172)
set_location i4_4_lut_adj_234 15 17 1 # SB_LUT4 (LogicCell: i4_4_lut_adj_234_LC_1173)
set_location i5_4_lut 15 17 5 # SB_LUT4 (LogicCell: i5_4_lut_LC_1174)
set_location i5_4_lut_adj_168 12 15 0 # SB_LUT4 (LogicCell: i5_4_lut_adj_168_LC_1175)
set_location i5_4_lut_adj_184 15 15 5 # SB_LUT4 (LogicCell: i5_4_lut_adj_184_LC_1176)
set_location i6384_3_lut 10 15 6 # SB_LUT4 (LogicCell: i6384_3_lut_LC_1177)
set_location i6394_3_lut 9 15 5 # SB_LUT4 (LogicCell: i6394_3_lut_LC_1178)
set_location i6404_3_lut 10 15 4 # SB_LUT4 (LogicCell: i6404_3_lut_LC_1179)
set_location i6414_3_lut 15 15 1 # SB_LUT4 (LogicCell: i6414_3_lut_LC_1180)
set_location i6434_3_lut 13 15 1 # SB_LUT4 (LogicCell: i6434_3_lut_LC_1181)
set_location i6444_3_lut 13 14 1 # SB_LUT4 (LogicCell: i6444_3_lut_LC_1182)
set_location i6454_3_lut 13 15 5 # SB_LUT4 (LogicCell: i6454_3_lut_LC_1183)
set_location i6464_3_lut 14 13 3 # SB_LUT4 (LogicCell: i6464_3_lut_LC_1184)
set_location i6849_2_lut 19 6 7 # SB_LUT4 (LogicCell: i6849_2_lut_LC_1185)
set_location i6988_2_lut 15 9 1 # SB_LUT4 (LogicCell: i6988_2_lut_LC_1186)
set_location i6_4_lut 14 15 7 # SB_LUT4 (LogicCell: i6_4_lut_LC_1187)
set_location i6_4_lut_adj_165 15 17 6 # SB_LUT4 (LogicCell: i6_4_lut_adj_165_LC_1188)
set_location i6_4_lut_adj_177 13 20 1 # SB_LUT4 (LogicCell: i6_4_lut_adj_177_LC_1189)
set_location i6_4_lut_adj_181 16 14 3 # SB_LUT4 (LogicCell: i6_4_lut_adj_181_LC_1190)
set_location i7_4_lut 12 15 3 # SB_LUT4 (LogicCell: i7_4_lut_LC_1191)
set_location i7_4_lut_adj_182 15 15 0 # SB_LUT4 (LogicCell: i7_4_lut_adj_182_LC_1192)
set_location i7_4_lut_adj_187 13 19 2 # SB_LUT4 (LogicCell: i7_4_lut_adj_187_LC_1193)
set_location i8_4_lut 13 15 6 # SB_LUT4 (LogicCell: i8_4_lut_LC_1194)
set_location i8_4_lut_adj_180 17 14 4 # SB_LUT4 (LogicCell: i8_4_lut_adj_180_LC_1195)
set_location i9341_1_lut 11 16 1 # SB_LUT4 (LogicCell: i9341_1_lut_LC_1196)
set_location i9_4_lut 13 18 3 # SB_LUT4 (LogicCell: i9_4_lut_LC_1197)
set_location mux_133_Mux_0_i30_4_lut_4_lut 17 15 4 # SB_LUT4 (LogicCell: comm_length_i0_LC_1198)
set_location comm_length_i0 17 15 4 # SB_DFFESR (LogicCell: comm_length_i0_LC_1198)
set_location mux_133_Mux_1_i30_4_lut_4_lut 17 15 5 # SB_LUT4 (LogicCell: comm_length_i1_LC_1199)
set_location comm_length_i1 17 15 5 # SB_DFFESR (LogicCell: comm_length_i1_LC_1199)
set_location mux_134_Mux_3_i23_3_lut 15 17 4 # SB_LUT4 (LogicCell: mux_134_Mux_3_i23_3_lut_LC_1200)
set_location mux_134_Mux_3_i26_3_lut 15 8 2 # SB_LUT4 (LogicCell: mux_134_Mux_3_i26_3_lut_LC_1201)
set_location mux_134_Mux_4_i23_3_lut 14 14 4 # SB_LUT4 (LogicCell: mux_134_Mux_4_i23_3_lut_LC_1202)
set_location mux_134_Mux_5_i23_3_lut 11 14 2 # SB_LUT4 (LogicCell: mux_134_Mux_5_i23_3_lut_LC_1203)
set_location mux_134_Mux_6_i23_3_lut 12 8 6 # SB_LUT4 (LogicCell: mux_134_Mux_6_i23_3_lut_LC_1204)
set_location mux_134_Mux_7_i16_3_lut 9 10 3 # SB_LUT4 (LogicCell: mux_134_Mux_7_i16_3_lut_LC_1205)
set_location mux_134_Mux_7_i20_3_lut 8 9 7 # SB_LUT4 (LogicCell: mux_134_Mux_7_i20_3_lut_LC_1206)
set_location mux_134_Mux_7_i23_3_lut 17 13 6 # SB_LUT4 (LogicCell: mux_134_Mux_7_i23_3_lut_LC_1207)
set_location mux_134_Mux_7_i26_3_lut 12 13 5 # SB_LUT4 (LogicCell: mux_134_Mux_7_i26_3_lut_LC_1208)
set_location mux_135_Mux_0_i16_3_lut 10 11 2 # SB_LUT4 (LogicCell: mux_135_Mux_0_i16_3_lut_LC_1209)
set_location mux_135_Mux_0_i19_3_lut 11 13 1 # SB_LUT4 (LogicCell: mux_135_Mux_0_i19_3_lut_LC_1210)
set_location mux_135_Mux_0_i26_3_lut 15 11 2 # SB_LUT4 (LogicCell: mux_135_Mux_0_i26_3_lut_LC_1211)
set_location mux_135_Mux_1_i16_3_lut 9 14 6 # SB_LUT4 (LogicCell: mux_135_Mux_1_i16_3_lut_LC_1212)
set_location mux_135_Mux_1_i19_3_lut 11 14 7 # SB_LUT4 (LogicCell: mux_135_Mux_1_i19_3_lut_LC_1213)
set_location mux_135_Mux_1_i26_3_lut 16 11 0 # SB_LUT4 (LogicCell: mux_135_Mux_1_i26_3_lut_LC_1214)
set_location mux_135_Mux_2_i16_3_lut 10 15 2 # SB_LUT4 (LogicCell: mux_135_Mux_2_i16_3_lut_LC_1215)
set_location mux_135_Mux_2_i19_3_lut 11 13 5 # SB_LUT4 (LogicCell: mux_135_Mux_2_i19_3_lut_LC_1216)
set_location mux_135_Mux_2_i26_3_lut 17 12 6 # SB_LUT4 (LogicCell: mux_135_Mux_2_i26_3_lut_LC_1217)
set_location mux_135_Mux_3_i16_3_lut 8 12 3 # SB_LUT4 (LogicCell: mux_135_Mux_3_i16_3_lut_LC_1218)
set_location mux_135_Mux_3_i19_3_lut 14 11 7 # SB_LUT4 (LogicCell: mux_135_Mux_3_i19_3_lut_LC_1219)
set_location mux_135_Mux_3_i26_3_lut 14 11 4 # SB_LUT4 (LogicCell: mux_135_Mux_3_i26_3_lut_LC_1220)
set_location mux_135_Mux_4_i16_3_lut 8 14 7 # SB_LUT4 (LogicCell: mux_135_Mux_4_i16_3_lut_LC_1221)
set_location mux_135_Mux_4_i19_3_lut 13 11 0 # SB_LUT4 (LogicCell: mux_135_Mux_4_i19_3_lut_LC_1222)
set_location mux_135_Mux_4_i26_3_lut 14 12 5 # SB_LUT4 (LogicCell: mux_135_Mux_4_i26_3_lut_LC_1223)
set_location mux_135_Mux_5_i16_3_lut 13 16 6 # SB_LUT4 (LogicCell: mux_135_Mux_5_i16_3_lut_LC_1224)
set_location mux_135_Mux_5_i19_3_lut 17 13 4 # SB_LUT4 (LogicCell: mux_135_Mux_5_i19_3_lut_LC_1225)
set_location mux_135_Mux_5_i26_3_lut 16 12 5 # SB_LUT4 (LogicCell: mux_135_Mux_5_i26_3_lut_LC_1226)
set_location mux_135_Mux_6_i16_3_lut 11 16 0 # SB_LUT4 (LogicCell: mux_135_Mux_6_i16_3_lut_LC_1227)
set_location mux_135_Mux_6_i19_3_lut 14 10 5 # SB_LUT4 (LogicCell: mux_135_Mux_6_i19_3_lut_LC_1228)
set_location mux_135_Mux_6_i26_3_lut 14 10 0 # SB_LUT4 (LogicCell: mux_135_Mux_6_i26_3_lut_LC_1229)
set_location mux_135_Mux_7_i16_3_lut 16 16 1 # SB_LUT4 (LogicCell: mux_135_Mux_7_i16_3_lut_LC_1230)
set_location mux_135_Mux_7_i19_3_lut 11 10 2 # SB_LUT4 (LogicCell: mux_135_Mux_7_i19_3_lut_LC_1231)
set_location mux_135_Mux_7_i26_3_lut 17 15 0 # SB_LUT4 (LogicCell: mux_135_Mux_7_i26_3_lut_LC_1232)
set_location mux_136_Mux_0_i19_3_lut 13 8 5 # SB_LUT4 (LogicCell: mux_136_Mux_0_i19_3_lut_LC_1233)
set_location mux_136_Mux_0_i22_3_lut 13 8 0 # SB_LUT4 (LogicCell: mux_136_Mux_0_i22_3_lut_LC_1234)
set_location mux_136_Mux_0_i30_3_lut 13 8 1 # SB_LUT4 (LogicCell: mux_136_Mux_0_i30_3_lut_LC_1235)
set_location mux_136_Mux_1_i19_3_lut 11 7 4 # SB_LUT4 (LogicCell: mux_136_Mux_1_i19_3_lut_LC_1236)
set_location mux_136_Mux_1_i22_3_lut 11 7 5 # SB_LUT4 (LogicCell: mux_136_Mux_1_i22_3_lut_LC_1237)
set_location mux_136_Mux_1_i30_3_lut 13 8 3 # SB_LUT4 (LogicCell: mux_136_Mux_1_i30_3_lut_LC_1238)
set_location mux_136_Mux_2_i19_3_lut 11 3 3 # SB_LUT4 (LogicCell: mux_136_Mux_2_i19_3_lut_LC_1239)
set_location mux_136_Mux_2_i22_3_lut 11 3 4 # SB_LUT4 (LogicCell: mux_136_Mux_2_i22_3_lut_LC_1240)
set_location mux_136_Mux_2_i30_3_lut 11 3 5 # SB_LUT4 (LogicCell: mux_136_Mux_2_i30_3_lut_LC_1241)
set_location mux_136_Mux_3_i19_3_lut 11 5 0 # SB_LUT4 (LogicCell: mux_136_Mux_3_i19_3_lut_LC_1242)
set_location mux_136_Mux_3_i22_3_lut 11 5 1 # SB_LUT4 (LogicCell: mux_136_Mux_3_i22_3_lut_LC_1243)
set_location mux_136_Mux_3_i30_3_lut 11 5 2 # SB_LUT4 (LogicCell: mux_136_Mux_3_i30_3_lut_LC_1244)
set_location mux_136_Mux_4_i19_3_lut 8 3 4 # SB_LUT4 (LogicCell: mux_136_Mux_4_i19_3_lut_LC_1245)
set_location mux_136_Mux_4_i22_3_lut 8 3 5 # SB_LUT4 (LogicCell: mux_136_Mux_4_i22_3_lut_LC_1246)
set_location mux_136_Mux_4_i30_3_lut 8 3 6 # SB_LUT4 (LogicCell: mux_136_Mux_4_i30_3_lut_LC_1247)
set_location mux_136_Mux_5_i19_3_lut 8 4 7 # SB_LUT4 (LogicCell: mux_136_Mux_5_i19_3_lut_LC_1248)
set_location mux_136_Mux_5_i22_3_lut 8 3 2 # SB_LUT4 (LogicCell: mux_136_Mux_5_i22_3_lut_LC_1249)
set_location mux_136_Mux_5_i30_3_lut 10 3 7 # SB_LUT4 (LogicCell: mux_136_Mux_5_i30_3_lut_LC_1250)
set_location mux_136_Mux_6_i19_3_lut 9 4 2 # SB_LUT4 (LogicCell: mux_136_Mux_6_i19_3_lut_LC_1251)
set_location mux_136_Mux_6_i22_3_lut 9 4 3 # SB_LUT4 (LogicCell: mux_136_Mux_6_i22_3_lut_LC_1252)
set_location mux_136_Mux_6_i30_3_lut 9 4 4 # SB_LUT4 (LogicCell: mux_136_Mux_6_i30_3_lut_LC_1253)
set_location mux_136_Mux_7_i19_3_lut 9 3 2 # SB_LUT4 (LogicCell: mux_136_Mux_7_i19_3_lut_LC_1254)
set_location mux_136_Mux_7_i22_3_lut 9 3 3 # SB_LUT4 (LogicCell: mux_136_Mux_7_i22_3_lut_LC_1255)
set_location mux_136_Mux_7_i30_3_lut 9 3 4 # SB_LUT4 (LogicCell: mux_136_Mux_7_i30_3_lut_LC_1256)
set_location mux_143_Mux_0_i1_3_lut 14 7 0 # SB_LUT4 (LogicCell: mux_143_Mux_0_i1_3_lut_LC_1257)
set_location mux_143_Mux_0_i2_3_lut 14 7 3 # SB_LUT4 (LogicCell: mux_143_Mux_0_i2_3_lut_LC_1258)
set_location mux_143_Mux_0_i4_3_lut 14 7 4 # SB_LUT4 (LogicCell: mux_143_Mux_0_i4_3_lut_LC_1259)
set_location mux_143_Mux_1_i4_3_lut 17 6 0 # SB_LUT4 (LogicCell: mux_143_Mux_1_i4_3_lut_LC_1260)
set_location mux_143_Mux_2_i4_3_lut 16 8 2 # SB_LUT4 (LogicCell: mux_143_Mux_2_i4_3_lut_LC_1261)
set_location mux_143_Mux_3_i1_3_lut 14 9 0 # SB_LUT4 (LogicCell: mux_143_Mux_3_i1_3_lut_LC_1262)
set_location mux_143_Mux_3_i2_3_lut 14 9 5 # SB_LUT4 (LogicCell: mux_143_Mux_3_i2_3_lut_LC_1263)
set_location mux_143_Mux_3_i4_3_lut 14 9 4 # SB_LUT4 (LogicCell: mux_143_Mux_3_i4_3_lut_LC_1264)
set_location mux_143_Mux_4_i1_3_lut 12 6 5 # SB_LUT4 (LogicCell: mux_143_Mux_4_i1_3_lut_LC_1265)
set_location mux_143_Mux_4_i2_3_lut 12 6 0 # SB_LUT4 (LogicCell: mux_143_Mux_4_i2_3_lut_LC_1266)
set_location mux_143_Mux_4_i4_3_lut 12 6 3 # SB_LUT4 (LogicCell: mux_143_Mux_4_i4_3_lut_LC_1267)
set_location mux_143_Mux_6_i1_3_lut 16 7 5 # SB_LUT4 (LogicCell: mux_143_Mux_6_i1_3_lut_LC_1268)
set_location mux_143_Mux_6_i2_3_lut 16 7 0 # SB_LUT4 (LogicCell: mux_143_Mux_6_i2_3_lut_LC_1269)
set_location mux_143_Mux_6_i4_3_lut 19 6 2 # SB_LUT4 (LogicCell: mux_143_Mux_6_i4_3_lut_LC_1270)
set_location mux_143_Mux_7_i1_3_lut 17 10 3 # SB_LUT4 (LogicCell: mux_143_Mux_7_i1_3_lut_LC_1271)
set_location mux_143_Mux_7_i2_3_lut 17 10 0 # SB_LUT4 (LogicCell: mux_143_Mux_7_i2_3_lut_LC_1272)
set_location mux_143_Mux_7_i4_3_lut 17 10 4 # SB_LUT4 (LogicCell: mux_143_Mux_7_i4_3_lut_LC_1273)
set_location n21956_bdd_4_lut 17 11 5 # SB_LUT4 (LogicCell: n21956_bdd_4_lut_LC_1274)
set_location n21962_bdd_4_lut 14 10 3 # SB_LUT4 (LogicCell: n21962_bdd_4_lut_LC_1275)
set_location n21968_bdd_4_lut 17 10 1 # SB_LUT4 (LogicCell: comm_tx_buf_i7_LC_1276)
set_location comm_tx_buf_i7 17 10 1 # SB_DFFESR (LogicCell: comm_tx_buf_i7_LC_1276)
set_location n21980_bdd_4_lut 14 7 1 # SB_LUT4 (LogicCell: comm_tx_buf_i0_LC_1277)
set_location comm_tx_buf_i0 14 7 1 # SB_DFFESR (LogicCell: comm_tx_buf_i0_LC_1277)
set_location n21986_bdd_4_lut 16 7 3 # SB_LUT4 (LogicCell: comm_tx_buf_i6_LC_1278)
set_location comm_tx_buf_i6 16 7 3 # SB_DFFESR (LogicCell: comm_tx_buf_i6_LC_1278)
set_location n21992_bdd_4_lut 15 12 0 # SB_LUT4 (LogicCell: n21992_bdd_4_lut_LC_1279)
set_location n21998_bdd_4_lut 15 11 0 # SB_LUT4 (LogicCell: n21998_bdd_4_lut_LC_1280)
set_location n22004_bdd_4_lut 15 11 4 # SB_LUT4 (LogicCell: n22004_bdd_4_lut_LC_1281)
set_location n22010_bdd_4_lut 14 12 7 # SB_LUT4 (LogicCell: n22010_bdd_4_lut_LC_1282)
set_location n22016_bdd_4_lut 11 10 3 # SB_LUT4 (LogicCell: n22016_bdd_4_lut_LC_1283)
set_location n22022_bdd_4_lut 9 15 3 # SB_LUT4 (LogicCell: n22022_bdd_4_lut_LC_1284)
set_location n22028_bdd_4_lut 15 6 0 # SB_LUT4 (LogicCell: n22028_bdd_4_lut_LC_1285)
set_location n22034_bdd_4_lut 16 16 0 # SB_LUT4 (LogicCell: n22034_bdd_4_lut_LC_1286)
set_location n22040_bdd_4_lut 9 16 0 # SB_LUT4 (LogicCell: n22040_bdd_4_lut_LC_1287)
set_location n22046_bdd_4_lut 16 8 1 # SB_LUT4 (LogicCell: n22046_bdd_4_lut_LC_1288)
set_location n22052_bdd_4_lut 17 6 3 # SB_LUT4 (LogicCell: n22052_bdd_4_lut_LC_1289)
set_location n22058_bdd_4_lut 16 14 0 # SB_LUT4 (LogicCell: n22058_bdd_4_lut_LC_1290)
set_location n22064_bdd_4_lut 16 11 6 # SB_LUT4 (LogicCell: n22064_bdd_4_lut_LC_1291)
set_location n22070_bdd_4_lut 14 4 5 # SB_LUT4 (LogicCell: n22070_bdd_4_lut_LC_1292)
set_location n22076_bdd_4_lut 8 9 6 # SB_LUT4 (LogicCell: n22076_bdd_4_lut_LC_1293)
set_location n22082_bdd_4_lut 15 8 0 # SB_LUT4 (LogicCell: n22082_bdd_4_lut_LC_1294)
set_location n22088_bdd_4_lut 15 6 4 # SB_LUT4 (LogicCell: n22088_bdd_4_lut_LC_1295)
set_location n22094_bdd_4_lut 15 8 5 # SB_LUT4 (LogicCell: n22094_bdd_4_lut_LC_1296)
set_location n22100_bdd_4_lut 8 14 3 # SB_LUT4 (LogicCell: n22100_bdd_4_lut_LC_1297)
set_location n22106_bdd_4_lut 9 13 6 # SB_LUT4 (LogicCell: n22106_bdd_4_lut_LC_1298)
set_location n22112_bdd_4_lut 14 4 0 # SB_LUT4 (LogicCell: n22112_bdd_4_lut_LC_1299)
set_location n22118_bdd_4_lut 10 10 3 # SB_LUT4 (LogicCell: n22118_bdd_4_lut_LC_1300)
set_location n22124_bdd_4_lut 14 11 3 # SB_LUT4 (LogicCell: n22124_bdd_4_lut_LC_1301)
set_location n22130_bdd_4_lut 16 12 2 # SB_LUT4 (LogicCell: n22130_bdd_4_lut_LC_1302)
set_location n22136_bdd_4_lut 12 6 1 # SB_LUT4 (LogicCell: comm_tx_buf_i4_LC_1303)
set_location comm_tx_buf_i4 12 6 1 # SB_DFFESR (LogicCell: comm_tx_buf_i4_LC_1303)
set_location n22142_bdd_4_lut 16 12 1 # SB_LUT4 (LogicCell: n22142_bdd_4_lut_LC_1304)
set_location n22148_bdd_4_lut 13 9 2 # SB_LUT4 (LogicCell: n22148_bdd_4_lut_LC_1305)
set_location n22154_bdd_4_lut 14 9 1 # SB_LUT4 (LogicCell: comm_tx_buf_i3_LC_1306)
set_location comm_tx_buf_i3 14 9 1 # SB_DFFESR (LogicCell: comm_tx_buf_i3_LC_1306)
set_location n22160_bdd_4_lut 12 9 2 # SB_LUT4 (LogicCell: n22160_bdd_4_lut_LC_1307)
set_location n22166_bdd_4_lut 12 13 1 # SB_LUT4 (LogicCell: n22166_bdd_4_lut_LC_1308)
set_location n22172_bdd_4_lut 17 7 5 # SB_LUT4 (LogicCell: n22172_bdd_4_lut_LC_1309)
set_location n22178_bdd_4_lut 14 12 1 # SB_LUT4 (LogicCell: n22178_bdd_4_lut_LC_1310)
set_location n22184_bdd_4_lut 9 12 4 # SB_LUT4 (LogicCell: n22184_bdd_4_lut_LC_1311)
set_location n22190_bdd_4_lut 16 11 2 # SB_LUT4 (LogicCell: n22190_bdd_4_lut_LC_1312)
set_location n22196_bdd_4_lut_4_lut 12 14 1 # SB_LUT4 (LogicCell: eis_state_i0_LC_1313)
set_location eis_state_i0 12 14 1 # SB_DFFNER (LogicCell: eis_state_i0_LC_1313)
set_location n22202_bdd_4_lut 8 5 4 # SB_LUT4 (LogicCell: n22202_bdd_4_lut_LC_1314)
set_location n22208_bdd_4_lut 17 12 1 # SB_LUT4 (LogicCell: n22208_bdd_4_lut_LC_1315)
set_location n22214_bdd_4_lut 9 7 2 # SB_LUT4 (LogicCell: n22214_bdd_4_lut_LC_1316)
set_location n22220_bdd_4_lut 15 12 5 # SB_LUT4 (LogicCell: n22220_bdd_4_lut_LC_1317)
set_location n22226_bdd_4_lut 16 15 5 # SB_LUT4 (LogicCell: n22226_bdd_4_lut_LC_1318)
set_location n22232_bdd_4_lut 16 15 4 # SB_LUT4 (LogicCell: n22232_bdd_4_lut_LC_1319)
set_location n22238_bdd_4_lut 17 8 2 # SB_LUT4 (LogicCell: n22238_bdd_4_lut_LC_1320)
set_location pll_main.i19670_1_lut 7 1 7 # SB_LUT4 (LogicCell: pll_main.i19670_1_lut_LC_1321)
set_location secclk_cnt_3776_3777_add_4_10_lut 14 19 0 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i9_LC_1322)
set_location secclk_cnt_3776_3777__i9 14 19 0 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i9_LC_1322)
set_location secclk_cnt_3776_3777_add_4_10 14 19 0 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i9_LC_1322)
set_location secclk_cnt_3776_3777_add_4_11_lut 14 19 1 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i10_LC_1323)
set_location secclk_cnt_3776_3777__i10 14 19 1 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i10_LC_1323)
set_location secclk_cnt_3776_3777_add_4_11 14 19 1 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i10_LC_1323)
set_location secclk_cnt_3776_3777_add_4_12_lut 14 19 2 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i11_LC_1324)
set_location secclk_cnt_3776_3777__i11 14 19 2 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i11_LC_1324)
set_location secclk_cnt_3776_3777_add_4_12 14 19 2 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i11_LC_1324)
set_location secclk_cnt_3776_3777_add_4_13_lut 14 19 3 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i12_LC_1325)
set_location secclk_cnt_3776_3777__i12 14 19 3 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i12_LC_1325)
set_location secclk_cnt_3776_3777_add_4_13 14 19 3 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i12_LC_1325)
set_location secclk_cnt_3776_3777_add_4_14_lut 14 19 4 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i13_LC_1326)
set_location secclk_cnt_3776_3777__i13 14 19 4 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i13_LC_1326)
set_location secclk_cnt_3776_3777_add_4_14 14 19 4 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i13_LC_1326)
set_location secclk_cnt_3776_3777_add_4_15_lut 14 19 5 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i14_LC_1327)
set_location secclk_cnt_3776_3777__i14 14 19 5 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i14_LC_1327)
set_location secclk_cnt_3776_3777_add_4_15 14 19 5 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i14_LC_1327)
set_location secclk_cnt_3776_3777_add_4_16_lut 14 19 6 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i15_LC_1328)
set_location secclk_cnt_3776_3777__i15 14 19 6 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i15_LC_1328)
set_location secclk_cnt_3776_3777_add_4_16 14 19 6 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i15_LC_1328)
set_location secclk_cnt_3776_3777_add_4_17_lut 14 19 7 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i16_LC_1329)
set_location secclk_cnt_3776_3777__i16 14 19 7 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i16_LC_1329)
set_location secclk_cnt_3776_3777_add_4_17 14 19 7 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i16_LC_1329)
set_location secclk_cnt_3776_3777_add_4_18_lut 14 20 0 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i17_LC_1330)
set_location secclk_cnt_3776_3777__i17 14 20 0 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i17_LC_1330)
set_location secclk_cnt_3776_3777_add_4_18 14 20 0 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i17_LC_1330)
set_location secclk_cnt_3776_3777_add_4_19_lut 14 20 1 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i18_LC_1331)
set_location secclk_cnt_3776_3777__i18 14 20 1 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i18_LC_1331)
set_location secclk_cnt_3776_3777_add_4_19 14 20 1 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i18_LC_1331)
set_location secclk_cnt_3776_3777_add_4_20_lut 14 20 2 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i19_LC_1332)
set_location secclk_cnt_3776_3777__i19 14 20 2 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i19_LC_1332)
set_location secclk_cnt_3776_3777_add_4_20 14 20 2 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i19_LC_1332)
set_location secclk_cnt_3776_3777_add_4_21_lut 14 20 3 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i20_LC_1333)
set_location secclk_cnt_3776_3777__i20 14 20 3 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i20_LC_1333)
set_location secclk_cnt_3776_3777_add_4_21 14 20 3 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i20_LC_1333)
set_location secclk_cnt_3776_3777_add_4_22_lut 14 20 4 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i21_LC_1334)
set_location secclk_cnt_3776_3777__i21 14 20 4 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i21_LC_1334)
set_location secclk_cnt_3776_3777_add_4_22 14 20 4 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i21_LC_1334)
set_location secclk_cnt_3776_3777_add_4_23_lut 14 20 5 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i22_LC_1335)
set_location secclk_cnt_3776_3777__i22 14 20 5 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i22_LC_1335)
set_location secclk_cnt_3776_3777_add_4_23 14 20 5 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i22_LC_1335)
set_location secclk_cnt_3776_3777_add_4_24_lut 14 20 6 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i23_LC_1336)
set_location secclk_cnt_3776_3777__i23 14 20 6 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i23_LC_1336)
set_location secclk_cnt_3776_3777_add_4_2_lut 14 18 0 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i1_LC_1337)
set_location secclk_cnt_3776_3777__i1 14 18 0 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i1_LC_1337)
set_location secclk_cnt_3776_3777_add_4_2 14 18 0 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i1_LC_1337)
set_location secclk_cnt_3776_3777_add_4_3_lut 14 18 1 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i2_LC_1338)
set_location secclk_cnt_3776_3777__i2 14 18 1 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i2_LC_1338)
set_location secclk_cnt_3776_3777_add_4_3 14 18 1 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i2_LC_1338)
set_location secclk_cnt_3776_3777_add_4_4_lut 14 18 2 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i3_LC_1339)
set_location secclk_cnt_3776_3777__i3 14 18 2 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i3_LC_1339)
set_location secclk_cnt_3776_3777_add_4_4 14 18 2 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i3_LC_1339)
set_location secclk_cnt_3776_3777_add_4_5_lut 14 18 3 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i4_LC_1340)
set_location secclk_cnt_3776_3777__i4 14 18 3 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i4_LC_1340)
set_location secclk_cnt_3776_3777_add_4_5 14 18 3 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i4_LC_1340)
set_location secclk_cnt_3776_3777_add_4_6_lut 14 18 4 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i5_LC_1341)
set_location secclk_cnt_3776_3777__i5 14 18 4 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i5_LC_1341)
set_location secclk_cnt_3776_3777_add_4_6 14 18 4 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i5_LC_1341)
set_location secclk_cnt_3776_3777_add_4_7_lut 14 18 5 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i6_LC_1342)
set_location secclk_cnt_3776_3777__i6 14 18 5 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i6_LC_1342)
set_location secclk_cnt_3776_3777_add_4_7 14 18 5 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i6_LC_1342)
set_location secclk_cnt_3776_3777_add_4_8_lut 14 18 6 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i7_LC_1343)
set_location secclk_cnt_3776_3777__i7 14 18 6 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i7_LC_1343)
set_location secclk_cnt_3776_3777_add_4_8 14 18 6 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i7_LC_1343)
set_location secclk_cnt_3776_3777_add_4_9_lut 14 18 7 # SB_LUT4 (LogicCell: secclk_cnt_3776_3777__i8_LC_1344)
set_location secclk_cnt_3776_3777__i8 14 18 7 # SB_DFFSR (LogicCell: secclk_cnt_3776_3777__i8_LC_1344)
set_location secclk_cnt_3776_3777_add_4_9 14 18 7 # SB_CARRY (LogicCell: secclk_cnt_3776_3777__i8_LC_1344)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0 15 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1345)
set_location ADC_VDC.genclk.t_clk_24 15 5 1 # SB_DFFN (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1345)
set_location comm_spi.data_tx_i0_12190_12191_reset_THRU_LUT4_0 22 13 1 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12190_12191_reset_LC_1346)
set_location comm_spi.data_tx_i0_12190_12191_reset 22 13 1 # SB_DFFR (LogicCell: comm_spi.data_tx_i0_12190_12191_reset_LC_1346)
set_location comm_spi.data_tx_i0_12190_12191_set_THRU_LUT4_0 22 10 7 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12190_12191_set_LC_1347)
set_location comm_spi.data_tx_i0_12190_12191_set 22 10 7 # SB_DFFS (LogicCell: comm_spi.data_tx_i0_12190_12191_set_LC_1347)
set_location comm_spi.i12192_3_lut_comm_spi.data_tx_i1_12216_12217_reset_REP_LUT4_0 20 13 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12216_12217_reset_LC_1348)
set_location comm_spi.data_tx_i1_12216_12217_reset 20 13 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i1_12216_12217_reset_LC_1348)
set_location comm_spi.i12200_3_lut_comm_spi.data_rx_i0_12212_12213_reset_REP_LUT4_0 19 7 2 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12212_12213_reset_LC_1349)
set_location comm_spi.data_rx_i0_12212_12213_reset 19 7 2 # SB_DFFR (LogicCell: comm_spi.data_rx_i0_12212_12213_reset_LC_1349)
set_location comm_spi.i12200_3_lut_comm_spi.data_rx_i0_12212_12213_set_REP_LUT4_0 18 6 6 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12212_12213_set_LC_1350)
set_location comm_spi.data_rx_i0_12212_12213_set 18 6 6 # SB_DFFS (LogicCell: comm_spi.data_rx_i0_12212_12213_set_LC_1350)
set_location comm_spi.i12207_3_lut_comm_spi.imiso_83_12208_12209_reset_REP_LUT4_0 20 9 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12208_12209_reset_LC_1351)
set_location comm_spi.imiso_83_12208_12209_reset 20 9 0 # SB_DFFNR (LogicCell: comm_spi.imiso_83_12208_12209_reset_LC_1351)
set_location comm_spi.i12210_3_lut_comm_spi.MISO_48_12202_12203_reset_REP_LUT4_0 20 7 1 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12202_12203_reset_LC_1352)
set_location comm_spi.MISO_48_12202_12203_reset 20 7 1 # SB_DFFNR (LogicCell: comm_spi.MISO_48_12202_12203_reset_LC_1352)
set_location comm_spi.i12218_3_lut_comm_spi.data_tx_i2_12220_12221_reset_REP_LUT4_0 19 11 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12220_12221_reset_LC_1353)
set_location comm_spi.data_tx_i2_12220_12221_reset 19 11 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i2_12220_12221_reset_LC_1353)
set_location comm_spi.i12222_3_lut_comm_spi.data_tx_i3_12224_12225_reset_REP_LUT4_0 19 15 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12224_12225_reset_LC_1354)
set_location comm_spi.data_tx_i3_12224_12225_reset 19 15 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i3_12224_12225_reset_LC_1354)
set_location comm_spi.i12226_3_lut_comm_spi.data_tx_i4_12228_12229_reset_REP_LUT4_0 19 17 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12228_12229_reset_LC_1355)
set_location comm_spi.data_tx_i4_12228_12229_reset 19 17 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i4_12228_12229_reset_LC_1355)
set_location comm_spi.i12230_3_lut_comm_spi.data_tx_i5_12232_12233_reset_REP_LUT4_0 19 18 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12232_12233_reset_LC_1356)
set_location comm_spi.data_tx_i5_12232_12233_reset 19 18 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i5_12232_12233_reset_LC_1356)
set_location comm_spi.i12234_3_lut_comm_spi.data_tx_i6_12236_12237_reset_REP_LUT4_0 20 15 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12236_12237_reset_LC_1357)
set_location comm_spi.data_tx_i6_12236_12237_reset 20 15 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i6_12236_12237_reset_LC_1357)
set_location comm_spi.i12238_3_lut_comm_spi.data_tx_i7_12205_12206_reset_REP_LUT4_0 20 10 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12205_12206_reset_LC_1358)
set_location comm_spi.data_tx_i7_12205_12206_reset 20 10 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i7_12205_12206_reset_LC_1358)
set_location comm_spi.iclk_40_12194_12195_reset_THRU_LUT4_0 22 12 5 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12194_12195_reset_LC_1359)
set_location comm_spi.iclk_40_12194_12195_reset 22 12 5 # SB_DFFR (LogicCell: comm_spi.iclk_40_12194_12195_reset_LC_1359)
set_location comm_spi.iclk_40_12194_12195_set_THRU_LUT4_0 19 14 0 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12194_12195_set_LC_1360)
set_location comm_spi.iclk_40_12194_12195_set 19 14 0 # SB_DFFS (LogicCell: comm_spi.iclk_40_12194_12195_set_LC_1360)
set_location comm_spi.imosi_44_12198_12199_reset_THRU_LUT4_0 19 9 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12198_12199_reset_LC_1361)
set_location comm_spi.imosi_44_12198_12199_reset 19 9 0 # SB_DFFR (LogicCell: comm_spi.imosi_44_12198_12199_reset_LC_1361)
set_location comm_spi.imosi_44_12198_12199_set_THRU_LUT4_0 19 8 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12198_12199_set_LC_1362)
set_location comm_spi.imosi_44_12198_12199_set 19 8 0 # SB_DFFS (LogicCell: comm_spi.imosi_44_12198_12199_set_LC_1362)
set_location comm_state_3__I_0_365_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0 11 14 4 # SB_LUT4 (LogicCell: data_index_i0_LC_1363)
set_location data_index_i0 11 14 4 # SB_DFF (LogicCell: data_index_i0_LC_1363)
set_location comm_state_3__I_0_365_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0 14 13 4 # SB_LUT4 (LogicCell: data_index_i1_LC_1364)
set_location data_index_i1 14 13 4 # SB_DFF (LogicCell: data_index_i1_LC_1364)
set_location comm_state_3__I_0_365_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0 11 15 7 # SB_LUT4 (LogicCell: data_index_i2_LC_1365)
set_location data_index_i2 11 15 7 # SB_DFF (LogicCell: data_index_i2_LC_1365)
set_location comm_state_3__I_0_365_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0 13 14 0 # SB_LUT4 (LogicCell: data_index_i3_LC_1366)
set_location data_index_i3 13 14 0 # SB_DFF (LogicCell: data_index_i3_LC_1366)
set_location comm_state_3__I_0_365_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0 14 15 1 # SB_LUT4 (LogicCell: data_index_i4_LC_1367)
set_location data_index_i4 14 15 1 # SB_DFF (LogicCell: data_index_i4_LC_1367)
set_location comm_state_3__I_0_365_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0 15 15 6 # SB_LUT4 (LogicCell: data_index_i6_LC_1368)
set_location data_index_i6 15 15 6 # SB_DFF (LogicCell: data_index_i6_LC_1368)
set_location comm_state_3__I_0_365_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0 9 15 0 # SB_LUT4 (LogicCell: data_index_i7_LC_1369)
set_location data_index_i7 9 15 0 # SB_DFF (LogicCell: data_index_i7_LC_1369)
set_location comm_state_3__I_0_365_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0 9 15 7 # SB_LUT4 (LogicCell: data_index_i8_LC_1370)
set_location data_index_i8 9 15 7 # SB_DFF (LogicCell: data_index_i8_LC_1370)
set_location comm_state_3__I_0_365_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0 10 15 7 # SB_LUT4 (LogicCell: data_index_i9_LC_1371)
set_location data_index_i9 10 15 7 # SB_DFF (LogicCell: data_index_i9_LC_1371)
set_location i15014_4_lut_data_index_i5_REP_LUT4_0 11 15 2 # SB_LUT4 (LogicCell: data_index_i5_LC_1372)
set_location data_index_i5 11 15 2 # SB_DFF (LogicCell: data_index_i5_LC_1372)
set_location i15091_2_lut_flagcntwd_313_REP_LUT4_0 15 9 3 # SB_LUT4 (LogicCell: flagcntwd_313_LC_1373)
set_location flagcntwd_313 15 9 3 # SB_DFFESR (LogicCell: flagcntwd_313_LC_1373)
set_location GND -1 -1 -1 # GND
set_location iac_raw_buf_vac_raw_buf_merged0 21 1 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged1 21 3 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged10 21 5 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged11 21 7 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged2 21 9 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged3 21 11 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged4 21 13 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged5 21 15 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged6 21 17 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged7 21 19 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged8 4 1 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged9 4 3 0 # SB_RAM40_4KNW
set_io ipInertedIOPad_AC_ADC_SYNC 3 21 1 # ICE_IO
set_io ipInertedIOPad_AMPV_POW 0 3 1 # ICE_IO
set_io ipInertedIOPad_CONT_SD 19 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_CS 24 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_CS1 4 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK 23 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK1 3 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI 23 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI1 7 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_RNG_0 22 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_SCK 24 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_SCK1 5 0 0 # ICE_IO
set_io ipInertedIOPad_EIS_SYNCCLK 11 0 1 # ICE_IO
set_io ipInertedIOPad_IAC_CLK 7 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_CS 6 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_DRDY 4 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_FLT0 9 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_FLT1 7 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_MISO 5 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_MOSI 5 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_OSR0 15 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_OSR1 14 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_SCLK 6 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMI_0 25 5 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_0 25 3 1 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_1 25 4 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_2 25 4 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_102 21 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_103 22 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_104 22 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_81 12 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_82 13 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_91 17 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_94 18 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_95 18 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_96 19 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12A 0 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12B 0 12 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13A 0 11 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13B 0 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_14A 0 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_18B 0 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4A 0 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4B 0 18 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_118 25 5 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_119 25 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_120 25 6 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_128 25 7 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_136 25 8 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_137 25 9 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_138 25 9 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_139 25 10 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_140 25 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_141 25 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_144 25 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_146 25 13 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_147 25 14 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_148 25 14 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_152 25 15 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_160 25 16 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_161 25 17 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_164 25 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_165 25 19 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_166 25 19 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_167 25 20 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_173 22 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_174 21 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_177 20 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_178 19 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_197 13 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_198 12 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_221 3 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_222 2 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_CE0 25 2 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MISO 25 2 0 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MOSI 25 1 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_SCLK 25 1 0 # ICE_IO
set_io ipInertedIOPad_ICE_SYSCLK 2 0 0 # ICE_IO
set_io ipInertedIOPad_OUT_SYNCCLK 12 0 0 # ICE_IO
set_io ipInertedIOPad_RTD_CS 0 1 1 # ICE_IO
set_io ipInertedIOPad_RTD_DRDY 0 3 0 # ICE_IO
set_io ipInertedIOPad_RTD_SCLK 0 2 0 # ICE_IO
set_io ipInertedIOPad_RTD_SDI 0 2 1 # ICE_IO
set_io ipInertedIOPad_RTD_SDO 0 1 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG0 18 21 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG1 15 21 1 # ICE_IO
set_io ipInertedIOPad_STAT_COMM 8 0 1 # ICE_IO
set_io ipInertedIOPad_TEST_LED 2 0 1 # ICE_IO
set_io ipInertedIOPad_THERMOSTAT 8 0 0 # ICE_IO
set_io ipInertedIOPad_VAC_CLK 0 17 1 # ICE_IO
set_io ipInertedIOPad_VAC_CS 0 17 0 # ICE_IO
set_io ipInertedIOPad_VAC_DRDY 0 13 0 # ICE_IO
set_io ipInertedIOPad_VAC_FLT0 0 19 1 # ICE_IO
set_io ipInertedIOPad_VAC_FLT1 0 19 0 # ICE_IO
set_io ipInertedIOPad_VAC_MISO 0 13 1 # ICE_IO
set_io ipInertedIOPad_VAC_MOSI 0 15 0 # ICE_IO
set_io ipInertedIOPad_VAC_OSR0 0 20 1 # ICE_IO
set_io ipInertedIOPad_VAC_OSR1 0 20 0 # ICE_IO
set_io ipInertedIOPad_VAC_SCLK 0 15 1 # ICE_IO
set_io ipInertedIOPad_VDC_CLK 0 7 0 # ICE_IO
set_io ipInertedIOPad_VDC_RNG0 0 6 1 # ICE_IO
set_io ipInertedIOPad_VDC_SCLK 0 7 1 # ICE_IO
set_io ipInertedIOPad_VDC_SDO 0 10 0 # ICE_IO
set_location pll_main.zim_pll_inst 12 0 1 # SB_PLL40_2F_CORE
set_location INV_clk_16MHz -1 -1 -1 # INV
set_location INV_clk_32MHz -1 -1 -1 # INV
set_location INV_comm_spi.iclk -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 22 3 2 # SB_LUT4 (LogicCell: LC_1374)
set_location add_79_2_THRU_CRY_0 12 16 1 # SB_CARRY (LogicCell: LC_1375)
set_location add_79_2_THRU_CRY_1 12 16 2 # SB_CARRY (LogicCell: LC_1376)
set_location add_79_2_THRU_CRY_2 12 16 3 # SB_CARRY (LogicCell: LC_1377)
set_location add_79_2_THRU_CRY_3 12 16 4 # SB_CARRY (LogicCell: LC_1378)
set_location add_79_2_THRU_CRY_4 12 16 5 # SB_CARRY (LogicCell: LC_1379)
set_location add_79_2_THRU_CRY_5 12 16 6 # SB_CARRY (LogicCell: LC_1380)
set_location add_79_2_THRU_CRY_6 12 16 7 # SB_CARRY (LogicCell: LC_1381)
