{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618673217019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618673217035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 17 18:26:56 2021 " "Processing started: Sat Apr 17 18:26:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618673217035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673217035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinaryCounter -c BinaryCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinaryCounter -c BinaryCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673217035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618673217412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618673217412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_gn_bc_dff_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _gn_bc_dff_pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _GN_BC_DFF_PK_NAND " "Found entity 1: _GN_BC_DFF_PK_NAND" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_binarycounterie18.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _binarycounterie18.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _BinaryCounterIE18 " "Found entity 1: _BinaryCounterIE18" {  } { { "_BinaryCounterIE18.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_BinaryCounterIE18.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_binarycounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _binarycounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _BinaryCounterJKFF " "Found entity 1: _BinaryCounterJKFF" {  } { { "_BinaryCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_BinaryCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_binarycounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _binarycounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _BinaryCounterDFF " "Found entity 1: _BinaryCounterDFF" {  } { { "_BinaryCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_BinaryCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gn_bc_dff_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gn_bc_dff_pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GN_BC_DFF_PK_NAND " "Found entity 1: GN_BC_DFF_PK_NAND" {  } { { "GN_BC_DFF_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/GN_BC_DFF_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binarycounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryCounterDFF " "Found entity 1: BinaryCounterDFF" {  } { { "BinaryCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/BinaryCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binarycounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryCounterJKFF " "Found entity 1: BinaryCounterJKFF" {  } { { "BinaryCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/BinaryCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PK_NAND " "Found entity 1: PK_NAND" {  } { { "PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounterie18.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binarycounterie18.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryCounterIE18 " "Found entity 1: BinaryCounterIE18" {  } { { "BinaryCounterIE18.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/BinaryCounterIE18.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ie_nand_gn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ie_nand_gn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IE_NAND_GN " "Found entity 1: IE_NAND_GN" {  } { { "IE_NAND_GN.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/IE_NAND_GN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673225432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_GN_BC_DFF_PK_NAND " "Elaborating entity \"_GN_BC_DFF_PK_NAND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618673225526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA1 " "Found entity 1: KP1533LA1" {  } { { "kp1533la1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225618 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA1 KP1533LA1:inst28 " "Elaborating entity \"KP1533LA1\" for hierarchy \"KP1533LA1:inst28\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "inst28" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 176 3488 3632 440 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA24 " "Found entity 1: KP1533LA24" {  } { { "kp1533la24.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA24 KP1533LA24:inst26 " "Elaborating entity \"KP1533LA24\" for hierarchy \"KP1533LA24:inst26\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "inst26" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 168 3040 3200 472 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533TM8 " "Found entity 1: KP1533TM8" {  } { { "kp1533tm8.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533TM8 KP1533TM8:DD7 " "Elaborating entity \"KP1533TM8\" for hierarchy \"KP1533TM8:DD7\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "DD7" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 696 1664 1856 968 "DD7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LP16 " "Found entity 1: KP1533LP16" {  } { { "kp1533lp16.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LP16 KP1533LP16:DD10 " "Elaborating entity \"KP1533LP16\" for hierarchy \"KP1533LP16:DD10\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "DD10" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 520 424 584 800 "DD10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA4 " "Found entity 1: KP1533LA4" {  } { { "kp1533la4.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA4 KP1533LA4:inst4 " "Elaborating entity \"KP1533LA4\" for hierarchy \"KP1533LA4:inst4\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "inst4" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 312 1440 1552 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225675 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA3 " "Found entity 1: KP1533LA3" {  } { { "kp1533la3.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA3 KP1533LA3:DD3 " "Elaborating entity \"KP1533LA3\" for hierarchy \"KP1533LA3:DD3\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "DD3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 176 832 960 456 "DD3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA22 " "Found entity 1: KP1533LA22" {  } { { "kp1533la22.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA22 KP1533LA22:inst7 " "Elaborating entity \"KP1533LA22\" for hierarchy \"KP1533LA22:inst7\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "inst7" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 176 2232 2352 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA2 " "Found entity 1: KP1533LA2" {  } { { "kp1533la2.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618673225720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618673225720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA2 KP1533LA2:DD26 " "Elaborating entity \"KP1533LA2\" for hierarchy \"KP1533LA2:DD26\"" {  } { { "_GN_BC_DFF_PK_NAND.bdf" "DD26" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/BinaryCounter/_GN_BC_DFF_PK_NAND.bdf" { { 544 3488 3624 816 "DD26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673225721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618673226377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618673226955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618673226955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618673227049 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618673227049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618673227049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618673227049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618673227064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 17 18:27:07 2021 " "Processing ended: Sat Apr 17 18:27:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618673227064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618673227064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618673227064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618673227064 ""}
