// Seed: 1546177566
module module_0;
  logic id_1;
  assign module_2.id_6 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire [1 : -1] _id_8;
  assign id_2[id_8] = -1 == id_2;
endmodule
module module_2 (
    output wire id_0,
    output uwire id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5
    , id_11,
    input supply0 id_6,
    input wor id_7,
    output tri id_8,
    output tri id_9
);
  logic [1 'b0 : -1] id_12 = id_7;
  module_0 modCall_1 ();
endmodule
