Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 28 12:43:16 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.621    -1204.066                    645                 1707        0.042        0.000                      0                 1707        4.500        0.000                       0                   770  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.621    -1204.066                    645                 1707        0.042        0.000                      0                 1707        4.500        0.000                       0                   770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          645  Failing Endpoints,  Worst Slack       -3.621ns,  Total Violation    -1204.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.621ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.537ns  (logic 3.822ns (28.234%)  route 9.715ns (71.766%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.920    18.670    rf/M_rf_wd[0]
    SLICE_X14Y64         FDRE                                         r  rf/M_r_q_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.435    14.839    rf/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  rf/M_r_q_reg[464]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X14Y64         FDRE (Setup_fdre_C_D)       -0.013    15.049    rf/M_r_q_reg[464]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -18.670    
  -------------------------------------------------------------------
                         slack                                 -3.621    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.393ns  (logic 3.822ns (28.538%)  route 9.571ns (71.462%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.776    18.526    rf/M_rf_wd[0]
    SLICE_X15Y69         FDRE                                         r  rf/M_r_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.429    14.833    rf/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  rf/M_r_q_reg[224]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.040    15.016    rf/M_r_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -3.510    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 3.822ns (28.535%)  route 9.572ns (71.465%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.777    18.527    rf/M_rf_wd[0]
    SLICE_X11Y72         FDRE                                         r  rf/M_r_q_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.427    14.831    rf/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  rf/M_r_q_reg[368]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)       -0.043    15.024    rf/M_r_q_reg[368]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.389ns  (logic 3.822ns (28.546%)  route 9.567ns (71.454%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.772    18.522    rf/M_rf_wd[0]
    SLICE_X12Y70         FDRE                                         r  rf/M_r_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.429    14.833    rf/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  rf/M_r_q_reg[240]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)       -0.030    15.026    rf/M_r_q_reg[240]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.379ns  (logic 3.822ns (28.566%)  route 9.557ns (71.434%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.763    18.512    rf/M_rf_wd[0]
    SLICE_X15Y67         FDRE                                         r  rf/M_r_q_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.432    14.836    rf/clk_IBUF_BUFG
    SLICE_X15Y67         FDRE                                         r  rf/M_r_q_reg[480]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.040    15.019    rf/M_r_q_reg[480]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 3.822ns (28.544%)  route 9.568ns (71.456%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.773    18.523    rf/M_rf_wd[0]
    SLICE_X12Y65         FDRE                                         r  rf/M_r_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.434    14.838    rf/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  rf/M_r_q_reg[48]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)       -0.028    15.033    rf/M_r_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.467ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.379ns  (logic 3.822ns (28.566%)  route 9.557ns (71.434%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.763    18.512    rf/M_rf_wd[0]
    SLICE_X14Y67         FDRE                                         r  rf/M_r_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.432    14.836    rf/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  rf/M_r_q_reg[192]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.013    15.046    rf/M_r_q_reg[192]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                 -3.467    

Slack (VIOLATED) :        -3.466ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 3.822ns (28.607%)  route 9.539ns (71.393%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.744    18.494    rf/M_rf_wd[0]
    SLICE_X10Y67         FDRE                                         r  rf/M_r_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.433    14.837    rf/clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  rf/M_r_q_reg[0]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)       -0.045    15.028    rf/M_r_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.494    
  -------------------------------------------------------------------
                         slack                                 -3.466    

Slack (VIOLATED) :        -3.405ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.267ns  (logic 3.822ns (28.808%)  route 9.445ns (71.192%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.650    18.400    rf/M_rf_wd[0]
    SLICE_X9Y70          FDRE                                         r  rf/M_r_q_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.429    14.833    rf/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  rf/M_r_q_reg[336]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)       -0.061    14.995    rf/M_r_q_reg[336]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                 -3.405    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 3.822ns (28.914%)  route 9.396ns (71.086%))
  Logic Levels:           15  (CARRY4=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.549     5.133    pc/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  pc/M_pc_q_reg[7]/Q
                         net (fo=125, routed)         1.545     7.134    pc/M_btd_value[7]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.153     7.287 r  pc/M_pc_d0_carry__2_i_17/O
                         net (fo=2, routed)           0.452     7.739    pc/M_pc_d0_carry__2_i_17_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.331     8.070 r  pc/M_pc_d0_carry__2_i_8/O
                         net (fo=1, routed)           0.584     8.654    pc/M_pc_d0_carry__2_i_8_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.778 r  pc/M_pc_d0_carry__2_i_4/O
                         net (fo=4, routed)           0.618     9.396    pc/M_instructions_id__0[13]
    SLICE_X11Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  pc/ram_reg_i_124/O
                         net (fo=60, routed)          1.257    10.777    rf/M_rf_ra2[2]
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.053 r  rf/ram_reg_i_118/O
                         net (fo=2, routed)           0.000    11.053    rf/ram_reg_i_118_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.147 r  rf/io_led_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.586    11.734    pc/io_led_OBUF[6]_inst_i_12_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.316    12.050 r  pc/io_led_OBUF[1]_inst_i_3/O
                         net (fo=71, routed)          1.043    13.092    pc/M_pc_q_reg[3]_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  pc/io_led_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.000    13.216    pc/io_led_OBUF[7]_inst_i_18_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.856 f  pc/io_led_OBUF[7]_inst_i_7/O[3]
                         net (fo=2, routed)           0.973    14.829    rf/io_led_OBUF[0]_inst_i_11_0[3]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.306    15.135 f  rf/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.496    15.632    rf/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.756 f  rf/io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.590    16.345    pc/io_led_OBUF[0]_inst_i_2_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124    16.469 r  pc/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.162    16.631    pc/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.755 r  pc/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.755    pc/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    16.964 r  pc/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.488    17.453    pc/io_led_OBUF[0]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.297    17.750 r  pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.602    18.351    rf/M_rf_wd[0]
    SLICE_X11Y71         FDRE                                         r  rf/M_r_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.429    14.833    rf/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  rf/M_r_q_reg[160]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)       -0.095    14.974    rf/M_r_q_reg[160]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -18.351    
  -------------------------------------------------------------------
                         slack                                 -3.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 arith/rand/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arith/rand/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.213%)  route 0.225ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.565     1.509    arith/rand/clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  arith/rand/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  arith/rand/M_w_q_reg[0]/Q
                         net (fo=3, routed)           0.225     1.897    arith/rand/M_w_q_reg_n_0_[0]
    SLICE_X9Y49          FDRE                                         r  arith/rand/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.837     2.027    arith/rand/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  arith/rand/M_z_q_reg[0]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.075     1.856    arith/rand/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 io_cnd/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.592     1.536    io_cnd/sync/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  io_cnd/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  io_cnd/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.241     1.917    io_cnd/sync/M_pipe_d[1]
    SLICE_X2Y48          FDRE                                         r  io_cnd/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.867     2.057    io_cnd/sync/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  io_cnd/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.063     1.874    io_cnd/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 arith/rand/M_w_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arith/rand/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.781%)  route 0.280ns (57.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.565     1.509    arith/rand/clk_IBUF_BUFG
    SLICE_X12Y50         FDSE                                         r  arith/rand/M_w_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  arith/rand/M_w_q_reg[29]/Q
                         net (fo=3, routed)           0.280     1.952    arith/rand/M_w_q_reg_n_0_[29]
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  arith/rand/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.997    arith/rand/M_w_q[10]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  arith/rand/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.837     2.027    arith/rand/clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  arith/rand/M_w_q_reg[10]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120     1.901    arith/rand/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 io_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.596     1.540    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  io_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    io_cnd/M_ctr_q_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  io_cnd/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    io_cnd/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  io_cnd/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.015    io_cnd/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.864     2.054    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    io_cnd/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 io_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.596     1.540    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  io_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    io_cnd/M_ctr_q_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  io_cnd/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    io_cnd/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  io_cnd/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    io_cnd/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.864     2.054    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    io_cnd/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 arith/rand/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arith/rand/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.567     1.511    arith/rand/clk_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  arith/rand/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  arith/rand/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.065     1.717    arith/rand/M_x_q[26]
    SLICE_X12Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.762 r  arith/rand/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.762    arith/rand/M_w_q[26]_i_1_n_0
    SLICE_X12Y48         FDSE                                         r  arith/rand/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.837     2.027    arith/rand/clk_IBUF_BUFG
    SLICE_X12Y48         FDSE                                         r  arith/rand/M_w_q_reg[26]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X12Y48         FDSE (Hold_fdse_C_D)         0.121     1.645    arith/rand/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 arith/rand/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arith/rand/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.342%)  route 0.326ns (63.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.567     1.511    arith/rand/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  arith/rand/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  arith/rand/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.326     1.977    arith/rand/M_x_q[8]
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.045     2.022 r  arith/rand/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.022    arith/rand/M_w_q[0]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  arith/rand/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.834     2.024    arith/rand/clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  arith/rand/M_w_q_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.900    arith/rand/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 io_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.596     1.540    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  io_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    io_cnd/M_ctr_q_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  io_cnd/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    io_cnd/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  io_cnd/M_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.051    io_cnd/M_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.864     2.054    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    io_cnd/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 io_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.596     1.540    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  io_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    io_cnd/M_ctr_q_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  io_cnd/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    io_cnd/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  io_cnd/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    io_cnd/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.864     2.054    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  io_cnd/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    io_cnd/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 io_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_cnd/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.596     1.540    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  io_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    io_cnd/M_ctr_q_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  io_cnd/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    io_cnd/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  io_cnd/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    io_cnd/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  io_cnd/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.054    io_cnd/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X3Y51          FDRE                                         r  io_cnd/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.864     2.054    io_cnd/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  io_cnd/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.914    io_cnd/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73    FSM_onehot_M_ram_writer_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73    FSM_onehot_M_ram_writer_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y74    FSM_onehot_M_ram_writer_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72    M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y48    arith/rand/M_z_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y47   arith/rand/M_z_q_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y52   arith/rand/M_z_q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y48    arith/rand/M_z_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    FSM_onehot_M_ram_writer_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    FSM_onehot_M_ram_writer_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    arith/rand/M_z_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y46   arith/rand/M_z_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46   arith/rand/M_z_q_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46   arith/rand/M_z_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y49    io_cnd/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    arith/rand/M_z_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y46   arith/rand/M_z_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46   arith/rand/M_z_q_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46   arith/rand/M_z_q_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y48    io_cnd/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y49    io_cnd/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y49    io_cnd/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y51    io_cnd/sync/M_pipe_q_reg[0]/C



