// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_mem_cmd_merger_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_remoteMemCmd_dout,
        rx_remoteMemCmd_num_data_valid,
        rx_remoteMemCmd_fifo_cap,
        rx_remoteMemCmd_empty_n,
        rx_remoteMemCmd_read,
        tx_localMemCmdFifo_dout,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_empty_n,
        tx_localMemCmdFifo_read,
        m_axis_mem_read_cmd_TREADY,
        tx_pkgInfoFifo_din,
        tx_pkgInfoFifo_num_data_valid,
        tx_pkgInfoFifo_fifo_cap,
        tx_pkgInfoFifo_full_n,
        tx_pkgInfoFifo_write,
        m_axis_mem_read_cmd_TDATA,
        m_axis_mem_read_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [122:0] rx_remoteMemCmd_dout;
input  [9:0] rx_remoteMemCmd_num_data_valid;
input  [9:0] rx_remoteMemCmd_fifo_cap;
input   rx_remoteMemCmd_empty_n;
output   rx_remoteMemCmd_read;
input  [122:0] tx_localMemCmdFifo_dout;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_empty_n;
output   tx_localMemCmdFifo_read;
input   m_axis_mem_read_cmd_TREADY;
output  [63:0] tx_pkgInfoFifo_din;
input  [7:0] tx_pkgInfoFifo_num_data_valid;
input  [7:0] tx_pkgInfoFifo_fifo_cap;
input   tx_pkgInfoFifo_full_n;
output   tx_pkgInfoFifo_write;
output  [95:0] m_axis_mem_read_cmd_TDATA;
output   m_axis_mem_read_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_remoteMemCmd_read;
reg tx_localMemCmdFifo_read;
reg[63:0] tx_pkgInfoFifo_din;
reg tx_pkgInfoFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_178_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_1984;
wire   [0:0] tmp_i_301_nbreadreq_fu_192_p3;
reg    ap_predicate_op31_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_1984_pp0_iter1_reg;
reg   [0:0] tmp_i_301_reg_2011;
reg   [4:0] cmd_op_code_V_1_reg_2027;
reg   [0:0] cmd_sync_V_reg_2031;
reg    ap_predicate_op66_write_state3;
reg    ap_predicate_op83_write_state3;
reg    ap_predicate_op90_write_state3;
reg    ap_predicate_op111_write_state3;
reg    ap_predicate_op128_write_state3;
reg    ap_predicate_op135_write_state3;
reg    ap_predicate_op145_write_state3;
reg    ap_predicate_op162_write_state3;
reg    ap_predicate_op169_write_state3;
reg    ap_predicate_op179_write_state3;
reg    ap_predicate_op196_write_state3;
reg    ap_predicate_op203_write_state3;
reg    ap_predicate_op224_write_state3;
reg    ap_predicate_op241_write_state3;
reg    ap_predicate_op248_write_state3;
reg   [4:0] cmd_op_code_V_reg_2000;
reg   [4:0] cmd_op_code_V_reg_2000_pp0_iter1_reg;
reg    ap_predicate_op258_write_state3;
reg    ap_predicate_op264_write_state3;
reg    ap_predicate_op273_write_state3;
reg    ap_predicate_op280_write_state3;
reg    ap_predicate_op300_write_state3;
reg    ap_predicate_op306_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg   [0:0] tmp_i_reg_1984_pp0_iter2_reg;
reg   [0:0] tmp_i_301_reg_2011_pp0_iter2_reg;
reg   [4:0] cmd_op_code_V_1_reg_2027_pp0_iter2_reg;
reg   [0:0] cmd_sync_V_reg_2031_pp0_iter2_reg;
reg    ap_predicate_op307_write_state4;
reg    ap_predicate_op309_write_state4;
reg    ap_predicate_op311_write_state4;
reg    ap_predicate_op313_write_state4;
reg    ap_predicate_op315_write_state4;
reg    ap_predicate_op317_write_state4;
reg    ap_predicate_op319_write_state4;
reg    ap_predicate_op321_write_state4;
reg    ap_predicate_op323_write_state4;
reg    ap_predicate_op325_write_state4;
reg   [4:0] cmd_op_code_V_reg_2000_pp0_iter2_reg;
reg    ap_predicate_op327_write_state4;
reg    ap_predicate_op329_write_state4;
reg    ap_predicate_op331_write_state4;
wire    regslice_both_m_axis_mem_read_cmd_U_apdone_blk;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_subdone;
reg    m_axis_mem_read_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_remoteMemCmd_blk_n;
reg    tx_pkgInfoFifo_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [122:0] rx_remoteMemCmd_read_reg_1988;
reg   [122:0] rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg;
wire   [4:0] cmd_op_code_V_fu_338_p1;
reg   [31:0] cmd_len_V_reg_2004;
reg   [31:0] cmd_len_V_reg_2004_pp0_iter1_reg;
reg   [122:0] tx_localMemCmdFifo_read_reg_2015;
wire   [4:0] cmd_op_code_V_1_fu_352_p1;
reg   [3:0] cmd_offs_V_reg_2035;
reg   [31:0] cmd_len_V_1_reg_2044;
wire   [95:0] zext_ln1676_fu_514_p1;
wire   [95:0] zext_ln1674_fu_644_p1;
wire   [95:0] zext_ln1668_fu_817_p1;
wire   [95:0] zext_ln1666_fu_947_p1;
wire   [95:0] zext_ln1660_fu_1010_p1;
wire   [95:0] zext_ln1658_fu_1140_p1;
wire   [95:0] zext_ln1651_fu_1203_p1;
wire   [95:0] zext_ln1649_fu_1333_p1;
wire   [95:0] zext_ln1643_fu_1506_p1;
wire   [95:0] zext_ln1641_fu_1636_p1;
wire   [95:0] zext_ln1627_fu_1699_p1;
wire   [95:0] zext_ln1622_fu_1756_p1;
wire   [95:0] zext_ln1617_fu_1947_p1;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln1677_fu_682_p1;
wire   [63:0] zext_ln1669_fu_985_p1;
wire   [63:0] zext_ln1661_fu_1178_p1;
wire   [63:0] zext_ln1652_fu_1371_p1;
wire   [63:0] zext_ln1644_fu_1674_p1;
wire   [63:0] zext_ln1628_fu_1731_p1;
wire   [63:0] zext_ln1623_fu_1794_p1;
wire   [63:0] zext_ln1618_fu_1979_p1;
wire   [3:0] grp_fu_270_p4;
wire   [5:0] grp_fu_261_p4;
wire   [3:0] grp_fu_236_p4;
wire   [0:0] grp_fu_245_p3;
wire   [0:0] grp_fu_229_p3;
wire   [27:0] grp_fu_252_p4;
wire   [47:0] grp_fu_220_p4;
wire   [147:0] or_ln1676_4_fu_384_p14;
wire   [147:0] or_ln1676_fu_414_p2;
wire   [3:0] tmp_443_i_fu_482_p4;
wire   [5:0] tmp_442_i_fu_472_p4;
wire   [3:0] tmp_441_i_fu_462_p4;
wire   [0:0] tmp_158_fu_454_p3;
wire   [0:0] tmp_157_fu_446_p3;
wire   [0:0] tmp_156_fu_438_p3;
wire   [0:0] tmp_155_fu_430_p3;
wire   [27:0] tmp_436_i_fu_420_p4;
wire   [93:0] or_ln1676_i_fu_492_p10;
wire   [147:0] tmp5_fu_519_p12;
wire   [147:0] or_ln1674_fu_544_p2;
wire   [3:0] tmp_434_i_fu_612_p4;
wire   [5:0] tmp_433_i_fu_602_p4;
wire   [3:0] tmp_432_i_fu_592_p4;
wire   [0:0] tmp_152_fu_584_p3;
wire   [0:0] tmp_151_fu_576_p3;
wire   [0:0] tmp_150_fu_568_p3;
wire   [0:0] tmp_149_fu_560_p3;
wire   [27:0] tmp_427_i_fu_550_p4;
wire   [93:0] or_ln1674_i_fu_622_p10;
wire   [32:0] zext_ln1495_7_fu_649_p1;
wire   [32:0] add_ln1513_7_fu_652_p2;
wire   [26:0] tmp_69_fu_658_p4;
wire   [58:0] shl_ln6_fu_668_p3;
wire   [58:0] or_ln1677_fu_676_p2;
wire   [147:0] or_ln1668_4_fu_687_p14;
wire   [147:0] or_ln1668_fu_717_p2;
wire   [3:0] tmp_425_i_fu_785_p4;
wire   [5:0] tmp_424_i_fu_775_p4;
wire   [3:0] tmp_423_i_fu_765_p4;
wire   [0:0] tmp_147_fu_757_p3;
wire   [0:0] tmp_146_fu_749_p3;
wire   [0:0] tmp_145_fu_741_p3;
wire   [0:0] tmp_144_fu_733_p3;
wire   [27:0] tmp_418_i_fu_723_p4;
wire   [93:0] or_ln1668_i_fu_795_p10;
wire   [147:0] tmp4_fu_822_p12;
wire   [147:0] or_ln1666_fu_847_p2;
wire   [3:0] tmp_416_i_fu_915_p4;
wire   [5:0] tmp_415_i_fu_905_p4;
wire   [3:0] tmp_414_i_fu_895_p4;
wire   [0:0] tmp_141_fu_887_p3;
wire   [0:0] tmp_140_fu_879_p3;
wire   [0:0] tmp_139_fu_871_p3;
wire   [0:0] tmp_138_fu_863_p3;
wire   [27:0] tmp_409_i_fu_853_p4;
wire   [93:0] or_ln1666_i_fu_925_p10;
wire   [32:0] zext_ln1495_6_fu_952_p1;
wire   [32:0] add_ln1513_6_fu_955_p2;
wire   [26:0] tmp_68_fu_961_p4;
wire   [58:0] shl_ln5_fu_971_p3;
wire   [58:0] or_ln1669_fu_979_p2;
wire   [9:0] grp_fu_279_p4;
wire   [93:0] or_ln1660_i_fu_990_p9;
wire   [147:0] tmp3_fu_1015_p12;
wire   [147:0] or_ln1658_fu_1040_p2;
wire   [3:0] tmp_398_i_fu_1108_p4;
wire   [5:0] tmp_397_i_fu_1098_p4;
wire   [3:0] tmp_396_i_fu_1088_p4;
wire   [0:0] tmp_134_fu_1080_p3;
wire   [0:0] tmp_133_fu_1072_p3;
wire   [0:0] tmp_132_fu_1064_p3;
wire   [0:0] tmp_131_fu_1056_p3;
wire   [27:0] tmp_391_i_fu_1046_p4;
wire   [93:0] or_ln1658_i_fu_1118_p10;
wire   [32:0] zext_ln1495_5_fu_1145_p1;
wire   [32:0] add_ln1513_5_fu_1148_p2;
wire   [26:0] tmp_67_fu_1154_p4;
wire   [58:0] shl_ln4_fu_1164_p3;
wire   [58:0] or_ln1661_fu_1172_p2;
wire   [93:0] or_ln1651_i_fu_1183_p9;
wire   [147:0] tmp2_fu_1208_p12;
wire   [147:0] or_ln1649_fu_1233_p2;
wire   [3:0] tmp_380_i_fu_1301_p4;
wire   [5:0] tmp_379_i_fu_1291_p4;
wire   [3:0] tmp_378_i_fu_1281_p4;
wire   [0:0] tmp_127_fu_1273_p3;
wire   [0:0] tmp_126_fu_1265_p3;
wire   [0:0] tmp_125_fu_1257_p3;
wire   [0:0] tmp_124_fu_1249_p3;
wire   [27:0] tmp_373_i_fu_1239_p4;
wire   [93:0] or_ln1649_i_fu_1311_p10;
wire   [32:0] zext_ln1495_4_fu_1338_p1;
wire   [32:0] add_ln1513_4_fu_1341_p2;
wire   [26:0] tmp_66_fu_1347_p4;
wire   [58:0] shl_ln3_fu_1357_p3;
wire   [58:0] or_ln1652_fu_1365_p2;
wire   [147:0] or_ln1643_4_fu_1376_p14;
wire   [147:0] or_ln1643_fu_1406_p2;
wire   [3:0] tmp_371_i_fu_1474_p4;
wire   [5:0] tmp_370_i_fu_1464_p4;
wire   [3:0] tmp_369_i_fu_1454_p4;
wire   [0:0] tmp_122_fu_1446_p3;
wire   [0:0] tmp_121_fu_1438_p3;
wire   [0:0] tmp_120_fu_1430_p3;
wire   [0:0] tmp_119_fu_1422_p3;
wire   [27:0] tmp_364_i_fu_1412_p4;
wire   [93:0] or_ln1643_i_fu_1484_p10;
wire   [147:0] tmp1_fu_1511_p12;
wire   [147:0] or_ln1641_fu_1536_p2;
wire   [3:0] tmp_362_i_fu_1604_p4;
wire   [5:0] tmp_361_i_fu_1594_p4;
wire   [3:0] tmp_360_i_fu_1584_p4;
wire   [0:0] tmp_116_fu_1576_p3;
wire   [0:0] tmp_115_fu_1568_p3;
wire   [0:0] tmp_114_fu_1560_p3;
wire   [0:0] tmp_113_fu_1552_p3;
wire   [27:0] tmp_355_i_fu_1542_p4;
wire   [93:0] or_ln1641_i_fu_1614_p10;
wire   [32:0] zext_ln1495_3_fu_1641_p1;
wire   [32:0] add_ln1513_3_fu_1644_p2;
wire   [26:0] tmp_65_fu_1650_p4;
wire   [58:0] shl_ln2_fu_1660_p3;
wire   [58:0] or_ln1644_fu_1668_p2;
wire   [9:0] grp_fu_329_p4;
wire   [3:0] grp_fu_320_p4;
wire   [0:0] grp_fu_297_p3;
wire   [0:0] grp_fu_313_p3;
wire   [27:0] grp_fu_304_p4;
wire   [47:0] grp_fu_288_p4;
wire   [93:0] or_ln1627_i_fu_1679_p9;
wire   [32:0] zext_ln1495_2_fu_1704_p1;
wire   [32:0] add_ln1513_2_fu_1707_p2;
wire   [26:0] tmp_31_fu_1713_p4;
wire   [58:0] shl_ln1_fu_1723_p3;
wire   [93:0] or_ln1622_i_fu_1736_p9;
wire   [32:0] zext_ln1495_1_fu_1761_p1;
wire   [32:0] add_ln1513_1_fu_1764_p2;
wire   [26:0] tmp_27_fu_1770_p4;
wire   [58:0] shl_ln9_fu_1780_p3;
wire   [58:0] or_ln1623_fu_1788_p2;
wire   [3:0] tmp_22_fu_1808_p4;
wire   [5:0] tmp_21_fu_1799_p4;
wire   [147:0] tmp_fu_1817_p14;
wire   [147:0] or_ln1617_fu_1847_p2;
wire   [3:0] tmp_334_i_fu_1915_p4;
wire   [5:0] tmp_333_i_fu_1905_p4;
wire   [3:0] tmp_332_i_fu_1895_p4;
wire   [0:0] tmp_106_fu_1887_p3;
wire   [0:0] tmp_105_fu_1879_p3;
wire   [0:0] tmp_104_fu_1871_p3;
wire   [0:0] tmp_103_fu_1863_p3;
wire   [27:0] tmp_327_i_fu_1853_p4;
wire   [93:0] or_ln1617_i_fu_1925_p10;
wire   [32:0] zext_ln1495_fu_1952_p1;
wire   [32:0] add_ln1513_fu_1955_p2;
wire   [26:0] tmp_23_fu_1961_p4;
wire   [58:0] shl_ln_fu_1971_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [95:0] m_axis_mem_read_cmd_TDATA_int_regslice;
reg    m_axis_mem_read_cmd_TVALID_int_regslice;
wire    m_axis_mem_read_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_mem_read_cmd_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_regslice_both #(
    .DataWidth( 96 ))
regslice_both_m_axis_mem_read_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_mem_read_cmd_TDATA_int_regslice),
    .vld_in(m_axis_mem_read_cmd_TVALID_int_regslice),
    .ack_in(m_axis_mem_read_cmd_TREADY_int_regslice),
    .data_out(m_axis_mem_read_cmd_TDATA),
    .vld_out(regslice_both_m_axis_mem_read_cmd_U_vld_out),
    .ack_out(m_axis_mem_read_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_mem_read_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_301_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_reg_1984 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmd_len_V_1_reg_2044 <= {{tx_localMemCmdFifo_dout[116:85]}};
        cmd_offs_V_reg_2035 <= {{tx_localMemCmdFifo_dout[122:119]}};
        cmd_op_code_V_1_reg_2027 <= cmd_op_code_V_1_fu_352_p1;
        cmd_sync_V_reg_2031 <= tx_localMemCmdFifo_dout[32'd118];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmd_len_V_reg_2004 <= {{rx_remoteMemCmd_dout[116:85]}};
        cmd_op_code_V_reg_2000 <= cmd_op_code_V_fu_338_p1;
        rx_remoteMemCmd_read_reg_1988 <= rx_remoteMemCmd_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmd_len_V_reg_2004_pp0_iter1_reg <= cmd_len_V_reg_2004;
        cmd_op_code_V_reg_2000_pp0_iter1_reg <= cmd_op_code_V_reg_2000;
        rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg <= rx_remoteMemCmd_read_reg_1988;
        tmp_i_reg_1984 <= tmp_i_nbreadreq_fu_178_p3;
        tmp_i_reg_1984_pp0_iter1_reg <= tmp_i_reg_1984;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        cmd_op_code_V_1_reg_2027_pp0_iter2_reg <= cmd_op_code_V_1_reg_2027;
        cmd_op_code_V_reg_2000_pp0_iter2_reg <= cmd_op_code_V_reg_2000_pp0_iter1_reg;
        cmd_sync_V_reg_2031_pp0_iter2_reg <= cmd_sync_V_reg_2031;
        tmp_i_301_reg_2011_pp0_iter2_reg <= tmp_i_301_reg_2011;
        tmp_i_reg_1984_pp0_iter2_reg <= tmp_i_reg_1984_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_1984 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_301_reg_2011 <= tmp_i_301_nbreadreq_fu_192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op31_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_localMemCmdFifo_read_reg_2015 <= tx_localMemCmdFifo_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op83_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op66_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op313_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op311_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op309_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op307_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op331_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op329_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op327_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op325_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op323_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op321_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op319_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op317_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op315_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op300_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op273_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op258_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op241_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op224_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op196_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op179_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op162_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op145_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op128_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op111_write_state3 == 1'b1)))) begin
        m_axis_mem_read_cmd_TDATA_blk_n = m_axis_mem_read_cmd_TREADY_int_regslice;
    end else begin
        m_axis_mem_read_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op300_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1617_fu_1947_p1;
        end else if ((ap_predicate_op273_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1622_fu_1756_p1;
        end else if ((ap_predicate_op258_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1627_fu_1699_p1;
        end else if ((ap_predicate_op241_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1641_fu_1636_p1;
        end else if ((ap_predicate_op224_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1643_fu_1506_p1;
        end else if ((ap_predicate_op196_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1649_fu_1333_p1;
        end else if ((ap_predicate_op179_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1651_fu_1203_p1;
        end else if ((ap_predicate_op162_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1658_fu_1140_p1;
        end else if ((ap_predicate_op145_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1660_fu_1010_p1;
        end else if ((ap_predicate_op128_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1666_fu_947_p1;
        end else if ((ap_predicate_op111_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1668_fu_817_p1;
        end else if ((ap_predicate_op83_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1674_fu_644_p1;
        end else if ((ap_predicate_op66_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1676_fu_514_p1;
        end else begin
            m_axis_mem_read_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_mem_read_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op83_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op66_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op300_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op273_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op258_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op241_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op224_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op196_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op179_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op162_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op145_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op128_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op111_write_state3 == 1'b1)))) begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_remoteMemCmd_blk_n = rx_remoteMemCmd_empty_n;
    end else begin
        rx_remoteMemCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_remoteMemCmd_read = 1'b1;
    end else begin
        rx_remoteMemCmd_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op31_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_empty_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op31_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_localMemCmdFifo_read = 1'b1;
    end else begin
        tx_localMemCmdFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op306_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op280_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op264_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op248_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op203_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op169_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op135_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op90_write_state3 == 1'b1)))) begin
        tx_pkgInfoFifo_blk_n = tx_pkgInfoFifo_full_n;
    end else begin
        tx_pkgInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op306_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1618_fu_1979_p1;
        end else if ((ap_predicate_op280_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1623_fu_1794_p1;
        end else if ((ap_predicate_op264_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1628_fu_1731_p1;
        end else if ((ap_predicate_op248_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1644_fu_1674_p1;
        end else if ((ap_predicate_op203_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1652_fu_1371_p1;
        end else if ((ap_predicate_op169_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1661_fu_1178_p1;
        end else if ((ap_predicate_op135_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1669_fu_985_p1;
        end else if ((ap_predicate_op90_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1677_fu_682_p1;
        end else begin
            tx_pkgInfoFifo_din = 'bx;
        end
    end else begin
        tx_pkgInfoFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op306_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op280_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op264_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op248_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op203_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op169_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op135_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op90_write_state3 == 1'b1)))) begin
        tx_pkgInfoFifo_write = 1'b1;
    end else begin
        tx_pkgInfoFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1513_1_fu_1764_p2 = (zext_ln1495_1_fu_1761_p1 + 33'd63);

assign add_ln1513_2_fu_1707_p2 = (zext_ln1495_2_fu_1704_p1 + 33'd63);

assign add_ln1513_3_fu_1644_p2 = (zext_ln1495_3_fu_1641_p1 + 33'd63);

assign add_ln1513_4_fu_1341_p2 = (zext_ln1495_4_fu_1338_p1 + 33'd63);

assign add_ln1513_5_fu_1148_p2 = (zext_ln1495_5_fu_1145_p1 + 33'd63);

assign add_ln1513_6_fu_955_p2 = (zext_ln1495_6_fu_952_p1 + 33'd63);

assign add_ln1513_7_fu_652_p2 = (zext_ln1495_7_fu_649_p1 + 33'd63);

assign add_ln1513_fu_1955_p2 = (zext_ln1495_fu_1952_p1 + 33'd63);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op31_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op331_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op329_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op327_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op325_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op323_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op321_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op313_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op311_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op307_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op83_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op66_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op273_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op264_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op258_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op241_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op224_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op196_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op179_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op162_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op145_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op128_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)) | ((ap_predicate_op203_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op169_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op135_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op31_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state4_io) | ((ap_predicate_op331_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op329_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op327_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op325_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op323_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op321_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op313_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op311_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op307_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op83_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op66_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op273_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op264_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op258_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op241_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op224_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op196_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op179_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op162_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op145_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op128_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)) | ((ap_predicate_op203_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op169_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op135_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op31_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state4_io) | ((ap_predicate_op331_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op329_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op327_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op325_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op323_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op321_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op313_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op311_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op307_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op83_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op66_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op273_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op264_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op258_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op241_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op224_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op196_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op179_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op162_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op145_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op128_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)) | ((ap_predicate_op203_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op169_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op135_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op31_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op83_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op66_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op258_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op241_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op224_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op196_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op179_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op162_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op145_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op128_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op83_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op66_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op273_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op264_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op258_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op241_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op224_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op196_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op179_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op162_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op145_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op128_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)) | ((ap_predicate_op203_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op169_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op135_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op331_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op329_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op327_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op325_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op323_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op321_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op313_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op311_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op307_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op331_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op329_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op327_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op325_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op323_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op321_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op313_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op311_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op307_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op111_write_state3 = (((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd8) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd2) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op128_write_state3 = (((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd8) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd2) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op135_write_state3 = (((cmd_op_code_V_1_reg_2027 == 5'd8) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_op_code_V_1_reg_2027 == 5'd2) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op145_write_state3 = ((((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd0) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd1) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd7) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op162_write_state3 = ((((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd0) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd1) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd7) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op169_write_state3 = ((((cmd_op_code_V_1_reg_2027 == 5'd0) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)) | ((cmd_op_code_V_1_reg_2027 == 5'd1) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0))) | ((cmd_op_code_V_1_reg_2027 == 5'd7) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op179_write_state3 = ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd6) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op196_write_state3 = ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd6) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_write_state3 = ((cmd_op_code_V_1_reg_2027 == 5'd6) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_write_state3 = ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd10) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op241_write_state3 = ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd10) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_write_state3 = ((cmd_op_code_V_1_reg_2027 == 5'd10) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op258_write_state3 = ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd13));
end

always @ (*) begin
    ap_predicate_op264_write_state3 = ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd13));
end

always @ (*) begin
    ap_predicate_op273_write_state3 = ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd14));
end

always @ (*) begin
    ap_predicate_op280_write_state3 = ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd14));
end

always @ (*) begin
    ap_predicate_op300_write_state3 = (((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd16)) | ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd15)));
end

always @ (*) begin
    ap_predicate_op306_write_state3 = (((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd16)) | ((tmp_i_reg_1984_pp0_iter1_reg == 1'd1) & (cmd_op_code_V_reg_2000_pp0_iter1_reg == 5'd15)));
end

always @ (*) begin
    ap_predicate_op307_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd4) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op309_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd4) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op311_write_state4 = (((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd8) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd2) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op313_write_state4 = (((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd8) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd2) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op315_write_state4 = ((((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd0) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd1) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0))) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd7) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op317_write_state4 = ((((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd0) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd1) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0))) | ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd7) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op319_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd6) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op31_read_state2 = ((tmp_i_301_nbreadreq_fu_192_p3 == 1'd1) & (tmp_i_reg_1984 == 1'd0));
end

always @ (*) begin
    ap_predicate_op321_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd6) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd0) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd10) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op325_write_state4 = ((cmd_sync_V_reg_2031_pp0_iter2_reg == 1'd1) & (cmd_op_code_V_1_reg_2027_pp0_iter2_reg == 5'd10) & (tmp_i_301_reg_2011_pp0_iter2_reg == 1'd1) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op327_write_state4 = ((cmd_op_code_V_reg_2000_pp0_iter2_reg == 5'd13) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op329_write_state4 = ((cmd_op_code_V_reg_2000_pp0_iter2_reg == 5'd14) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op331_write_state4 = (((cmd_op_code_V_reg_2000_pp0_iter2_reg == 5'd16) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd1)) | ((cmd_op_code_V_reg_2000_pp0_iter2_reg == 5'd15) & (tmp_i_reg_1984_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op66_write_state3 = ((cmd_sync_V_reg_2031 == 1'd0) & (cmd_op_code_V_1_reg_2027 == 5'd4) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_write_state3 = ((cmd_sync_V_reg_2031 == 1'd1) & (cmd_op_code_V_1_reg_2027 == 5'd4) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_write_state3 = ((cmd_op_code_V_1_reg_2027 == 5'd4) & (tmp_i_301_reg_2011 == 1'd1) & (tmp_i_reg_1984_pp0_iter1_reg == 1'd0));
end

assign cmd_op_code_V_1_fu_352_p1 = tx_localMemCmdFifo_dout[4:0];

assign cmd_op_code_V_fu_338_p1 = rx_remoteMemCmd_dout[4:0];

assign grp_fu_220_p4 = {{tx_localMemCmdFifo_read_reg_2015[68:21]}};

assign grp_fu_229_p3 = tx_localMemCmdFifo_read_reg_2015[32'd73];

assign grp_fu_236_p4 = {{tx_localMemCmdFifo_read_reg_2015[72:69]}};

assign grp_fu_245_p3 = tx_localMemCmdFifo_read_reg_2015[32'd117];

assign grp_fu_252_p4 = {{tx_localMemCmdFifo_read_reg_2015[112:85]}};

assign grp_fu_261_p4 = {{tx_localMemCmdFifo_read_reg_2015[10:5]}};

assign grp_fu_270_p4 = {{tx_localMemCmdFifo_read_reg_2015[14:11]}};

assign grp_fu_279_p4 = {{tx_localMemCmdFifo_read_reg_2015[14:5]}};

assign grp_fu_288_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[68:21]}};

assign grp_fu_297_p3 = rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[32'd117];

assign grp_fu_304_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[112:85]}};

assign grp_fu_313_p3 = rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[32'd73];

assign grp_fu_320_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[72:69]}};

assign grp_fu_329_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[14:5]}};

assign m_axis_mem_read_cmd_TVALID = regslice_both_m_axis_mem_read_cmd_U_vld_out;

assign or_ln1617_fu_1847_p2 = (tmp_fu_1817_p14 | 148'd79228162514264337593543950336);

assign or_ln1617_i_fu_1925_p10 = {{{{{{{{{tmp_334_i_fu_1915_p4}, {tmp_333_i_fu_1905_p4}}, {tmp_332_i_fu_1895_p4}}, {tmp_106_fu_1887_p3}}, {tmp_105_fu_1879_p3}}, {tmp_104_fu_1871_p3}}, {tmp_103_fu_1863_p3}}, {tmp_327_i_fu_1853_p4}}, {grp_fu_288_p4}};

assign or_ln1622_i_fu_1736_p9 = {{{{{{{{grp_fu_329_p4}, {grp_fu_320_p4}}, {grp_fu_297_p3}}, {1'd0}}, {grp_fu_313_p3}}, {1'd0}}, {grp_fu_304_p4}}, {grp_fu_288_p4}};

assign or_ln1623_fu_1788_p2 = (shl_ln9_fu_1780_p3 | 59'd2);

assign or_ln1627_i_fu_1679_p9 = {{{{{{{{grp_fu_329_p4}, {grp_fu_320_p4}}, {grp_fu_297_p3}}, {1'd0}}, {grp_fu_313_p3}}, {1'd0}}, {grp_fu_304_p4}}, {grp_fu_288_p4}};

assign or_ln1641_fu_1536_p2 = (tmp1_fu_1511_p12 | 148'd5192376086697341892868089873170432);

assign or_ln1641_i_fu_1614_p10 = {{{{{{{{{tmp_362_i_fu_1604_p4}, {tmp_361_i_fu_1594_p4}}, {tmp_360_i_fu_1584_p4}}, {tmp_116_fu_1576_p3}}, {tmp_115_fu_1568_p3}}, {tmp_114_fu_1560_p3}}, {tmp_113_fu_1552_p3}}, {tmp_355_i_fu_1542_p4}}, {grp_fu_220_p4}};

assign or_ln1643_4_fu_1376_p14 = {{{{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {grp_fu_236_p4}}, {7'd0}}, {grp_fu_245_p3}}, {15'd0}}, {grp_fu_229_p3}}, {12'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign or_ln1643_fu_1406_p2 = (or_ln1643_4_fu_1376_p14 | 148'd79228162514264337593543950336);

assign or_ln1643_i_fu_1484_p10 = {{{{{{{{{tmp_371_i_fu_1474_p4}, {tmp_370_i_fu_1464_p4}}, {tmp_369_i_fu_1454_p4}}, {tmp_122_fu_1446_p3}}, {tmp_121_fu_1438_p3}}, {tmp_120_fu_1430_p3}}, {tmp_119_fu_1422_p3}}, {tmp_364_i_fu_1412_p4}}, {grp_fu_220_p4}};

assign or_ln1644_fu_1668_p2 = (shl_ln2_fu_1660_p3 | 59'd1);

assign or_ln1649_fu_1233_p2 = (tmp2_fu_1208_p12 | 148'd5192296858534827628530496329220096);

assign or_ln1649_i_fu_1311_p10 = {{{{{{{{{tmp_380_i_fu_1301_p4}, {tmp_379_i_fu_1291_p4}}, {tmp_378_i_fu_1281_p4}}, {tmp_127_fu_1273_p3}}, {tmp_126_fu_1265_p3}}, {tmp_125_fu_1257_p3}}, {tmp_124_fu_1249_p3}}, {tmp_373_i_fu_1239_p4}}, {grp_fu_220_p4}};

assign or_ln1651_i_fu_1183_p9 = {{{{{{{{grp_fu_279_p4}, {grp_fu_236_p4}}, {grp_fu_245_p3}}, {1'd0}}, {grp_fu_229_p3}}, {1'd0}}, {grp_fu_252_p4}}, {grp_fu_220_p4}};

assign or_ln1652_fu_1365_p2 = (shl_ln3_fu_1357_p3 | 59'd1);

assign or_ln1658_fu_1040_p2 = (tmp3_fu_1015_p12 | 148'd5192296858534827628530496329220096);

assign or_ln1658_i_fu_1118_p10 = {{{{{{{{{tmp_398_i_fu_1108_p4}, {tmp_397_i_fu_1098_p4}}, {tmp_396_i_fu_1088_p4}}, {tmp_134_fu_1080_p3}}, {tmp_133_fu_1072_p3}}, {tmp_132_fu_1064_p3}}, {tmp_131_fu_1056_p3}}, {tmp_391_i_fu_1046_p4}}, {grp_fu_220_p4}};

assign or_ln1660_i_fu_990_p9 = {{{{{{{{grp_fu_279_p4}, {grp_fu_236_p4}}, {grp_fu_245_p3}}, {1'd0}}, {grp_fu_229_p3}}, {1'd0}}, {grp_fu_252_p4}}, {grp_fu_220_p4}};

assign or_ln1661_fu_1172_p2 = (shl_ln4_fu_1164_p3 | 59'd2);

assign or_ln1666_fu_847_p2 = (tmp4_fu_822_p12 | 148'd5192376086697341892868089873170432);

assign or_ln1666_i_fu_925_p10 = {{{{{{{{{tmp_416_i_fu_915_p4}, {tmp_415_i_fu_905_p4}}, {tmp_414_i_fu_895_p4}}, {tmp_141_fu_887_p3}}, {tmp_140_fu_879_p3}}, {tmp_139_fu_871_p3}}, {tmp_138_fu_863_p3}}, {tmp_409_i_fu_853_p4}}, {grp_fu_220_p4}};

assign or_ln1668_4_fu_687_p14 = {{{{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {grp_fu_236_p4}}, {7'd0}}, {grp_fu_245_p3}}, {15'd0}}, {grp_fu_229_p3}}, {12'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign or_ln1668_fu_717_p2 = (or_ln1668_4_fu_687_p14 | 148'd79228162514264337593543950336);

assign or_ln1668_i_fu_795_p10 = {{{{{{{{{tmp_425_i_fu_785_p4}, {tmp_424_i_fu_775_p4}}, {tmp_423_i_fu_765_p4}}, {tmp_147_fu_757_p3}}, {tmp_146_fu_749_p3}}, {tmp_145_fu_741_p3}}, {tmp_144_fu_733_p3}}, {tmp_418_i_fu_723_p4}}, {grp_fu_220_p4}};

assign or_ln1669_fu_979_p2 = (shl_ln5_fu_971_p3 | 59'd2);

assign or_ln1674_fu_544_p2 = (tmp5_fu_519_p12 | 148'd5192376086697341892868089873170432);

assign or_ln1674_i_fu_622_p10 = {{{{{{{{{tmp_434_i_fu_612_p4}, {tmp_433_i_fu_602_p4}}, {tmp_432_i_fu_592_p4}}, {tmp_152_fu_584_p3}}, {tmp_151_fu_576_p3}}, {tmp_150_fu_568_p3}}, {tmp_149_fu_560_p3}}, {tmp_427_i_fu_550_p4}}, {grp_fu_220_p4}};

assign or_ln1676_4_fu_384_p14 = {{{{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {grp_fu_236_p4}}, {7'd0}}, {grp_fu_245_p3}}, {15'd0}}, {grp_fu_229_p3}}, {12'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign or_ln1676_fu_414_p2 = (or_ln1676_4_fu_384_p14 | 148'd79228162514264337593543950336);

assign or_ln1676_i_fu_492_p10 = {{{{{{{{{tmp_443_i_fu_482_p4}, {tmp_442_i_fu_472_p4}}, {tmp_441_i_fu_462_p4}}, {tmp_158_fu_454_p3}}, {tmp_157_fu_446_p3}}, {tmp_156_fu_438_p3}}, {tmp_155_fu_430_p3}}, {tmp_436_i_fu_420_p4}}, {grp_fu_220_p4}};

assign or_ln1677_fu_676_p2 = (shl_ln6_fu_668_p3 | 59'd2);

assign shl_ln1_fu_1723_p3 = {{tmp_31_fu_1713_p4}, {32'd0}};

assign shl_ln2_fu_1660_p3 = {{tmp_65_fu_1650_p4}, {32'd0}};

assign shl_ln3_fu_1357_p3 = {{tmp_66_fu_1347_p4}, {32'd0}};

assign shl_ln4_fu_1164_p3 = {{tmp_67_fu_1154_p4}, {32'd0}};

assign shl_ln5_fu_971_p3 = {{tmp_68_fu_961_p4}, {32'd0}};

assign shl_ln6_fu_668_p3 = {{tmp_69_fu_658_p4}, {32'd0}};

assign shl_ln9_fu_1780_p3 = {{tmp_27_fu_1770_p4}, {32'd0}};

assign shl_ln_fu_1971_p3 = {{tmp_23_fu_1961_p4}, {32'd0}};

assign tmp1_fu_1511_p12 = {{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {cmd_offs_V_reg_2035}}, {7'd0}}, {grp_fu_245_p3}}, {28'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign tmp2_fu_1208_p12 = {{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {cmd_offs_V_reg_2035}}, {7'd0}}, {grp_fu_245_p3}}, {28'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign tmp3_fu_1015_p12 = {{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {cmd_offs_V_reg_2035}}, {7'd0}}, {grp_fu_245_p3}}, {28'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign tmp4_fu_822_p12 = {{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {cmd_offs_V_reg_2035}}, {7'd0}}, {grp_fu_245_p3}}, {28'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign tmp5_fu_519_p12 = {{{{{{{{{{{grp_fu_270_p4}, {2'd0}}, {grp_fu_261_p4}}, {4'd0}}, {cmd_offs_V_reg_2035}}, {7'd0}}, {grp_fu_245_p3}}, {28'd0}}, {grp_fu_252_p4}}, {16'd0}}, {grp_fu_220_p4}};

assign tmp_103_fu_1863_p3 = or_ln1617_fu_1847_p2[32'd96];

assign tmp_104_fu_1871_p3 = or_ln1617_fu_1847_p2[32'd104];

assign tmp_105_fu_1879_p3 = or_ln1617_fu_1847_p2[32'd112];

assign tmp_106_fu_1887_p3 = or_ln1617_fu_1847_p2[32'd120];

assign tmp_113_fu_1552_p3 = or_ln1641_fu_1536_p2[32'd96];

assign tmp_114_fu_1560_p3 = or_ln1641_fu_1536_p2[32'd104];

assign tmp_115_fu_1568_p3 = or_ln1641_fu_1536_p2[32'd112];

assign tmp_116_fu_1576_p3 = or_ln1641_fu_1536_p2[32'd120];

assign tmp_119_fu_1422_p3 = or_ln1643_fu_1406_p2[32'd96];

assign tmp_120_fu_1430_p3 = or_ln1643_fu_1406_p2[32'd104];

assign tmp_121_fu_1438_p3 = or_ln1643_fu_1406_p2[32'd112];

assign tmp_122_fu_1446_p3 = or_ln1643_fu_1406_p2[32'd120];

assign tmp_124_fu_1249_p3 = or_ln1649_fu_1233_p2[32'd96];

assign tmp_125_fu_1257_p3 = or_ln1649_fu_1233_p2[32'd104];

assign tmp_126_fu_1265_p3 = or_ln1649_fu_1233_p2[32'd112];

assign tmp_127_fu_1273_p3 = or_ln1649_fu_1233_p2[32'd120];

assign tmp_131_fu_1056_p3 = or_ln1658_fu_1040_p2[32'd96];

assign tmp_132_fu_1064_p3 = or_ln1658_fu_1040_p2[32'd104];

assign tmp_133_fu_1072_p3 = or_ln1658_fu_1040_p2[32'd112];

assign tmp_134_fu_1080_p3 = or_ln1658_fu_1040_p2[32'd120];

assign tmp_138_fu_863_p3 = or_ln1666_fu_847_p2[32'd96];

assign tmp_139_fu_871_p3 = or_ln1666_fu_847_p2[32'd104];

assign tmp_140_fu_879_p3 = or_ln1666_fu_847_p2[32'd112];

assign tmp_141_fu_887_p3 = or_ln1666_fu_847_p2[32'd120];

assign tmp_144_fu_733_p3 = or_ln1668_fu_717_p2[32'd96];

assign tmp_145_fu_741_p3 = or_ln1668_fu_717_p2[32'd104];

assign tmp_146_fu_749_p3 = or_ln1668_fu_717_p2[32'd112];

assign tmp_147_fu_757_p3 = or_ln1668_fu_717_p2[32'd120];

assign tmp_149_fu_560_p3 = or_ln1674_fu_544_p2[32'd96];

assign tmp_150_fu_568_p3 = or_ln1674_fu_544_p2[32'd104];

assign tmp_151_fu_576_p3 = or_ln1674_fu_544_p2[32'd112];

assign tmp_152_fu_584_p3 = or_ln1674_fu_544_p2[32'd120];

assign tmp_155_fu_430_p3 = or_ln1676_fu_414_p2[32'd96];

assign tmp_156_fu_438_p3 = or_ln1676_fu_414_p2[32'd104];

assign tmp_157_fu_446_p3 = or_ln1676_fu_414_p2[32'd112];

assign tmp_158_fu_454_p3 = or_ln1676_fu_414_p2[32'd120];

assign tmp_21_fu_1799_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[10:5]}};

assign tmp_22_fu_1808_p4 = {{rx_remoteMemCmd_read_reg_1988_pp0_iter1_reg[14:11]}};

assign tmp_23_fu_1961_p4 = {{add_ln1513_fu_1955_p2[32:6]}};

assign tmp_27_fu_1770_p4 = {{add_ln1513_1_fu_1764_p2[32:6]}};

assign tmp_31_fu_1713_p4 = {{add_ln1513_2_fu_1707_p2[32:6]}};

assign tmp_327_i_fu_1853_p4 = {{or_ln1617_fu_1847_p2[91:64]}};

assign tmp_332_i_fu_1895_p4 = {{or_ln1617_fu_1847_p2[131:128]}};

assign tmp_333_i_fu_1905_p4 = {{or_ln1617_fu_1847_p2[141:136]}};

assign tmp_334_i_fu_1915_p4 = {{or_ln1617_fu_1847_p2[147:144]}};

assign tmp_355_i_fu_1542_p4 = {{or_ln1641_fu_1536_p2[91:64]}};

assign tmp_360_i_fu_1584_p4 = {{or_ln1641_fu_1536_p2[131:128]}};

assign tmp_361_i_fu_1594_p4 = {{or_ln1641_fu_1536_p2[141:136]}};

assign tmp_362_i_fu_1604_p4 = {{or_ln1641_fu_1536_p2[147:144]}};

assign tmp_364_i_fu_1412_p4 = {{or_ln1643_fu_1406_p2[91:64]}};

assign tmp_369_i_fu_1454_p4 = {{or_ln1643_fu_1406_p2[131:128]}};

assign tmp_370_i_fu_1464_p4 = {{or_ln1643_fu_1406_p2[141:136]}};

assign tmp_371_i_fu_1474_p4 = {{or_ln1643_fu_1406_p2[147:144]}};

assign tmp_373_i_fu_1239_p4 = {{or_ln1649_fu_1233_p2[91:64]}};

assign tmp_378_i_fu_1281_p4 = {{or_ln1649_fu_1233_p2[131:128]}};

assign tmp_379_i_fu_1291_p4 = {{or_ln1649_fu_1233_p2[141:136]}};

assign tmp_380_i_fu_1301_p4 = {{or_ln1649_fu_1233_p2[147:144]}};

assign tmp_391_i_fu_1046_p4 = {{or_ln1658_fu_1040_p2[91:64]}};

assign tmp_396_i_fu_1088_p4 = {{or_ln1658_fu_1040_p2[131:128]}};

assign tmp_397_i_fu_1098_p4 = {{or_ln1658_fu_1040_p2[141:136]}};

assign tmp_398_i_fu_1108_p4 = {{or_ln1658_fu_1040_p2[147:144]}};

assign tmp_409_i_fu_853_p4 = {{or_ln1666_fu_847_p2[91:64]}};

assign tmp_414_i_fu_895_p4 = {{or_ln1666_fu_847_p2[131:128]}};

assign tmp_415_i_fu_905_p4 = {{or_ln1666_fu_847_p2[141:136]}};

assign tmp_416_i_fu_915_p4 = {{or_ln1666_fu_847_p2[147:144]}};

assign tmp_418_i_fu_723_p4 = {{or_ln1668_fu_717_p2[91:64]}};

assign tmp_423_i_fu_765_p4 = {{or_ln1668_fu_717_p2[131:128]}};

assign tmp_424_i_fu_775_p4 = {{or_ln1668_fu_717_p2[141:136]}};

assign tmp_425_i_fu_785_p4 = {{or_ln1668_fu_717_p2[147:144]}};

assign tmp_427_i_fu_550_p4 = {{or_ln1674_fu_544_p2[91:64]}};

assign tmp_432_i_fu_592_p4 = {{or_ln1674_fu_544_p2[131:128]}};

assign tmp_433_i_fu_602_p4 = {{or_ln1674_fu_544_p2[141:136]}};

assign tmp_434_i_fu_612_p4 = {{or_ln1674_fu_544_p2[147:144]}};

assign tmp_436_i_fu_420_p4 = {{or_ln1676_fu_414_p2[91:64]}};

assign tmp_441_i_fu_462_p4 = {{or_ln1676_fu_414_p2[131:128]}};

assign tmp_442_i_fu_472_p4 = {{or_ln1676_fu_414_p2[141:136]}};

assign tmp_443_i_fu_482_p4 = {{or_ln1676_fu_414_p2[147:144]}};

assign tmp_65_fu_1650_p4 = {{add_ln1513_3_fu_1644_p2[32:6]}};

assign tmp_66_fu_1347_p4 = {{add_ln1513_4_fu_1341_p2[32:6]}};

assign tmp_67_fu_1154_p4 = {{add_ln1513_5_fu_1148_p2[32:6]}};

assign tmp_68_fu_961_p4 = {{add_ln1513_6_fu_955_p2[32:6]}};

assign tmp_69_fu_658_p4 = {{add_ln1513_7_fu_652_p2[32:6]}};

assign tmp_fu_1817_p14 = {{{{{{{{{{{{{tmp_22_fu_1808_p4}, {2'd0}}, {tmp_21_fu_1799_p4}}, {4'd0}}, {grp_fu_320_p4}}, {7'd0}}, {grp_fu_297_p3}}, {15'd0}}, {grp_fu_313_p3}}, {12'd0}}, {grp_fu_304_p4}}, {16'd0}}, {grp_fu_288_p4}};

assign tmp_i_301_nbreadreq_fu_192_p3 = tx_localMemCmdFifo_empty_n;

assign tmp_i_nbreadreq_fu_178_p3 = rx_remoteMemCmd_empty_n;

assign zext_ln1495_1_fu_1761_p1 = cmd_len_V_reg_2004_pp0_iter1_reg;

assign zext_ln1495_2_fu_1704_p1 = cmd_len_V_reg_2004_pp0_iter1_reg;

assign zext_ln1495_3_fu_1641_p1 = cmd_len_V_1_reg_2044;

assign zext_ln1495_4_fu_1338_p1 = cmd_len_V_1_reg_2044;

assign zext_ln1495_5_fu_1145_p1 = cmd_len_V_1_reg_2044;

assign zext_ln1495_6_fu_952_p1 = cmd_len_V_1_reg_2044;

assign zext_ln1495_7_fu_649_p1 = cmd_len_V_1_reg_2044;

assign zext_ln1495_fu_1952_p1 = cmd_len_V_reg_2004_pp0_iter1_reg;

assign zext_ln1617_fu_1947_p1 = or_ln1617_i_fu_1925_p10;

assign zext_ln1618_fu_1979_p1 = shl_ln_fu_1971_p3;

assign zext_ln1622_fu_1756_p1 = or_ln1622_i_fu_1736_p9;

assign zext_ln1623_fu_1794_p1 = or_ln1623_fu_1788_p2;

assign zext_ln1627_fu_1699_p1 = or_ln1627_i_fu_1679_p9;

assign zext_ln1628_fu_1731_p1 = shl_ln1_fu_1723_p3;

assign zext_ln1641_fu_1636_p1 = or_ln1641_i_fu_1614_p10;

assign zext_ln1643_fu_1506_p1 = or_ln1643_i_fu_1484_p10;

assign zext_ln1644_fu_1674_p1 = or_ln1644_fu_1668_p2;

assign zext_ln1649_fu_1333_p1 = or_ln1649_i_fu_1311_p10;

assign zext_ln1651_fu_1203_p1 = or_ln1651_i_fu_1183_p9;

assign zext_ln1652_fu_1371_p1 = or_ln1652_fu_1365_p2;

assign zext_ln1658_fu_1140_p1 = or_ln1658_i_fu_1118_p10;

assign zext_ln1660_fu_1010_p1 = or_ln1660_i_fu_990_p9;

assign zext_ln1661_fu_1178_p1 = or_ln1661_fu_1172_p2;

assign zext_ln1666_fu_947_p1 = or_ln1666_i_fu_925_p10;

assign zext_ln1668_fu_817_p1 = or_ln1668_i_fu_795_p10;

assign zext_ln1669_fu_985_p1 = or_ln1669_fu_979_p2;

assign zext_ln1674_fu_644_p1 = or_ln1674_i_fu_622_p10;

assign zext_ln1676_fu_514_p1 = or_ln1676_i_fu_492_p10;

assign zext_ln1677_fu_682_p1 = or_ln1677_fu_676_p2;

endmodule //rocev2_top_mem_cmd_merger_512_0_s
