# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase2_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/IncPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/IncPC.v 
# -- Compiling module IncPC
# 
# Top level modules:
# 	IncPC
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v 
# -- Compiling module miniSRC
# 
# Top level modules:
# 	miniSRC
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/flip_flop.v 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 21:52:11 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v 
# -- Compiling module con_ff
# 
# Top level modules:
# 	con_ff
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v 
# -- Compiling module memory_custom
# 
# Top level modules:
# 	memory_custom
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES {C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES/general_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:12 on Mar 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES" C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES/general_tb.v 
# -- Compiling module general_tb
# 
# Top level modules:
# 	general_tb
# End time: 21:52:12 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  general_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" general_tb 
# Start time: 21:52:12 on Mar 24,2024
# Loading work.general_tb
# Loading work.miniSRC
# Loading work.con_ff
# Loading work.flip_flop
# Loading work.register_gen
# Loading work.select_encode
# Loading work.decoder_4_to_16
# Loading work.memory_custom
# Loading work.mux_2_to_1
# Loading work.Datapath
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.IncPC
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Warning: (vsim-PLI-3406) Too many digits (18) in data on line 1 of file "load_tb.hex". (Max is 8.)    : C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v(18)
#    Time: 0 ps  Iteration: 0  Instance: /general_tb/CPU/RAM
do testing.do
# ** Error: (vish-4014) No objects found matching '/general_tb/CPU/RAM/address'.
# Executing ONERROR command at macro ./testing.do line 8
# ** Error: (vish-4014) No objects found matching '/general_tb/CPU/RAM/data'.
# Executing ONERROR command at macro ./testing.do line 9
# ** Error: (vish-4014) No objects found matching '/general_tb/CPU/RAM/rden'.
# Executing ONERROR command at macro ./testing.do line 10
# ** Error: (vish-4014) No objects found matching '/general_tb/CPU/RAM/wren'.
# Executing ONERROR command at macro ./testing.do line 11
# ** Error: (vish-4014) No objects found matching '/general_tb/CPU/RAM/q'.
# Executing ONERROR command at macro ./testing.do line 12
add wave -position end sim:/general_tb/CPU/RAM/*
restart
run 200ns
# ** Warning: (vsim-PLI-3406) Too many digits (18) in data on line 1 of file "load_tb.hex". (Max is 8.)    : C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v(18)
#    Time: 0 ps  Iteration: 0  Instance: /general_tb/CPU/RAM
# End time: 21:56:40 on Mar 24,2024, Elapsed time: 0:04:28
# Errors: 15, Warnings: 2
