
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354914000                       # Number of ticks simulated
final_tick                               2261635328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              144872553                       # Simulator instruction rate (inst/s)
host_op_rate                                144867816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              435990685                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769960                       # Number of bytes of host memory used
host_seconds                                     0.81                       # Real time elapsed on the host
sim_insts                                   117924513                       # Number of instructions simulated
sim_ops                                     117924513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              7616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                119                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                84                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1983579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1081952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       360651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     10458872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      7573666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             21458720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1983579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       360651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     10458872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        12803102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15147331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15147331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15147331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1983579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1081952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       360651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     10458872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      7573666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            36606051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        66496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             70720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        76224                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          76224                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1039                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1105                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1191                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1191                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1442603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      6131063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4147484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       180325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    187358064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            199259539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1442603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       180325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1622928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      214767521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           214767521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      214767521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1442603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      6131063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4147484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       180325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    187358064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           414027060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139279500     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151539000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61965000     75.31%     75.31% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20313000     24.69%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5033                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.423246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5033                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.897477                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.358560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.064686                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130256                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25701                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25701                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56301                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56301                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2198                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5076                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5076                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085967                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078784                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078784                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082702                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082702                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082702                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082702                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3280                       # number of writebacks
system.cpu0.dcache.writebacks::total             3280                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2492                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971990                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.824639                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.598248                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.373743                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051950                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335577                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       164049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         164049                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       164049                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          164049                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       164049                       # number of overall hits
system.cpu0.icache.overall_hits::total         164049                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2493                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2493                       # number of overall misses
system.cpu0.icache.overall_misses::total         2493                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014969                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014969                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014969                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2492                       # number of writebacks
system.cpu0.icache.writebacks::total             2492                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       795                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351961500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357747500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.31%      5.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.74%      6.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1045271500     93.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2115                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.253607                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49016                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2115                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.175414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.415214                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.838392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722341                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78636                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78636                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12767                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34985                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34985                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2255                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2255                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2255                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2255                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066117                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060553                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060553                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060553                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060553                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1009                       # number of writebacks
system.cpu1.dcache.writebacks::total             1009                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803543                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99910                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.793375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.550584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.252959                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.376075                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623541                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134613                       # number of overall hits
system.cpu1.icache.overall_hits::total         134613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135882                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009339                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357484000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357648500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          276.936731                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   275.788460                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148271                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.538649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002243                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.540892                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551472000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560905000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510494500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75510000     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12773                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.052673                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159321                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12773                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.473264                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.088072                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   317.964602                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621025                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355592                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355592                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76033                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76033                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79892                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79892                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155925                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155925                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155925                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155925                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5867                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5867                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12862                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12862                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12862                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12862                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071636                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071636                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080507                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076203                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8470                       # number of writebacks
system.cpu3.dcache.writebacks::total             8470                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4269                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871353                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             254050                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4269                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.510424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.605569                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.265785                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401573                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           907110                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          907110                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       447150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         447150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       447150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          447150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       447150                       # number of overall hits
system.cpu3.icache.overall_hits::total         447150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4270                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4270                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4270                       # number of overall misses
system.cpu3.icache.overall_misses::total         4270                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451420                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009459                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009459                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4269                       # number of writebacks
system.cpu3.icache.writebacks::total             4269                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22202                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2855                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2829                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8350                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4289                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3051                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2333                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              162                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             226                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3762                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4588                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7128                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15104                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6592                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32271                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       296640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       533520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1178152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             9527                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             31605                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.180763                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.387613                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   25926     82.03%     82.03% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5645     17.86%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      34      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               31605                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34466                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             600                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10273                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8471                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3418                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3888                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4270                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6003                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11958                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38654                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50633                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1365792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1858152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             5175                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             39170                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076589                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267950                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   36191     92.39%     92.39% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2958      7.55%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      21      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               39170                       # Request fanout histogram
system.l2cache0.tags.replacements                1512                       # number of replacements
system.l2cache0.tags.tagsinuse           31368.137739                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                105126                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1512                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               69.527778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 15041.362798                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  5538.654320                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  6866.799165                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1382.535280                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1452.282020                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    17.194347                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   737.036898                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.599086                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   329.673824                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.459026                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.169026                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.209558                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042192                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.044320                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.022493                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.010061                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.957280                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30919                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8225                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        15415                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         7279                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.943573                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171426                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171426                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4289                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4289                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3051                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3051                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1846                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          610                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2456                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2474                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1265                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3739                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1889                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2957                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2474                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1265                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1678                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9152                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2474                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1265                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1678                       # number of overall hits
system.l2cache0.overall_hits::total              9152                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          115                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          139                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          234                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           27                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           261                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           23                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1041                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          491                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1532                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          518                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1816                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          518                       # number of overall misses
system.l2cache0.overall_misses::total            1816                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4289                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4289                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3051                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3051                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2717                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2493                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3762                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2930                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2493                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5010                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2196                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10968                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2493                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5010                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2196                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10968                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.972028                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.112500                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.042386                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.096062                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007621                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.006114                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.355290                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.314945                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.341279                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007621                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.254491                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.235883                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.165573                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007621                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.254491                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.235883                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.165573                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            892                       # number of writebacks
system.l2cache0.writebacks::total                 892                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 887                       # number of replacements
system.l2cache1.tags.tagsinuse           30154.917755                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  6246                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 887                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                7.041714                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15445.153415                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5524.914036                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  6028.373114                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1752.870432                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1302.888135                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.573953                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    30.322781                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    69.821888                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.471349                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.168607                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.183971                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.053493                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039761                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000925                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.002131                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.920255                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30583                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          855                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3245                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5128                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        14926                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         6429                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933319                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              274497                       # Number of tag accesses
system.l2cache1.tags.data_accesses             274497                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8471                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8471                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3418                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3418                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5145                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5145                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4211                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4211                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5547                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5548                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4211                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        10692                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              14904                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4211                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        10692                       # number of overall hits
system.l2cache1.overall_hits::total             14904                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1726                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1726                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           59                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           59                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          447                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          448                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2173                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             2233                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2173                       # number of overall misses
system.l2cache1.overall_misses::total            2233                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3418                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3418                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5994                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4270                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12865                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17137                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4270                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12865                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17137                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.251201                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.251201                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.013817                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.013817                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.074575                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.074716                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.013817                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.168908                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.130303                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.013817                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.168908                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.130303                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            364                       # number of writebacks
system.l2cache1.writebacks::total                 364                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1777                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          908                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             658                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             189                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            329                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              247                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             246                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1777                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          517                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4916                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5443                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          873                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          883                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  6326                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       163392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       172008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        15656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 187664                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            8218                       # Total snoops (count)
system.membus0.snoop_fanout::samples            11439                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.633010                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.482005                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   4198     36.70%     36.70% # Request fanout histogram
system.membus0.snoop_fanout::3                   7241     63.30%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              11439                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              2002                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1205                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             551                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             467                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            630                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1779                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1778                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         2002                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         4805                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         5804                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4800                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4800                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 10604                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       138944                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15656                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       154600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 319080                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             860                       # Total snoops (count)
system.membus1.snoop_fanout::samples             7215                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.108108                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.310538                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   6435     89.19%     89.19% # Request fanout histogram
system.membus1.snoop_fanout::2                    780     10.81%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               7215                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2236                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.978650                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           73                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2236                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.032648                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.693059                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.015070                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.835745                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012519                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.422257                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.543316                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000942                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.114734                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000782                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.213891                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.873666                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26545                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26545                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks          824                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total          824                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          126                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          214                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          234                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1004                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1495                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1729                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          214                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          234                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1004                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks          831                       # number of writebacks
system.numa_caches_downward0.writebacks::total          831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          121                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.003945                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           99                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          121                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.818182                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.354434                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.942148                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.122170                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     5.656799                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.928394                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.147152                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.183884                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.007636                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.353550                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.183025                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.875247                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         5348                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         5348                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           58                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          166                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          224                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          172                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          230                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          172                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          230                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          166                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          224                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           58                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          172                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          230                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           58                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          172                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          230                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           17                       # number of writebacks
system.numa_caches_downward1.writebacks::total           17                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          121                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.559058                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          121                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.834711                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.434865                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.333078                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.122170                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     5.806345                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.862601                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.089679                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.208317                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.007636                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.362897                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.178913                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.847441                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         5373                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         5373                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           17                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           58                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          164                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          222                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          170                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          228                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          170                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          228                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          166                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          224                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           58                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          172                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          230                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           58                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          172                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          230                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.987952                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.991071                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.988372                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.991304                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.988372                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.991304                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           16                       # number of writebacks
system.numa_caches_upward0.writebacks::total           16                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2247                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.401780                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           70                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2247                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.031153                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.859094                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013191                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.898544                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012390                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.618561                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.428693                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000824                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.118659                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000774                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.288660                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.837611                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26608                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26608                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks          831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          126                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          214                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          234                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1004                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1495                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1729                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          214                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          234                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1004                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks          841                       # number of writebacks
system.numa_caches_upward1.writebacks::total          841                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33976                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8187                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28492                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4648                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62468                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12835                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              44090                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          44184                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  302403                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166430                       # Number of instructions committed
system.switch_cpus0.committedOps               166430                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160614                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17219                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160614                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221534                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113259                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62732                       # number of memory refs
system.switch_cpus0.num_load_insts              34180                       # Number of load instructions
system.switch_cpus0.num_store_insts             28552                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231412.670282                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70990.329718                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234754                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765246                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22622                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2866      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96280     57.81%     59.53% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35140     21.10%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28832     17.31%     98.06% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.94%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166542                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23722                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37542                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23268                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23393                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522863515                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135496                       # Number of instructions committed
system.switch_cpus1.committedOps               135496                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130179                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16017                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130179                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172855                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99155                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38651                       # number of memory refs
system.switch_cpus1.num_load_insts              24607                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3656270409.875394                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      866593105.124606                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191603                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808397                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19746                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2818      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86818     63.89%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25657     18.88%     84.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6420      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135882                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522863401                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520512216.501408                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2351184.498592                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82722                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34093                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170834                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49610                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161855                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162007                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523270657                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450937                       # Number of instructions committed
system.switch_cpus3.committedOps               450937                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433986                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8523                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46957                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433986                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624418                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294772                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171948                       # number of memory refs
system.switch_cpus3.num_load_insts              83562                       # Number of load instructions
system.switch_cpus3.num_store_insts             88386                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645703334.854982                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877567322.145018                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636170                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363830                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58349                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9715      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256532     56.83%     58.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85822     19.01%     78.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88453     19.59%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451420                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1719                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          848                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          549                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          170                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          291                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           241                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          240                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1719                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4923                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4923                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         1002                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5925                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        15848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              179688                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         6721                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          9334                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.606814                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488484                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3670     39.32%     39.32% # Request fanout histogram
system.system_bus.snoop_fanout::2                5664     60.68%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            9334                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002474                       # Number of seconds simulated
sim_ticks                                  2474280500                       # Number of ticks simulated
final_tick                               2264466367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25087276                       # Simulator instruction rate (inst/s)
host_op_rate                                 25087141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              503772411                       # Simulator tick rate (ticks/s)
host_mem_usage                                 784296                       # Number of bytes of host memory used
host_seconds                                     4.91                       # Real time elapsed on the host
sim_insts                                   123214984                       # Number of instructions simulated
sim_ops                                     123214984                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       161280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       171328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            336896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       161280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       164544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2031104                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2031104                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2520                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         2677                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5264                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        31736                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             31736                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       206929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       155197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       543188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       232795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     65182585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     69243564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       569054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        25866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136159178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       206929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       543188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     65182585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       569054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        66501757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      820886718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           820886718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      820886718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       206929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       155197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       543188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       232795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     65182585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     69243564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       569054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        25866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           957045897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        63040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       364032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data         4416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1487552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1924032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        63040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1916160                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1916160                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          985                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         5688                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data           69                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        23243                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              30063                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        29940                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             29940                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data        25866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       620787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      1370904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     25478114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    147126407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      1784761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      601205886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            777612724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       620787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     25478114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        26098900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      774431193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           774431193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      774431193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        25866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       620787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      1370904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     25478114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    147126407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      1784761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     601205886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1552043917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     229     40.60%     40.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     12.77%     53.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.35%     53.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     53.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    260     46.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 564                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  533                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2642155000     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.20%     98.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     98.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     98.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               33388000      1.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2681205500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  416     84.04%     84.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.21%     85.25% # number of callpals executed
system.cpu0.kern.callpal::rti                      73     14.75%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   495                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               75                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               94                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          452.589211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5597                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.542553                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   452.589211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.883963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.883963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61849                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        18968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          18968                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10748                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10748                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          444                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          444                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29716                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29716                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29716                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29716                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           36                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           15                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          149                       # number of overall misses
system.cpu0.dcache.overall_misses::total          149                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003338                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.032680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004989                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu0.dcache.writebacks::total               42                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              255                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              36672                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.811765                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           202521                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          202521                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       100878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         100878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       100878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          100878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       100878                       # number of overall hits
system.cpu0.icache.overall_hits::total         100878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          255                       # number of overall misses
system.cpu0.icache.overall_misses::total          255                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       101133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       101133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       101133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       101133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002521                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          255                       # number of writebacks
system.cpu0.icache.writebacks::total              255                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       700                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     45.64%     45.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.51%     46.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     46.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    209     53.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 390                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  358                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1667144500     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               13372000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1680779000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.846890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917949                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.34%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.48%      4.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  364     86.87%     90.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.95%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     92.12% # number of callpals executed
system.cpu1.kern.callpal::rti                      23      5.49%     97.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   419                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.724138                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65256500     51.52%     51.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            61413000     48.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5206                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.467108                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              90095                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5206                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.305993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.467108                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           195704                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          195704                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        51156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          51156                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          534                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          534                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          589                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        88686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           88686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        88686                       # number of overall hits
system.cpu1.dcache.overall_hits::total          88686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3035                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3035                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2240                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5275                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5275                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5275                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5275                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        54191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        54191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        39770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        39770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        93961                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        93961                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        93961                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        93961                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.056006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.056006                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.056324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056324                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.160377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.160377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.072441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.056140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.056140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.056140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.056140                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3296                       # number of writebacks
system.cpu1.dcache.writebacks::total             3296                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2817                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.994928                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             435558                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2817                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.617678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.028464                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.966464                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000056                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           516031                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          516031                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       253787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         253787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       253787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          253787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       253787                       # number of overall hits
system.cpu1.icache.overall_hits::total         253787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2819                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2819                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2819                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2819                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2819                       # number of overall misses
system.cpu1.icache.overall_misses::total         2819                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       256606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       256606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       256606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       256606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       256606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       256606                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010986                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010986                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2817                       # number of writebacks
system.cpu1.icache.writebacks::total             2817                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     241                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13283                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2676     36.82%     36.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.89%     37.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     37.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4523     62.24%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7267                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2673     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.20%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.04%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2672     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5413                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2140561000     79.83%     79.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4647500      0.17%     80.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     80.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     80.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              535832000     19.98%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2681250500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998879                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.590758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.744874                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.57%      8.57% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.57%     17.14% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.57%     25.71% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.43%     37.14% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.86%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     14.29%     54.29% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.86%     77.14% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.86%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.86%     82.86% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.86%     85.71% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      2.86%     88.57% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.86%     91.43% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.86%     94.29% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.86%     97.14% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.86%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    35                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  346      3.84%      3.89% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      4.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6773     75.22%     79.22% # number of callpals executed
system.cpu2.kern.callpal::rdps                    342      3.80%     83.02% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.03% # number of callpals executed
system.cpu2.kern.callpal::rti                     426      4.73%     87.76% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      0.76%     88.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     88.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1030     11.44%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  9004                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              771                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                355                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                354                      
system.cpu2.kern.mode_good::user                  355                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.459144                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.629663                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2665645500     77.03%     77.03% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           794970000     22.97%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     346                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            45385                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          502.578705                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1070431                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            45385                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.585568                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.754256                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   489.824449                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.024911                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.956688                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981599                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2358275                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2358275                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       701858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         701858                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       383878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        383878                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12758                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12758                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1085736                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1085736                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1085736                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1085736                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        31945                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        31945                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        12682                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        12682                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1295                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1295                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          180                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        44627                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         44627                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        44627                       # number of overall misses
system.cpu2.dcache.overall_misses::total        44627                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       733803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       733803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       396560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       396560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1130363                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1130363                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1130363                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1130363                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043533                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.031980                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031980                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.099684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.099684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013913                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013913                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039480                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039480                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039480                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039480                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        27369                       # number of writebacks
system.cpu2.dcache.writebacks::total            27369                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            84086                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3609642                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            84086                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.927978                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.021736                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   487.978264                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.046917                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.953083                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8387572                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8387572                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      4067657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4067657                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      4067657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4067657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      4067657                       # number of overall hits
system.cpu2.icache.overall_hits::total        4067657                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        84086                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        84086                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        84086                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         84086                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        84086                       # number of overall misses
system.cpu2.icache.overall_misses::total        84086                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      4151743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4151743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      4151743                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4151743                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      4151743                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4151743                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.020253                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.020253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.020253                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        84086                       # number of writebacks
system.cpu2.icache.writebacks::total            84086                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       100                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      30     34.09%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.27%     36.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      3.41%     39.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     53     60.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  88                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       30     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.12%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      4.69%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      29     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   64                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1882250000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4785000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1887484500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.547170                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.727273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.19%      3.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   80     85.11%     88.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.45%     95.74% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    94                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              537                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.595661                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3473                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              537                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.467412                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.595661                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.823429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.823429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16157                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16157                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3654                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3654                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3286                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3286                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           40                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           38                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6940                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6940                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6940                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          430                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          430                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          256                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           22                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          686                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           686                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          686                       # number of overall misses
system.cpu3.dcache.overall_misses::total          686                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.105289                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105289                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.072276                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.072276                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.354839                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354839                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.344828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.344828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.089955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.089955                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089955                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          309                       # number of writebacks
system.cpu3.dcache.writebacks::total              309                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              985                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              985                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.094416                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            44417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           44417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20731                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20731                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20731                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20731                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20731                       # number of overall hits
system.cpu3.icache.overall_hits::total          20731                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          985                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          985                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          985                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           985                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          985                       # number of overall misses
system.cpu3.icache.overall_misses::total          985                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21716                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045358                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          985                       # number of writebacks
system.cpu3.icache.writebacks::total              985                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 429                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3579904                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        445                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1251                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57380                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  117262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3586700                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                56077                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                56077                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               504693                       # Number of tag accesses
system.iocache.tags.data_accesses              504693                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          141                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              141                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55936                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55936                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          141                       # number of demand (read+write) misses
system.iocache.demand_misses::total               141                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          141                       # number of overall misses
system.iocache.overall_misses::total              141                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          141                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            141                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          141                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             141                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          141                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            141                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55936                       # number of writebacks
system.iocache.writebacks::total                55936                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         17047                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         8815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          734                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1875                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 430                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               6768                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                295                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               295                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3338                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2604                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1721                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              161                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             61                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             222                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3074                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3264                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          697                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         1883                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8055                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        15828                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  26463                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13334                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       335104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       546336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  923062                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           190556                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            208169                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.017188                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.130525                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  204606     98.29%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    3548      1.70%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      15      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              208169                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        262894                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       130960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        31601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            6155                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           24                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 680                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp             119443                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1149                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1149                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        27678                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        61343                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            10531                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              274                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            200                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             474                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             12664                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            12664                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          85071                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         33692                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       228700                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       133541                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2785                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1986                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 367012                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      9255296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      4679674                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       115200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        62388                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                14112558                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           133039                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            397321                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.173351                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.378737                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  328473     82.67%     82.67% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   68820     17.32%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      28      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              397321                       # Request fanout histogram
system.l2cache0.tags.replacements                1053                       # number of replacements
system.l2cache0.tags.tagsinuse           30924.907663                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 84947                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1053                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               80.671415                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 16410.616316                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  4821.166602                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  5887.219698                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1189.253118                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1036.377179                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    21.654114                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   305.848844                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    79.349779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1173.422013                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.500812                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.147130                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.179664                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.036293                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.031628                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000661                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.009334                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.002422                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.035810                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.943753                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30665                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        16945                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        13717                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.935822                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              134276                       # Number of tag accesses
system.l2cache0.tags.data_accesses             134276                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3338                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3338                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2604                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2604                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         1838                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1847                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          247                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2774                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3021                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           88                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2164                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2252                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          247                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           97                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2774                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4002                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               7120                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          247                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           97                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2774                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4002                       # number of overall hits
system.l2cache0.overall_hits::total              7120                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           24                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          134                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          158                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           44                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           58                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          265                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           268                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst            8                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           45                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           53                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           34                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          957                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total          991                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           37                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1222                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1312                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           37                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1222                       # number of overall misses
system.l2cache0.overall_misses::total            1312                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3338                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3338                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2604                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2604                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          158                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2103                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2115                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2819                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3074                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3121                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          255                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          134                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2819                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5224                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           8432                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          255                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          134                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2819                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5224                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          8432                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.126010                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.126714                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.031373                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.015963                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.017241                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.278689                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.306632                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.305581                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.031373                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.276119                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.015963                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.233920                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.155598                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.031373                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.276119                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.015963                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.233920                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.155598                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            552                       # number of writebacks
system.l2cache0.writebacks::total                 552                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9365                       # number of replacements
system.l2cache1.tags.tagsinuse           31596.458429                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 80921                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9365                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                8.640790                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15867.037025                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  4606.652805                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  4764.660439                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1652.858358                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1081.657443                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1511.848947                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  1187.169991                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    81.674429                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   842.898990                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.484224                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.140584                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.145406                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.050441                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.033010                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.046138                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.036230                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.002493                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.025723                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.964247                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32531                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5044                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        16783                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        10436                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.992767                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1872962                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1872962                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        27678                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        27678                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        61343                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        61343                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         5671                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5727                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        80565                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          963                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        81528                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        30219                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          373                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        30592                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        80565                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        35890                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          963                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          429                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             117847                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        80565                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        35890                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          963                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          429                       # number of overall hits
system.l2cache1.overall_hits::total            117847                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          179                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           13                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          192                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          166                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          174                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         6742                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          141                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6883                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         3521                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           22                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3543                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         2645                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2669                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         3521                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         9387                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          165                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            13095                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         3521                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         9387                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          165                       # number of overall misses
system.l2cache1.overall_misses::total           13095                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        27678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        27678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        61343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        61343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          196                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        12413                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        12610                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        84086                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        85071                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        32864                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        33261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        84086                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        45277                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          985                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          594                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         130942                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        84086                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        45277                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          985                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          594                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        130942                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.983516                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.979592                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.982249                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.983051                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.543140                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.715736                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.545837                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.041874                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.022335                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.041648                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.080483                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.060453                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.080244                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.041874                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.207324                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.022335                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.277778                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.100006                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.041874                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.207324                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.022335                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.277778                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.100006                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5180                       # number of writebacks
system.l2cache1.writebacks::total                5180                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1110                       # Transaction distribution
system.membus0.trans_dist::ReadResp              5876                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1444                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1444                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        56977                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            1345                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             228                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           207                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            404                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2087                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2084                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4766                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        55936                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        55936                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          483                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3501                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1450                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5434                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12521                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         3658                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        16179                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        93696                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        74535                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       168231                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                189844                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         1782                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       119862                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         3886                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       381806                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1998848                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1590080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      3588928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                4090596                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           68479                       # Total snoops (count)
system.membus0.snoop_fanout::samples           192652                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.350326                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.477073                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 125161     64.97%     64.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  67491     35.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             192652                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                680                       # Transaction distribution
system.membus1.trans_dist::ReadResp              7952                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1149                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1149                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        30424                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            3058                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             518                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           218                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            632                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            31778                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           31724                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7272                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        21750                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        17108                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        38858                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        77696                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        77696                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                116554                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       785408                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       381486                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1166894                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                4446766                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           71597                       # Total snoops (count)
system.membus1.snoop_fanout::samples           148041                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.483055                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499714                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  76529     51.69%     51.69% # Request fanout histogram
system.membus1.snoop_fanout::2                  71512     48.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             148041                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        26187                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.741370                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          197                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        26187                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.007523                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    14.244427                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.492197                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.042518                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.614490                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.347738                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.890277                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.030762                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.002657                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.038406                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.021734                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.983836                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       441125                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       441125                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        25241                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        25241                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           42                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           43                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           42                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           43                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          138                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          240                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          240                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           24                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          922                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           99                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1060                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        24704                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        24704                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           99                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1300                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           99                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1300                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        25241                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        25241                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          138                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          241                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          241                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          922                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1102                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        24704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        24704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1163                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          141                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1343                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1163                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          141                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1343                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.995851                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.995851                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.702128                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.961887                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999140                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.702128                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.967982                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999140                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.702128                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.967982                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        25242                       # number of writebacks
system.numa_caches_downward0.writebacks::total        25242                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3936                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.357157                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          142                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3936                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.036077                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.264531                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     7.987588                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.774576                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.206013                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.124449                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.141533                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.499224                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.298411                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.012876                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.007778                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.959822                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        68596                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        68596                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          484                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          484                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           30                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           37                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          127                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         1835                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1835                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         2525                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         1019                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           22                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3581                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         2525                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         2854                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5416                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         2525                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         2854                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5416                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          484                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          484                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         2525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         1019                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         2525                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         2854                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5416                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         2525                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         2854                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5416                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          486                       # number of writebacks
system.numa_caches_downward1.writebacks::total          486                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3940                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.416785                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          138                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3940                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.035025                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.137998                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     8.098205                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.680731                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.365964                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.133888                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.133625                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.506138                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.292546                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.022873                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.008368                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.963549                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        68614                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        68614                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          486                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          486                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           30                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           37                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          127                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         1835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         2525                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1019                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           22                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3581                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         2525                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         2854                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5416                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         2525                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         2854                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5416                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          486                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          486                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         2525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1019                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         2525                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         2854                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5416                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         2525                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         2854                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5416                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          489                       # number of writebacks
system.numa_caches_upward0.writebacks::total          489                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        26190                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.723284                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           88                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        26190                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003360                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    14.412441                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.308600                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.045417                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.609087                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.347738                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.900778                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.019288                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.002839                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.038068                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.021734                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.982705                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       464974                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       464974                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        25242                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        25242                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          138                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          240                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        24704                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        24944                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           24                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          922                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           99                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1060                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        24803                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        26004                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        24803                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        26004                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        25242                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        25242                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          138                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          240                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        24704                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        24944                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          922                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           99                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1060                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1162                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        24803                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        26004                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1162                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        24803                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        26004                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        25244                       # number of writebacks
system.numa_caches_upward1.writebacks::total        25244                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               19898                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11605                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31503                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11087                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11087                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 5362494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             101133                       # Number of instructions committed
system.switch_cpus0.committedOps               101133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        97126                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9119                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6732                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               97126                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       123733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        75256                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                31650                       # number of memory refs
system.switch_cpus0.num_load_insts              20042                       # Number of load instructions
system.switch_cpus0.num_store_insts             11608                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5252908.013035                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      109585.986965                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.020436                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.979564                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17198                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          454      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            64383     63.66%     64.11% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              86      0.09%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           21669     21.43%     85.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11612     11.48%     97.10% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            101133                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               54697                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           27536                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40386                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          15848                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               95083                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           43384                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             127197                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         127318                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3361135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             256449                       # Number of instructions committed
system.switch_cpus1.committedOps               256449                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       248143                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           349                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6591                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        27652                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              248143                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  349                       # number of float instructions
system.switch_cpus1.num_int_register_reads       339800                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       177187                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                95416                       # number of memory refs
system.switch_cpus1.num_load_insts              54956                       # Number of load instructions
system.switch_cpus1.num_store_insts             40460                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3186764.304885                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      174370.695115                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.051879                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.948121                       # Percentage of idle cycles
system.switch_cpus1.Branches                    36221                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4533      1.77%      1.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           151088     58.88%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             170      0.07%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           55974     21.81%     82.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          40741     15.88%     98.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4051      1.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            256606                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              743636                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1932                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          245857                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             410010                       # DTB write hits
system.switch_cpus2.dtb.write_misses              346                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          96416                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             1153646                       # DTB hits
system.switch_cpus2.dtb.data_misses              2278                       # DTB misses
system.switch_cpus2.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          342273                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1685675                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1908                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1687583                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 5362753                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            4149440                       # Number of instructions committed
system.switch_cpus2.committedOps              4149440                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      3995826                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         18017                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             120042                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       434515                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             3995826                       # number of integer instructions
system.switch_cpus2.num_fp_insts                18017                       # number of float instructions
system.switch_cpus2.num_int_register_reads      5464793                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      3098061                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        10155                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        10009                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              1160829                       # number of memory refs
system.switch_cpus2.num_load_insts             749414                       # Number of load instructions
system.switch_cpus2.num_store_insts            411415                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      861666.930423                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      4501086.069577                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.839324                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.160676                       # Percentage of idle cycles
system.switch_cpus2.Branches                   589649                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        80115      1.93%      1.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          2800464     67.45%     69.38% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9869      0.24%     69.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     69.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4638      0.11%     69.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              5      0.00%     69.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1958      0.05%     69.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     69.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            655      0.02%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          771504     18.58%     88.38% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         412584      9.94%     98.32% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         69950      1.68%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           4151743                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4133                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3610                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7743                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1228                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1228                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3774976                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21714                       # Number of instructions committed
system.switch_cpus3.committedOps                21714                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20988                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                934                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2100                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20988                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28863                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14821                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7775                       # number of memory refs
system.switch_cpus3.num_load_insts               4152                       # Number of load instructions
system.switch_cpus3.num_store_insts              3623                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3758415.437454                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      16560.562546                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.004387                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.995613                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3309                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          221      1.02%      1.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13105     60.35%     61.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4265     19.64%     81.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3628     16.71%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           438      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21716                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             680                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           5321                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1149                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1149                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        25728                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2075                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          193                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          167                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          332                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         26782                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        26779                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4641                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        77886                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        77886                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        17110                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        17110                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              94996                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3279744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3279744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       381614                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       381614                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3661358                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       109976                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        170295                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.639361                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.480187                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               61415     36.06%     36.06% # Request fanout histogram
system.system_bus.snoop_fanout::2              108880     63.94%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          170295                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  5.897495                       # Number of seconds simulated
sim_ticks                                5897494728500                       # Number of ticks simulated
final_tick                               8161961095500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 634005                       # Simulator instruction rate (inst/s)
host_op_rate                                   634005                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               84028961                       # Simulator tick rate (ticks/s)
host_mem_usage                                 805800                       # Number of bytes of host memory used
host_seconds                                 70184.07                       # Real time elapsed on the host
sim_insts                                 44497073097                       # Number of instructions simulated
sim_ops                                   44497073097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      7757056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      2803456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      5316992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      1868480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      8485888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      3436288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      5571392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      2312128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          37555712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      7757056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      5316992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      8485888                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      5571392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     27131328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      3784000                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        3784000                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst       121204                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        43804                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        83078                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        29195                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       132592                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        53692                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        87053                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        36127                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             586808                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        59125                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             59125                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1315314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       475364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       901568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       316826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1438897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       582669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       944705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       392053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              6368079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1315314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       901568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1438897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       944705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         4600484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         641628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              641628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         641628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1315314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       475364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       901568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       316826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1438897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       582669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       944705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       392053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             7009707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      3045888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    598238848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst      2504064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    576001728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      4046016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    667709056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst      2417920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    681901120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     74581312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        2610445952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      3045888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst      2504064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      4046016                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst      2417920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     12013888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   2247630784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     2247630784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        47592                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      9347482                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst        39126                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      9000027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        63219                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     10432954                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst        37780                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     10654705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide      1165333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           40788218                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     35119231                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          35119231                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       516472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    101439488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       424598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     97668884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       686057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    113219102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       409991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    115625558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       12646270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            442636420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       516472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       424598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       686057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       409991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2037117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      381116201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           381116201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      381116201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       516472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    101439488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       424598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     97668884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       686057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    113219102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       409991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    115625558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      12646270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           823752620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2067                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1114891                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   73513     33.79%     33.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.01%     33.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   6039      2.78%     36.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2091      0.96%     37.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 135887     62.46%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              217550                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    73513     47.69%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.01%     47.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    6039      3.92%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2091      1.36%     52.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   72481     47.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               154144                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            5885586177500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              295911000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              261895000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            11345416500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        5897490900000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.533392                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.708545                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.64%      0.64% # number of syscalls executed
system.cpu0.kern.syscall::4                        27      8.63%      9.27% # number of syscalls executed
system.cpu0.kern.syscall::17                       11      3.51%     12.78% # number of syscalls executed
system.cpu0.kern.syscall::71                        8      2.56%     15.34% # number of syscalls executed
system.cpu0.kern.syscall::73                        8      2.56%     17.89% # number of syscalls executed
system.cpu0.kern.syscall::74                        6      1.92%     19.81% # number of syscalls executed
system.cpu0.kern.syscall::75                      251     80.19%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   313                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 2117      0.46%      0.46% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 5212      1.13%      1.59% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.00%      1.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl               190920     41.45%     43.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                  23539      5.11%     48.16% # number of callpals executed
system.cpu0.kern.callpal::rti                   18483      4.01%     52.17% # number of callpals executed
system.cpu0.kern.callpal::callsys                7899      1.72%     53.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.00%     53.89% # number of callpals executed
system.cpu0.kern.callpal::rdunique             212393     46.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                460575                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            23692                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              16991                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              16990                      
system.cpu0.kern.mode_good::user                16991                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.717120                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.835263                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      430225852000      7.29%      7.29% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        5469969975000     92.71%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    5212                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         37775228                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.383859                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2311803185                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         37775228                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.198921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.383859                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.990984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4737146426                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4737146426                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1832363578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1832363578                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    478639119                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     478639119                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       282633                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       282633                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       300113                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       300113                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2311002697                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2311002697                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2311002697                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2311002697                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     27662464                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27662464                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     10296029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10296029                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        61486                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        61486                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        39518                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        39518                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     37958493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37958493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     37958493                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37958493                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   1860026042                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1860026042                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    488935148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    488935148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       344119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       344119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       339631                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339631                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2348961190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2348961190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2348961190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2348961190                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014872                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021058                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.178677                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178677                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.116356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.116356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016160                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016160                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016160                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016160                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     27617267                       # number of writebacks
system.cpu0.dcache.writebacks::total         27617267                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          2152745                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        10996458597                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2152745                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5108.110156                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      22000428661                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     22000428661                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  10996985213                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    10996985213                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  10996985213                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     10996985213                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  10996985213                       # number of overall hits
system.cpu0.icache.overall_hits::total    10996985213                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      2152745                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2152745                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      2152745                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2152745                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      2152745                       # number of overall misses
system.cpu0.icache.overall_misses::total      2152745                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  10999137958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  10999137958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  10999137958                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  10999137958                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  10999137958                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  10999137958                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      2152745                       # number of writebacks
system.cpu0.icache.writebacks::total          2152745                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2152                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1004339                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   43607     30.77%     30.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   6039      4.26%     35.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1696      1.20%     36.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  90356     63.77%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              141698                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    43607     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    6039      6.44%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1696      1.81%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   42450     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                93792                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            5890791653500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              295911000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              236432000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             6818784500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        5898142781000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.469808                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.661915                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.54%      0.54% # number of syscalls executed
system.cpu1.kern.syscall::17                        6      3.26%      3.80% # number of syscalls executed
system.cpu1.kern.syscall::71                        6      3.26%      7.07% # number of syscalls executed
system.cpu1.kern.syscall::73                        8      4.35%     11.41% # number of syscalls executed
system.cpu1.kern.syscall::74                        9      4.89%     16.30% # number of syscalls executed
system.cpu1.kern.syscall::75                      154     83.70%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   184                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1476      0.41%      0.41% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3037      0.85%      1.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.00%      1.26% # number of callpals executed
system.cpu1.kern.callpal::swpipl               119949     33.41%     34.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                  13173      3.67%     38.34% # number of callpals executed
system.cpu1.kern.callpal::rti                   14016      3.90%     42.25% # number of callpals executed
system.cpu1.kern.callpal::callsys                4124      1.15%     43.40% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.00%     43.40% # number of callpals executed
system.cpu1.kern.callpal::rdunique             203187     56.60%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                358974                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            14316                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              12382                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2737                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              13453                      
system.cpu1.kern.mode_good::user                12382                      
system.cpu1.kern.mode_good::idle                 1071                      
system.cpu1.kern.mode_switch_good::kernel     0.939718                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.391304                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.914082                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       11819234500      0.20%      0.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        5434761044000     92.12%     92.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        452949998500      7.68%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3037                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         36762735                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.392473                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2286157816                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         36762735                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            62.186826                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.392473                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4682879659                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4682879659                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   1814451831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1814451831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    471295204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     471295204                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       145491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       145491                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       153360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       153360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2285747035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2285747035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2285747035                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2285747035                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     27027185                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27027185                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9885537                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9885537                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        34944                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        34944                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        26239                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        26239                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     36912722                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36912722                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     36912722                       # number of overall misses
system.cpu1.dcache.overall_misses::total     36912722                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   1841479016                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1841479016                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    481180741                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    481180741                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       180435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       180435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       179599                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       179599                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2322659757                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2322659757                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2322659757                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2322659757                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014677                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020544                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.193665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.146098                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.146098                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.015892                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015892                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.015892                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015892                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     27027464                       # number of writebacks
system.cpu1.dcache.writebacks::total         27027464                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1552148                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        10887614766                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1552148                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7014.546787                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      21789337204                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     21789337204                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  10892340380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    10892340380                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  10892340380                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     10892340380                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  10892340380                       # number of overall hits
system.cpu1.icache.overall_hits::total    10892340380                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1552148                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1552148                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1552148                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1552148                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1552148                       # number of overall misses
system.cpu1.icache.overall_misses::total      1552148                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  10893892528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  10893892528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  10893892528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  10893892528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  10893892528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  10893892528                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1552148                       # number of writebacks
system.cpu1.icache.writebacks::total          1552148                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1942                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1759771                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  102007     33.29%     33.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                   1051      0.34%     33.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   6039      1.97%     35.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2838      0.93%     36.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 194486     63.47%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              306421                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   102007     47.73%     47.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                    1051      0.49%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    6039      2.83%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2838      1.33%     52.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  101785     47.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               213720                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            5878305134000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               75146500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              295911000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              313566500      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18359356000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        5897349114000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.523354                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.697472                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      0.58%      0.58% # number of syscalls executed
system.cpu2.kern.syscall::4                        28      8.14%      8.72% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.29%      9.01% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.29%      9.30% # number of syscalls executed
system.cpu2.kern.syscall::71                       21      6.10%     15.41% # number of syscalls executed
system.cpu2.kern.syscall::73                       10      2.91%     18.31% # number of syscalls executed
system.cpu2.kern.syscall::74                       53     15.41%     33.72% # number of syscalls executed
system.cpu2.kern.syscall::75                      228     66.28%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   344                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 3891      0.66%      0.66% # number of callpals executed
system.cpu2.kern.callpal::swpctx                10967      1.85%      2.51% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      2.51% # number of callpals executed
system.cpu2.kern.callpal::swpipl               266026     44.90%     47.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                  24936      4.21%     51.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   30508      5.15%     56.77% # number of callpals executed
system.cpu2.kern.callpal::callsys               17411      2.94%     59.71% # number of callpals executed
system.cpu2.kern.callpal::imb                       7      0.00%     59.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique             238683     40.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                592436                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            41476                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              29793                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              29794                      
system.cpu2.kern.mode_good::user                29793                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.718343                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.836086                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      158362264500      2.69%      2.69% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        5738760307500     97.31%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   10967                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         40559499                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.799077                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2439226935                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         40559499                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            60.139474                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.799077                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997654                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997654                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       5000424231                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      5000424231                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1927290371                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1927290371                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    510850588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     510850588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       400191                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       400191                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       412170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       412170                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   2438140959                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2438140959                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   2438140959                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2438140959                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     29949765                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     29949765                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     10826596                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     10826596                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        82643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        82643                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        63719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        63719                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     40776361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      40776361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     40776361                       # number of overall misses
system.cpu2.dcache.overall_misses::total     40776361                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   1957240136                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1957240136                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    521677184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    521677184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       482834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       482834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       475889                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       475889                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2478917320                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2478917320                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2478917320                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2478917320                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.020753                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020753                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.171162                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.171162                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.133895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.133895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016449                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016449                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016449                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016449                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     29807395                       # number of writebacks
system.cpu2.dcache.writebacks::total         29807395                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2904999                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        11553167213                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2904999                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3976.995246                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      23121616929                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     23121616929                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  11556450966                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    11556450966                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  11556450966                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     11556450966                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  11556450966                       # number of overall hits
system.cpu2.icache.overall_hits::total    11556450966                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2904999                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2904999                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2904999                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2904999                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2904999                       # number of overall misses
system.cpu2.icache.overall_misses::total      2904999                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  11559355965                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  11559355965                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  11559355965                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  11559355965                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  11559355965                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  11559355965                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000251                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000251                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2904999                       # number of writebacks
system.cpu2.icache.writebacks::total          2904999                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2270                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1109992                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   77696     36.54%     36.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   6039      2.84%     39.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2720      1.28%     40.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 126157     59.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              212612                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    77696     47.47%     47.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    6039      3.69%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2720      1.66%     52.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   77234     47.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               163689                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            5888310701000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              295911000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              301529500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             9290557000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        5898198698500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.612205                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.769895                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      0.87%      0.87% # number of syscalls executed
system.cpu3.kern.syscall::4                        32     27.83%     28.70% # number of syscalls executed
system.cpu3.kern.syscall::17                       44     38.26%     66.96% # number of syscalls executed
system.cpu3.kern.syscall::71                        5      4.35%     71.30% # number of syscalls executed
system.cpu3.kern.syscall::73                        8      6.96%     78.26% # number of syscalls executed
system.cpu3.kern.syscall::74                       22     19.13%     97.39% # number of syscalls executed
system.cpu3.kern.syscall::75                        3      2.61%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   115                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1079      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 3532      0.80%      1.04% # number of callpals executed
system.cpu3.kern.callpal::tbi                       6      0.00%      1.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl               189940     42.93%     43.97% # number of callpals executed
system.cpu3.kern.callpal::rdps                  24223      5.47%     49.45% # number of callpals executed
system.cpu3.kern.callpal::rti                   14649      3.31%     52.76% # number of callpals executed
system.cpu3.kern.callpal::callsys                4350      0.98%     53.74% # number of callpals executed
system.cpu3.kern.callpal::imb                       6      0.00%     53.74% # number of callpals executed
system.cpu3.kern.callpal::rdunique             204677     46.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                442462                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            18181                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              12986                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              12986                      
system.cpu3.kern.mode_good::user                12986                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.714262                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.833317                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      467059206000      7.92%      7.92% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        5433091141500     92.08%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    3532                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         37226373                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.005106                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         2295394880                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         37226373                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            61.660449                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.005106                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.984385                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.984385                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       4702742018                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      4702742018                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   1819812596                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1819812596                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    474875168                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     474875168                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       274416                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       274416                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       295553                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       295553                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   2294687764                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      2294687764                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   2294687764                       # number of overall hits
system.cpu3.dcache.overall_hits::total     2294687764                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     27191380                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     27191380                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     10196188                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     10196188                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        48415                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        48415                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        24392                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        24392                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     37387568                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      37387568                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     37387568                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37387568                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   1847003976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1847003976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    485071356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    485071356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       322831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       322831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       319945                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       319945                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   2332075332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   2332075332                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   2332075332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   2332075332                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014722                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014722                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021020                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021020                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.149970                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.149970                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.076238                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.076238                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016032                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016032                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016032                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     27278778                       # number of writebacks
system.cpu3.dcache.writebacks::total         27278778                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1788156                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        10916365150                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1788156                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6104.817001                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      21850726474                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     21850726474                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  10922681003                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    10922681003                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  10922681003                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     10922681003                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  10922681003                       # number of overall hits
system.cpu3.icache.overall_hits::total    10922681003                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1788156                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1788156                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1788156                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1788156                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1788156                       # number of overall misses
system.cpu3.icache.overall_misses::total      1788156                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  10924469159                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  10924469159                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  10924469159                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  10924469159                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  10924469159                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  10924469159                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000164                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000164                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000164                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000164                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000164                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000164                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1788156                       # number of writebacks
system.cpu3.icache.writebacks::total          1788156                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 2071                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  17002496                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        2080                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                7022                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 57606144                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       7042                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               279233                       # Transaction distribution
system.iobus.trans_dist::ReadResp              279233                       # Transaction distribution
system.iobus.trans_dist::WriteReq              959530                       # Transaction distribution
system.iobus.trans_dist::WriteResp             959530                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        88910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        50448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       140536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      2336990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      2336990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 2477526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       355640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        28377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       387574                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     74630520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     74630520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 75018094                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              1168495                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              1168495                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             10516455                       # Number of tag accesses
system.iocache.tags.data_accesses            10516455                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       268399                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           268399                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       900096                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       900096                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       268399                       # number of demand (read+write) misses
system.iocache.demand_misses::total            268399                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       268399                       # number of overall misses
system.iocache.overall_misses::total           268399                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       268399                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         268399                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       900096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       900096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       268399                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          268399                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       268399                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         268399                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          900096                       # number of writebacks
system.iocache.writebacks::total               900096                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     156981151                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     78585415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2136362                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        15083046                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     14884512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       198534                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1674                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           58492646                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              24580                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             24580                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     54644731                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      2312531                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         19182078                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           271022                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          65757                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          336779                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          19910544                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         19910544                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        3704893                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      54786079                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      5667217                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    113556887                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      4055100                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    110389234                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              233668438                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    224926208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   4190410689                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    160188928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   4087599836                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              8663125661                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        113985703                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         270772266                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.072239                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.261706                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               251410901     92.85%     92.85% # Request fanout histogram
system.l2bus0.snoop_fanout::1                19162461      7.08%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  198862      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                      42      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           270772266                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     165555280                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     82899593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      2667441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         1065209                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       852859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       212350                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                9160                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           61974518                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              34854                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             34854                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     57086173                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      3006741                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         19804225                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           317040                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          88111                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          405151                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          20705744                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         20705744                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        4693155                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      57272203                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      7714443                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    122011665                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      4678608                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    111732957                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              246137673                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    307804416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   4510837169                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    184988928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   4133490216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              9137120729                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         62949884                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         228392506                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.029021                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.173331                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               221977253     97.19%     97.19% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 6202397      2.72%     99.91% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  212799      0.09%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      57      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           228392506                       # Request fanout histogram
system.l2cache0.tags.replacements            18758901                       # number of replacements
system.l2cache0.tags.tagsinuse           32230.040447                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             114102890                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            18758901                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                6.082600                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 19375.819800                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   111.753777                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   143.188835                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    31.173660                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    26.928510                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   520.399011                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  6106.097140                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   350.752292                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  5563.927422                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.591303                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.003410                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.004370                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000951                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000822                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.015881                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.186343                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.010704                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.169798                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.983583                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32464                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2        17917                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         9512                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         4154                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1277957496                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1277957496                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     54644731                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     54644731                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      2312531                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      2312531                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          238                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          317                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            555                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          143                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           24                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          167                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      4413470                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      4235222                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         8648692                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      1983949                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      1429944                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      3413893                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     23755991                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     23390748                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     47146739                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      1983949                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     28169461                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      1429944                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     27625970                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           59209324                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      1983949                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     28169461                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      1429944                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     27625970                       # number of overall hits
system.l2cache0.overall_hits::total          59209324                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       155189                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data       103230                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       258419                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data        34863                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data        22901                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        57764                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      5717720                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      5541447                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      11259167                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst       168796                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst       122204                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       291000                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      3949651                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      3658579                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      7608230                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst       168796                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      9667371                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst       122204                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      9200026                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         19158397                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst       168796                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      9667371                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst       122204                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      9200026                       # number of overall misses
system.l2cache0.overall_misses::total        19158397                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     54644731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     54644731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      2312531                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      2312531                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       155427                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data       103547                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       258974                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data        35006                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data        22925                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        57931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     10131190                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      9776669                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     19907859                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      2152745                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      1552148                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      3704893                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     27705642                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     27049327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     54754969                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      2152745                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     37836832                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      1552148                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     36825996                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       78367721                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      2152745                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     37836832                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      1552148                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     36825996                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      78367721                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998469                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.996939                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.997857                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.995915                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.998953                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.997117                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.564368                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.566803                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.565564                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.078410                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.078732                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.078545                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.142558                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.135256                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.138950                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.078410                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.255502                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.078732                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.249824                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.244468                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.078410                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.255502                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.078732                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.249824                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.244468                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       15870443                       # number of writebacks
system.l2cache0.writebacks::total            15870443                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            21666039                       # number of replacements
system.l2cache1.tags.tagsinuse           32441.358119                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             118865427                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            21666039                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.486256                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 19643.389714                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst    41.453754                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data    29.732753                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    12.496362                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     3.371587                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   580.602170                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  6284.227607                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   349.587813                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data  5496.496359                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.599469                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.001265                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000907                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000381                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000103                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.017719                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.191779                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.010669                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.167740                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.990032                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32025                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1068                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        23170                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         7661                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.977325                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1345536514                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1345536514                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     57086173                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     57086173                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      3006741                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      3006741                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          605                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data         1092                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           1697                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data          696                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data           64                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          760                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      4151394                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      3163142                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         7314536                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      2709161                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst      1663312                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      4372473                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     25673629                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     23202305                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     48875934                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      2709161                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     29825023                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst      1663312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     26365447                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           60562943                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      2709161                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     29825023                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst      1663312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     26365447                       # number of overall hits
system.l2cache1.overall_hits::total          60562943                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data       158508                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data       115119                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       273627                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data        47025                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data        12883                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        59908                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      6484473                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      6899826                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      13384299                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       195838                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst       124844                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       320682                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      4302441                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data      4005402                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      8307843                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       195838                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     10786914                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst       124844                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     10905228                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         22012824                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       195838                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     10786914                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst       124844                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     10905228                       # number of overall misses
system.l2cache1.overall_misses::total        22012824                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     57086173                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     57086173                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      3006741                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      3006741                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data       159113                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data       116211                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       275324                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data        47721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data        12947                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        60668                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     10635867                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data     10062968                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     20698835                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      2904999                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst      1788156                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      4693155                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     29976070                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     27207707                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     57183777                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      2904999                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     40611937                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst      1788156                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     37270675                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       82575767                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      2904999                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     40611937                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst      1788156                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     37270675                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      82575767                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.996198                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.990603                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.993836                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.985415                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.995057                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.987473                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.609680                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.685665                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.646621                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.067414                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.069817                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.068330                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.143529                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.147216                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.145283                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.067414                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.265609                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.069817                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.292595                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.266577                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.067414                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.265609                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.069817                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.292595                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.266577                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       18426284                       # number of writebacks
system.l2cache1.writebacks::total            18426284                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              10834                       # Transaction distribution
system.membus0.trans_dist::ReadResp           8551968                       # Transaction distribution
system.membus0.trans_dist::WriteReq             59434                       # Transaction distribution
system.membus0.trans_dist::WriteResp            59434                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     16804097                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         3038033                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          332807                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        104255                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         392612                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         11267935                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        11263846                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      8541134                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       900096                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       900096                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       968339                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     56509614                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        52508                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     57530461                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1103598                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        88028                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1191626                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          191                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3504303                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      3504494                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              62226581                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     24022400                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2217337792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       163869                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   2241524061                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     26837056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       223705                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     27060761                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     74779584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     74783680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             2343368502                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        92538544                       # Total snoops (count)
system.membus0.snoop_fanout::samples        133146679                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.690019                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.462485                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               41272958     31.00%     31.00% # Request fanout histogram
system.membus0.snoop_fanout::3               91873721     69.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          133146679                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               9160                       # Transaction distribution
system.membus1.trans_dist::ReadResp          16463788                       # Transaction distribution
system.membus1.trans_dist::WriteReq             34854                       # Transaction distribution
system.membus1.trans_dist::WriteResp            34854                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     35154728                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         3289110                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          556968                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        122718                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         597119                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         25507827                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        25498747                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     16454628                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     63738813                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1298015                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     65036828                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     58687673                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     58687673                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             123724501                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2560397248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     27253849                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   2587651097                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2347491200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2347491200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             4935142297                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1492478                       # Total snoops (count)
system.membus1.snoop_fanout::samples         85117501                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.016102                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.125870                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               83746902     98.39%     98.39% # Request fanout histogram
system.membus1.snoop_fanout::2                1370599      1.61%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           85117501                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     24346158                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.775999                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       222761                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     24346158                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.009150                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.980449                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.039539                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.478022                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.031785                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.242997                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.003208                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.686278                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.002471                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.154876                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.001987                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.140187                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000200                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.986000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    353996366                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    353996366                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     16744972                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     16744972                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data         2835                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data         2322                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         5157                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data          816                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         1307                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         2123                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data         3651                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data         3629                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         7280                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data         3651                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data         3629                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         7280                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data       129935                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        92915                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       222850                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data        17698                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data        12469                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        30167                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data      5700155                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data      5531956                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     11232111                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        47592                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      3869594                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst        39126                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      3604360                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       267345                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      7828017                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       900096                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       900096                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        47592                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      9569749                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst        39126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      9136316                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       267345                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     19060128                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        47592                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      9569749                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst        39126                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      9136316                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       267345                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     19060128                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     16744972                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     16744972                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data       129935                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        92915                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       222850                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data        17698                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data        12469                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        30167                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      5702990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data      5534278                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     11237268                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        47592                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      3870410                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst        39126                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      3605667                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       267345                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      7830140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       900096                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       900096                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        47592                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      9573400                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst        39126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      9139945                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       267345                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     19067408                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        47592                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      9573400                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst        39126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      9139945                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       267345                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     19067408                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999503                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999580                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999541                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999789                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999638                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999729                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999619                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999603                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999618                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999619                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999603                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999618                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     16737625                       # number of writebacks
system.numa_caches_downward0.writebacks::total     16737625                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       343213                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.765462                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        53150                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       343213                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.154860                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.880171                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     5.014135                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.824229                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     3.291098                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.755828                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.180011                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.313383                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.114014                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.205694                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.109739                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.922841                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      6248235                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      6248235                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        35497                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        35497                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data           10                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           27                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst           18                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data          238                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data          330                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          593                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst           18                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data          255                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst            7                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data          340                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          620                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst           18                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data          255                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst            7                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data          340                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          620                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data        23839                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data        16838                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        40677                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data        20583                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         7583                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        28166                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         6302                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         5990                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        12292                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       132596                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        95351                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        87057                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        58933                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       373937                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       132596                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data       101653                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        87057                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        64923                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       386229                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       132596                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data       101653                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        87057                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        64923                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       386229                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        35497                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        35497                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data        23839                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data        16838                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        40677                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data        20583                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         7584                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        28167                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         6319                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         6000                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        12319                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       132614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        95589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        87064                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        59263                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       374530                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       132614                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data       101908                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        87064                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        65263                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       386849                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       132614                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data       101908                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        87064                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        65263                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       386849                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999868                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999964                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.997310                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.998333                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.997808                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999864                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.997510                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999920                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.994432                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998417                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999864                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.997498                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.999920                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.994790                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998397                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999864                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.997498                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.999920                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.994790                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998397                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        34271                       # number of writebacks
system.numa_caches_downward1.writebacks::total        34271                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       342145                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.576249                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        52771                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       342145                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.154236                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.714099                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     5.309944                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.947230                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     3.648575                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.956401                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.107131                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.331872                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.121702                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.228036                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.122275                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.911016                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      6231513                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      6231513                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        34271                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        34271                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           26                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          175                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data          249                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          432                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data          192                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data          258                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          458                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data          192                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data          258                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          458                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data        23839                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data        16837                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        40676                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data        20583                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         7583                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        28166                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         6285                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         5981                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        12266                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       132592                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        95176                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        87053                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        58684                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       373505                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       132592                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       101461                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        87053                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        64665                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       385771                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       132592                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       101461                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        87053                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        64665                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       385771                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        34271                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        34271                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data        23839                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data        16838                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        40677                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data        20583                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         7583                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        28166                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         6302                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         5990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        12292                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       132596                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        95351                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        87057                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        58933                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       373937                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       132596                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       101653                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        87057                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        64923                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       386229                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       132596                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       101653                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        87057                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        64923                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       386229                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     0.999941                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999975                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.997302                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.998497                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.997885                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998165                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999954                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995775                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998845                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998111                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999954                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.996026                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998814                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998111                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999954                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.996026                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998814                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        33558                       # number of writebacks
system.numa_caches_upward0.writebacks::total        33558                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     24335543                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.700790                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       224131                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     24335543                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.009210                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.014382                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.039228                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.418372                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.032314                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.192340                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.004154                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.688399                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.002452                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.151148                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.002020                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.137021                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000260                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.981299                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    354762987                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    354762987                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     16737625                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     16737625                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data         3525                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         3667                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         7192                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data          756                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         1158                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         1914                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         4281                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         4825                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         9106                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         4281                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         4825                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         9106                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data       129938                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        92918                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       222856                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data        17698                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data        12469                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        30167                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data      5696627                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data      5528286                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       900096                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     12125009                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        47592                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      3868838                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst        39126                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      3603202                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       267345                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      7826103                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        47592                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      9565465                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst        39126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      9131488                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide      1167441                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     19951112                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        47592                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      9565465                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst        39126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      9131488                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide      1167441                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     19951112                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     16737625                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     16737625                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data       129938                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        92918                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       222856                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data        17698                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data        12469                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        30167                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data      5700152                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data      5531953                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       900096                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     12132201                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        47592                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      3869594                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst        39126                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      3604360                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       267345                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      7828017                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        47592                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      9569746                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst        39126                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      9136313                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide      1167441                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     19960218                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        47592                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      9569746                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst        39126                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      9136313                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide      1167441                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     19960218                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999382                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999337                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999407                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999805                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999679                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999755                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999553                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999472                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999544                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999553                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999472                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999544                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     16728444                       # number of writebacks
system.numa_caches_upward1.writebacks::total     16728444                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          1860054918                       # DTB read hits
system.switch_cpus0.dtb.read_misses            518367                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      1850438805                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          489280973                       # DTB write hits
system.switch_cpus0.dtb.write_misses           102797                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      481161532                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2349335891                       # DTB hits
system.switch_cpus0.dtb.data_misses            621164                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      2331600337                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        10942911180                       # ITB hits
system.switch_cpus0.itb.fetch_misses            25005                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    10942936185                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             11794991524                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        10998516794                       # Number of instructions committed
system.switch_cpus0.committedOps          10998516794                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   8997831099                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    1910581464                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           23670841                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    763176739                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          8997831099                       # number of integer instructions
system.switch_cpus0.num_fp_insts           1910581464                       # number of float instructions
system.switch_cpus0.num_int_register_reads  14769399487                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   7227913209                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   2148477191                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   1559229307                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           2350299144                       # number of memory refs
system.switch_cpus0.num_load_insts         1860889494                       # Number of load instructions
system.switch_cpus0.num_store_insts         489409650                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      795828700.463968                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10999162823.536032                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.932528                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.067472                       # Percentage of idle cycles
system.switch_cpus0.Branches                953873486                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    719616586      6.54%      6.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       6520294790     59.28%     65.82% # Class of executed instruction
system.switch_cpus0.op_class::IntMult       216214401      1.97%     67.79% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      734490165      6.68%     74.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       66845735      0.61%     75.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       21711119      0.20%     75.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     322581902      2.93%     78.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv       38843537      0.35%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      1861425655     16.92%     95.48% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      489433915      4.45%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       7680153      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       10999137958                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          1841368981                       # DTB read hits
system.switch_cpus1.dtb.read_misses            511608                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      1836805789                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          481368079                       # DTB write hits
system.switch_cpus1.dtb.write_misses           101222                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      478131655                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2322737060                       # DTB hits
system.switch_cpus1.dtb.data_misses            612830                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      2314937444                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        10871546464                       # ITB hits
system.switch_cpus1.itb.fetch_misses            24802                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    10871571266                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             11796287714                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        10893279698                       # Number of instructions committed
system.switch_cpus1.committedOps          10893279698                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   8906290314                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    1897993894                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           22481959                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    754398112                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          8906290314                       # number of integer instructions
system.switch_cpus1.num_fp_insts           1897993894                       # number of float instructions
system.switch_cpus1.num_int_register_reads  14630707827                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   7156638484                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   2134232130                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   1549055644                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           2323659388                       # number of memory refs
system.switch_cpus1.num_load_insts         1842171767                       # Number of load instructions
system.switch_cpus1.num_store_insts         481487621                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      901173458.911630                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      10895114255.088369                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.923605                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.076395                       # Percentage of idle cycles
system.switch_cpus1.Branches                942451538                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    715063368      6.56%      6.56% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       6456330354     59.27%     65.83% # Class of executed instruction
system.switch_cpus1.op_class::IntMult       214679551      1.97%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      729709280      6.70%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       66369059      0.61%     75.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       21564046      0.20%     75.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     320431500      2.94%     78.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv       38592452      0.35%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      1842448010     16.91%     95.51% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      481493437      4.42%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       7211471      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       10893892528                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          1957311389                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1021858                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      1943746928                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          522161412                       # DTB write hits
system.switch_cpus2.dtb.write_misses           106746                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      510832749                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2479472801                       # DTB hits
system.switch_cpus2.dtb.data_misses           1128604                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2454579677                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        11481846005                       # ITB hits
system.switch_cpus2.itb.fetch_misses            28844                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    11481874849                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             11794700159                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        11558227361                       # Number of instructions committed
system.switch_cpus2.committedOps          11558227361                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   9445075058                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    2028871036                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           28520338                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    800293474                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          9445075058                       # number of integer instructions
system.switch_cpus2.num_fp_insts           2028871036                       # number of float instructions
system.switch_cpus2.num_int_register_reads  15513946828                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   7571348298                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   2280479934                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   1655074349                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2481066918                       # number of memory refs
system.switch_cpus2.num_load_insts         1958753132                       # Number of load instructions
system.switch_cpus2.num_store_insts         522313786                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      235600640.063510                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      11559099518.936489                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.980025                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.019975                       # Percentage of idle cycles
system.switch_cpus2.Branches               1003303044                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    756805588      6.55%      6.55% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       6827160060     59.06%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::IntMult       224568118      1.94%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      777771047      6.73%     74.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       72226506      0.62%     74.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       23268501      0.20%     75.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     340178786      2.94%     78.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv       42173746      0.36%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      1959509524     16.95%     95.37% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      522343676      4.52%     99.88% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      13350413      0.12%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       11559355965                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          1847016174                       # DTB read hits
system.switch_cpus3.dtb.read_misses            529901                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      1838155687                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          485398171                       # DTB write hits
system.switch_cpus3.dtb.write_misses           104998                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      477659196                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          2332414345                       # DTB hits
system.switch_cpus3.dtb.data_misses            634899                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      2315814883                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        10868948324                       # ITB hits
system.switch_cpus3.itb.fetch_misses            24608                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    10868972932                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             11796399727                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        10923834260                       # Number of instructions committed
system.switch_cpus3.committedOps          10923834260                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   8936437532                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    1898091028                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           23273205                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    758150503                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          8936437532                       # number of integer instructions
system.switch_cpus3.num_fp_insts           1898091028                       # number of float instructions
system.switch_cpus3.num_int_register_reads  14668478008                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   7179010131                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   2134682614                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   1549023421                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           2333380431                       # number of memory refs
system.switch_cpus3.num_load_insts         1847857564                       # Number of load instructions
system.switch_cpus3.num_store_insts         485522867                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      870602041.244360                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10925797685.755640                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.926198                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.073802                       # Percentage of idle cycles
system.switch_cpus3.Branches                947342052                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    714657837      6.54%      6.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       6476430893     59.28%     65.83% # Class of executed instruction
system.switch_cpus3.op_class::IntMult       214891752      1.97%     67.79% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      729743230      6.68%     74.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       66440140      0.61%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       21573330      0.20%     75.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     320515986      2.93%     78.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv       38606189      0.35%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      1848347456     16.92%     95.48% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      485533866      4.44%     99.93% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7728480      0.07%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       10924469159                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            9160                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        8211114                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          34854                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         34854                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     16771896                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3045507                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       285818                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        74032                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       321866                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      12148068                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     12144493                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      8201954                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     59988102                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     59988102                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1295514                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1295514                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           61283616                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2348661952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2348661952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     27135705                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     27135705                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          2375797657                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     69343286                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     109126238                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.628217                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.483281                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            40571289     37.18%     37.18% # Request fanout histogram
system.system_bus.snoop_fanout::2            68554949     62.82%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       109126238                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001510                       # Number of seconds simulated
sim_ticks                                  1510309000                       # Number of ticks simulated
final_tick                               8163471404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            14458860020                       # Simulator instruction rate (inst/s)
host_op_rate                              14458736400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              490717078                       # Simulator tick rate (ticks/s)
host_mem_usage                                 806824                       # Number of bytes of host memory used
host_seconds                                     3.08                       # Real time elapsed on the host
sim_insts                                 44500146740                       # Number of instructions simulated
sim_ops                                   44500146740                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       128448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        69760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        12224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         6784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       113600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        56000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            387584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       128448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       113600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       254912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         2176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           2176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2007                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         1090                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          191                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         1775                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data          875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               6056                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           34                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                34                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     85047497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     46189224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      8093708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      4491796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     75216396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     37078505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       423754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        84751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            256625631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     85047497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      8093708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     75216396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       423754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       168781355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1440765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1440765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1440765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     85047497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     46189224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      8093708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      4491796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     75216396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     37078505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       423754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        84751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           258066396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        64640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       367360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        65216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       403008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            904512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        64640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1043008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1043008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1010                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         5740                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1019                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         6297                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              14133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        16297                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16297                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     42799189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    243234994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      2034021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     43180568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       762758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    266838111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        42375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            598892015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     42799189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      2034021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       762758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        45595967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      690592455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           690592455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      690592455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     42799189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    243234994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      2034021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     43180568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       762758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    266838111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        42375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1289484470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4340                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1127     45.68%     45.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      3.73%     49.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.08%     49.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     49.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1245     50.47%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2467                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1127     48.00%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      3.92%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.09%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1126     47.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2348                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1117592500     85.60%     85.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.53%     86.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     86.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     86.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              180800000     13.85%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1305555000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.904418                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.951763                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::4                         5     31.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     12.50%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::19                        2     12.50%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      6.25%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      6.25%     81.25% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      6.25%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      6.25%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::130                       1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   25      0.76%      0.79% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.06%      0.85% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2226     67.85%     68.70% # number of callpals executed
system.cpu0.kern.callpal::rdps                     27      0.82%     69.52% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     69.55% # number of callpals executed
system.cpu0.kern.callpal::rti                     146      4.45%     74.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                  28      0.85%     74.86% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.15%     75.01% # number of callpals executed
system.cpu0.kern.callpal::rdunique                820     24.99%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3281                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              172                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 52                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 53                      
system.cpu0.kern.mode_good::user                   52                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.308140                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.468750                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         393805000     31.87%     31.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           841966000     68.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      25                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            17791                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.410513                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             564229                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18187                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.023753                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.410513                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.975411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1133975                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1133975                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       348234                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         348234                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       181473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        181473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5042                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5042                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       529707                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          529707                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       529707                       # number of overall hits
system.cpu0.dcache.overall_hits::total         529707                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12118                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6027                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          401                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          401                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18145                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18145                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       360352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       360352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       187500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       187500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5068                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5068                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       547852                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       547852                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       547852                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       547852                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033628                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033628                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032144                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032144                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.077728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.005130                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005130                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.033120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.033120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033120                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12765                       # number of writebacks
system.cpu0.dcache.writebacks::total            12765                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9831                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.968936                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3091047                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10343                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           298.854008                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.968936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4942100                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4942100                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2456296                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2456296                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2456296                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2456296                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2456296                       # number of overall hits
system.cpu0.icache.overall_hits::total        2456296                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9836                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9836                       # number of overall misses
system.cpu0.icache.overall_misses::total         9836                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2466132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2466132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2466132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2466132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2466132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2466132                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003988                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003988                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003988                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003988                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003988                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003988                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9831                       # number of writebacks
system.cpu0.icache.writebacks::total             9831                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       832                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     43.39%     43.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.83%     44.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.24%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    132     54.55%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 242                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.07%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.40%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  214                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1440436500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.02%     99.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6596000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1447491500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.787879                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.884298                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.24%     18.55% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.57%     20.13% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  167     52.52%     72.64% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.57%     74.21% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.33%     96.54% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.83%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   318                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59072000      3.71%      3.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.51%      4.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1524938000     95.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             1867                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.582778                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              65234                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2321                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.105989                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   410.582778                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.801919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.801919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            80785                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           80785                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22988                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        13196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         13196                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          440                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          440                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        36184                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36184                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        36184                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36184                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1514                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          636                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2150                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2150                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        24502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        24502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        38334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        38334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        38334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        38334                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.061791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.061791                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.045980                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045980                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.102041                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102041                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.039014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.056086                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.056086                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.056086                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.056086                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu1.dcache.writebacks::total              986                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1399                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4917827                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1911                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2573.431188                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           279427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          279427                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       137615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         137615                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       137615                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          137615                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       137615                       # number of overall hits
system.cpu1.icache.overall_hits::total         137615                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1399                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1399                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1399                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1399                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1399                       # number of overall misses
system.cpu1.icache.overall_misses::total         1399                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139014                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139014                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139014                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139014                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010064                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010064                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010064                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010064                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010064                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1399                       # number of writebacks
system.cpu1.icache.writebacks::total             1399                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1243                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     257     48.49%     48.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.38%     48.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.19%     49.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    270     50.94%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 530                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      255     49.80%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.39%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.20%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     254     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  512                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1639310500     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.01%     99.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     99.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               16212000      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1655732500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.992218                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.940741                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.966038                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.50%      0.50% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      8.75%      9.24% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  425     70.13%     79.37% # number of callpals executed
system.cpu2.kern.callpal::rdps                      5      0.83%     80.20% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.17%     80.36% # number of callpals executed
system.cpu2.kern.callpal::rti                     102     16.83%     97.19% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.48%     99.67% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   606                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1806766500     95.99%     95.99% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            75508000      4.01%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12804                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          402.698465                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             186220                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13316                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.984680                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   402.698465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.786520                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.786520                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           366393                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          366393                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        78993                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          78993                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        82024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         82024                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1179                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1179                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       161017                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          161017                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       161017                       # number of overall hits
system.cpu2.dcache.overall_hits::total         161017                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         5920                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5920                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         7128                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7128                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          134                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          121                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13048                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13048                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13048                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13048                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        84913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        89152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        89152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1305                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1305                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       174065                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       174065                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       174065                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       174065                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.069718                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.069718                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.079953                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.079953                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.102056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.102056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.092720                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.092720                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.074961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.074961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.074961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.074961                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8477                       # number of writebacks
system.cpu2.dcache.writebacks::total             8477                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4516                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999651                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4254078                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5028                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           846.077566                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999651                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           937164                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          937164                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       461805                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         461805                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       461805                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          461805                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       461805                       # number of overall hits
system.cpu2.icache.overall_hits::total         461805                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4518                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4518                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4518                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4518                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4518                       # number of overall misses
system.cpu2.icache.overall_misses::total         4518                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       466323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       466323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       466323                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       466323                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       466323                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       466323                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009689                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009689                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009689                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009689                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009689                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009689                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4516                       # number of writebacks
system.cpu2.icache.writebacks::total             4516                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      10     26.32%     26.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      5.26%     31.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      2.63%     34.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1390093500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                1130500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1391486500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    39                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements               34                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          440.286398                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              23723                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              438                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            54.162100                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   440.286398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.859934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             2531                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            2531                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data          733                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            733                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data          416                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           416                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           14                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            7                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         1149                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1149                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         1149                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1149                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data           51                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            6                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data           59                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data           59                       # number of overall misses
system.cpu3.dcache.overall_misses::total           59                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data          784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data          424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         1208                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         1208                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         1208                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         1208                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.065051                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.065051                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018868                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.048841                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.048841                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.048841                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.048841                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu3.dcache.writebacks::total               16                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              125                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6330677                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              637                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9938.268446                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             7255                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            7255                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         3440                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3440                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         3440                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3440                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         3440                       # number of overall hits
system.cpu3.icache.overall_hits::total           3440                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          125                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          125                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          125                       # number of overall misses
system.cpu3.icache.overall_misses::total          125                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst         3565                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3565                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst         3565                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3565                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst         3565                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3565                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.035063                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.035063                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.035063                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.035063                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.035063                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.035063                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          125                       # number of writebacks
system.cpu3.icache.writebacks::total              125                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 402                       # Transaction distribution
system.iobus.trans_dist::WriteResp                402                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2368                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         62914                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        31821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         2711                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            9763                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         9705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           58                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              25870                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                393                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               393                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        13751                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         9548                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5048                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              766                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             811                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              5897                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             5897                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          11235                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         14083                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28168                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        56088                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6183                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  94289                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1173248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1959504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       156864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       201576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3491192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            58026                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            121742                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.126251                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.333810                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  106440     87.43%     87.43% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   15234     12.51%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      68      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              121742                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         35492                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            5156                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           99                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10750                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8493                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3837                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3983                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              159                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            127                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             286                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6977                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6977                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4643                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6107                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        12799                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        39067                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side          324                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  52357                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       529984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      1376304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         4696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1923720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            38476                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             73825                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.096282                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.299491                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   66816     90.51%     90.51% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    6910      9.36%     99.87% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      99      0.13%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               73825                       # Request fanout histogram
system.l2cache0.tags.replacements               11452                       # number of replacements
system.l2cache0.tags.tagsinuse           32320.661615                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               2475526                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               42219                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               58.635354                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 14401.283144                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data           13                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst            2                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  3365.237306                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 11783.867952                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   233.828645                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  2520.444569                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.439492                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000397                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000061                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000031                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.102699                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.359615                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.007136                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.076918                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.986348                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30767                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         7991                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        20953                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         1823                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.938934                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              499344                       # Number of tag accesses
system.l2cache0.tags.data_accesses             499344                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        13751                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        13751                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         9548                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         9548                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           50                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             55                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         2489                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2543                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         6819                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1160                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         7979                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         7975                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          905                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         8880                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         6819                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        10464                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1160                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          959                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              19402                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         6819                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        10464                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1160                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          959                       # number of overall hits
system.l2cache0.overall_hits::total             19402                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          640                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          657                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           19                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           30                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2795                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          545                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          3340                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         3017                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          239                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3256                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         4471                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          605                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5076                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         3017                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         7266                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          239                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1150                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            11672                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         3017                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         7266                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          239                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1150                       # number of overall misses
system.l2cache0.overall_misses::total           11672                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        13751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        13751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         9548                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         9548                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          690                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          712                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         5284                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         5883                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         9836                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1399                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        11235                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        12446                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        13956                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         9836                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        17730                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1399                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2109                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          31074                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         9836                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        17730                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1399                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2109                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         31074                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.927536                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.922753                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.528955                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.909850                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.567738                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.306730                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.170836                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.289809                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.359232                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.400662                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.363715                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.306730                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.409814                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.170836                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.545282                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.375619                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.306730                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.409814                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.170836                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.545282                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.375619                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           9215                       # number of writebacks
system.l2cache0.writebacks::total                9215                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                8482                       # number of replacements
system.l2cache1.tags.tagsinuse           31528.444280                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               2451823                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               40713                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               60.222116                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 18756.989109                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data           15                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1206.933891                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  6254.628818                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   174.487678                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data  5119.404784                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.572418                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000458                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000031                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.036833                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.190876                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.005325                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.156232                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.962172                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32231                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          860                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3988                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         6396                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15833                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         5154                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.983612                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              291329                       # Number of tag accesses
system.l2cache1.tags.data_accesses             291329                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8493                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8493                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3837                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3837                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         2098                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2101                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst         2724                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          115                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2839                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         2699                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data           43                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2742                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst         2724                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data         4797                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          115                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data           46                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               7682                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst         2724                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data         4797                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          115                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data           46                       # number of overall hits
system.l2cache1.overall_hits::total              7682                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          155                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          159                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          119                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          124                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         4867                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          4868                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         1793                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           10                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1803                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         3345                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data            6                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3351                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         1793                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         8212                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            10022                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         1793                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         8212                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data            7                       # number of overall misses
system.l2cache1.overall_misses::total           10022                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8493                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8493                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3837                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3837                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          159                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         6965                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6969                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         4517                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          125                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4642                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data         6044                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         6093                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         4517                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        13009                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          125                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data           53                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17704                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         4517                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        13009                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          125                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data           53                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17704                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.698780                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.698522                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.396945                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.080000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.388410                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.553441                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.122449                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.549975                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.396945                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.631255                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.080000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.132075                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.566087                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.396945                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.631255                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.080000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.132075                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.566087                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           7124                       # number of writebacks
system.l2cache1.writebacks::total                7124                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11532                       # Transaction distribution
system.membus0.trans_dist::WriteReq               402                       # Transaction distribution
system.membus0.trans_dist::WriteResp              402                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         9215                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2140                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             903                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           136                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            967                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             3395                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            3381                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        10980                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         7031                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        29110                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1890                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        38031                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         5956                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         5974                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 44005                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       221824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1329336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       181824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       181896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1511232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           44417                       # Total snoops (count)
system.membus0.snoop_fanout::samples            71231                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.609594                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.487845                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  27809     39.04%     39.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  43422     60.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              71231                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             10154                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus1.trans_dist::WriteResp                9                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        16297                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2695                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1047                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           142                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1138                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7923                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7901                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        10154                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        23115                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         5987                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        29102                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        28367                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        28367                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 57469                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       181896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1093896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2198600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            9689                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48646                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.197920                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.398435                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  39018     80.21%     80.21% # Request fanout histogram
system.membus1.snoop_fanout::2                   9628     19.79%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48646                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        13815                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.384655                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          361                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        13829                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.026105                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.899941                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.467129                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.666152                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.053412                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.298021                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.743746                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.029196                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.166634                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.003338                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.018626                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.961541                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       178549                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       178549                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         9181                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         9181                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          781                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          788                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2550                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          538                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3088                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1010                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         3455                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          487                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         5000                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1010                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         6005                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1025                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8088                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1010                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         6005                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1025                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8088                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         9181                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         9181                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          781                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          788                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2550                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          538                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3088                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         3455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         5000                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1010                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         6005                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1025                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         8088                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1010                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         6005                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1025                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         8088                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         9178                       # number of writebacks
system.numa_caches_downward0.writebacks::total         9178                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2525                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.243696                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          145                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2541                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.057064                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     6.621253                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     0.893857                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     5.931324                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.797262                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.413828                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.055866                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.370708                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.049829                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.890231                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        26817                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        26817                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           38                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           40                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           85                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           88                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data          193                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          193                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         1775                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          858                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2648                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         1775                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         1051                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           10                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2841                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         1775                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         1051                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           10                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2841                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           40                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data          193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         1775                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          858                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2648                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         1775                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         1051                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2841                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         1775                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         1051                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2841                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2525                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.243696                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          145                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2541                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.057064                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     6.621253                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     0.893857                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     5.931324                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.797262                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.413828                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.055866                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.370708                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.049829                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.890231                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        26817                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        26817                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           38                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           40                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           85                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           88                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          193                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          193                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         1775                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          858                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2648                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         1775                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         1051                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           10                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2841                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         1775                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         1051                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           10                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2841                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           40                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         1775                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          858                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2648                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         1775                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         1051                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2841                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         1775                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         1051                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2841                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        13812                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.348483                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          361                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        13825                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.026112                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.740182                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.472778                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.784647                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.055048                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.295828                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.733761                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.029549                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.174040                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.003440                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.018489                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.959280                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       178522                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       178522                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         9178                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         9178                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          781                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          788                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2550                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          538                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3088                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1010                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         3455                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          487                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         5000                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1010                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         6005                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1025                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         8088                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1010                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         6005                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1025                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         8088                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         9178                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         9178                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          781                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          788                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2550                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          538                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3088                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         3455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         5000                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1010                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         6005                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1025                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         8088                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1010                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         6005                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1025                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         8088                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         9173                       # number of writebacks
system.numa_caches_upward1.writebacks::total         9173                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              364816                       # DTB read hits
system.switch_cpus0.dtb.read_misses               440                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          227047                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             193023                       # DTB write hits
system.switch_cpus0.dtb.write_misses               72                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         107314                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              557839                       # DTB hits
system.switch_cpus0.dtb.data_misses               512                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          334361                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1708138                       # ITB hits
system.switch_cpus0.itb.fetch_misses              440                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1708578                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2603377                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2465608                       # Number of instructions committed
system.switch_cpus0.committedOps              2465608                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2335263                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         10335                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              45809                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       331607                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2335263                       # number of integer instructions
system.switch_cpus0.num_fp_insts                10335                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3177754                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1786240                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6826                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6743                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               559689                       # number of memory refs
system.switch_cpus0.num_load_insts             366503                       # Number of load instructions
system.switch_cpus0.num_store_insts            193186                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      477515.932492                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2125861.067508                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.816578                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.183422                       # Percentage of idle cycles
system.switch_cpus0.Branches                   410816                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        80624      3.27%      3.27% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1789403     72.56%     75.83% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2028      0.08%     75.91% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     75.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           3302      0.13%     76.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     76.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1910      0.08%     76.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     76.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            651      0.03%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          375019     15.21%     91.36% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         193494      7.85%     99.20% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         19699      0.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2466132                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               24444                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              14218                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               38662                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23712                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23837                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2894987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             138629                       # Number of instructions committed
system.switch_cpus1.committedOps               138629                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       133156                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2841                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16263                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              133156                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       176812                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       101467                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                39774                       # number of memory refs
system.switch_cpus1.num_load_insts              25333                       # Number of load instructions
system.switch_cpus1.num_store_insts             14441                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      2761638.785834                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      133348.214166                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.046062                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.953938                       # Percentage of idle cycles
system.switch_cpus1.Branches                    20205                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2840      2.04%      2.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            88625     63.75%     65.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              96      0.07%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           26409     19.00%     84.88% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14452     10.40%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6564      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            139014                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               85758                       # DTB read hits
system.switch_cpus2.dtb.read_misses               371                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           34065                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              90402                       # DTB write hits
system.switch_cpus2.dtb.write_misses              106                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              176160                       # DTB hits
system.switch_cpus2.dtb.data_misses               477                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           49582                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             162211                       # ITB hits
system.switch_cpus2.itb.fetch_misses              152                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         162363                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3311860                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             465841                       # Number of instructions committed
system.switch_cpus2.committedOps               465841                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       448599                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8977                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        48038                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              448599                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus2.num_int_register_reads       644903                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       305738                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               177275                       # number of memory refs
system.switch_cpus2.num_load_insts              86597                       # Number of load instructions
system.switch_cpus2.num_store_insts             90678                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2800411.692561                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      511448.307439                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.154429                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.845571                       # Percentage of idle cycles
system.switch_cpus2.Branches                    60007                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         9786      2.10%      2.10% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           265743     56.99%     59.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             598      0.13%     59.21% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1172      0.25%     59.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.05%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           88913     19.07%     78.58% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          90745     19.46%     98.04% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          9139      1.96%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            466323                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                 800                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                443                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                1243                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                541                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2782916                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts               3565                       # Number of instructions committed
system.switch_cpus3.committedOps                 3565                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses         3396                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                148                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts          282                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                3396                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads         4542                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         2650                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 1246                       # number of memory refs
system.switch_cpus3.num_load_insts                800                       # Number of load instructions
system.switch_cpus3.num_store_insts               446                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      2779634.305067                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles       3281.694933                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001179                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998821                       # Percentage of idle cycles
system.switch_cpus3.Branches                      508                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             2084     58.46%     58.91% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              10      0.28%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus3.op_class::MemRead             830     23.28%     82.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite            446     12.51%     94.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           179      5.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total              3565                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           7648                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              9                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             9                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         9178                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2119                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          873                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          106                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          928                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3295                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3281                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         7648                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        29107                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        29107                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         5987                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         5987                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              35094                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1105024                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1105024                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       181896                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       181896                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1286920                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        37766                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         59938                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.612466                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487191                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               23228     38.75%     38.75% # Request fanout histogram
system.system_bus.snoop_fanout::2               36710     61.25%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           59938                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
