module henxui (clk, x, out, done_mulXX);
output done_mulXX;
input clk;
input [31:0] x;
output [31:0] out;
wire [2:0] state1, state2;
wire [3:0] state3;
wire done_div, resetD, resetM1, resetM2, done_mul1, done_mul12, done_mulXX, donee, out_mul1, hihi;
wire [31:0] out_div, temp1, temp2, temp3, temp4, out_mul1, out_mul2, sum, in_temp3, out_add, out_cv, sum_2, mul45;
wire [22:0] div_hiha
wire [31:0] i;
wire [6:0] h;
wire donee1, donee2;
wire [31:0] out_tp;
sm_extra_1 aaassszzx (clk, reset1, x, state1, i, temp2, h, donee1);
sm_extra_2 aaaaassdsdasd(clk, ~donee1, in, state, donee2, out_tp);
assign out = (done_mulXX) ? sum_2 : 32'b0;
module kieu (clk, out_tp, state3, done_div,out_div, resetD, temp1, i, temp2, done_mul1, out_mul1, resetM1, sum, 31'b0, temp3, resetM2, done_mul2, out_mul2, in_temp3, temp4, out_add, hihi, out_cv, div_hiha, sum_2, done_mulXX, mul45);
endmodule