







.version 5.0
.target sm_20
.address_size 64





.visible .entry _Z22bpnn_layerforward_CUDAPfS_S_S_ii(
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_1,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3,
.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_4,
.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5
)
{
.reg .pred %p<6>;
.reg .f32 %f<21>;
.reg .b32 %r<24>;
.reg .b64 %rd<31>;

	.shared .align 4 .b8 _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18910_34_non_const_input_node[64];

	.shared .align 4 .b8 _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18911_34_non_const_weight_matrix[1024];

ld.param.u64 %rd7, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0];
ld.param.u64 %rd8, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2];
ld.param.u64 %rd9, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3];
ld.param.u32 %r8, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5];
mov.u32 %r9, %ctaid.y;
shl.b32 %r1, %r9, 4;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %tid.x;
cvt.s64.s32	%rd1, %r2;
mul.wide.s32 %rd10, %r2, 4;
mov.u64 %rd11, _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18910_34_non_const_input_node;
add.s64 %rd2, %rd11, %rd10;
setp.ne.s32	%p2, %r3, 0;
@%p2 bra BB0_2;

cvta.to.global.u64 %rd12, %rd7;
add.s32 %r10, %r1, %r2;
mul.wide.s32 %rd13, %r10, 4;
add.s64 %rd14, %rd12, %rd13;
ld.global.f32 %f5, [%rd14+4];
st.shared.f32 [%rd2], %f5;

BB0_2:
cvta.to.global.u64 %rd3, %rd8;
add.s32 %r11, %r2, %r1;
add.s32 %r12, %r8, 1;
add.s32 %r13, %r8, %r3;
mad.lo.s32 %r4, %r11, %r12, %r13;
bar.sync 0;
mul.wide.s32 %rd15, %r4, 4;
add.s64 %rd4, %rd3, %rd15;
ld.global.f32 %f6, [%rd4+8];
cvt.s64.s32	%rd5, %r3;
shl.b64 %rd16, %rd1, 6;
mov.u64 %rd17, _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18911_34_non_const_weight_matrix;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd6, %rd18, %rd19;
st.shared.f32 [%rd6], %f6;
bar.sync 0;
ld.shared.f32 %f7, [%rd2];
ld.shared.f32 %f8, [%rd6];
mul.f32 %f9, %f8, %f7;
st.shared.f32 [%rd6], %f9;
bar.sync 0;
mov.f32 %f10, 0f41800000;
lg2.approx.f32 %f1, %f10;
setp.ltu.f32	%p3, %f1, 0f3F800000;
@%p3 bra BB0_7;

mov.f32 %f12, 0f40000000;
lg2.approx.f32 %f2, %f12;
mov.u32 %r23, 1;
mov.f32 %f20, 0f3F800000;
shl.b64 %rd23, %rd5, 2;

BB0_4:
mov.f32 %f3, %f20;
mul.f32 %f13, %f3, %f2;
ex2.approx.f32 %f14, %f13;
cvt.rzi.s32.f32	%r6, %f14;
rem.s32 %r15, %r2, %r6;
setp.ne.s32	%p4, %r15, 0;
@%p4 bra BB0_6;

ld.shared.f32 %f15, [%rd6];
shr.u32 %r16, %r6, 31;
add.s32 %r17, %r6, %r16;
shr.s32 %r18, %r17, 1;
add.s32 %r19, %r18, %r2;
mul.wide.s32 %rd20, %r19, 64;
add.s64 %rd22, %rd17, %rd20;
add.s64 %rd24, %rd22, %rd23;
ld.shared.f32 %f16, [%rd24];
add.f32 %f17, %f15, %f16;
st.shared.f32 [%rd6], %f17;

BB0_6:
bar.sync 0;
add.s32 %r23, %r23, 1;
cvt.rn.f32.s32	%f20, %r23;
setp.le.f32	%p5, %f20, %f1;
@%p5 bra BB0_4;

BB0_7:
setp.eq.s32	%p1, %r3, 0;
ld.shared.f32 %f18, [%rd6];
st.global.f32 [%rd4+8], %f18;
bar.sync 0;
@!%p1 bra BB0_9;
bra.uni BB0_8;

BB0_8:
cvt.u32.u64	%r20, %rd1;
shl.b64 %rd25, %rd1, 2;
add.s64 %rd27, %rd17, %rd25;
ld.shared.f32 %f19, [%rd27];
mad.lo.s32 %r22, %r9, %r8, %r20;
cvta.to.global.u64 %rd28, %rd9;
mul.wide.s32 %rd29, %r22, 4;
add.s64 %rd30, %rd28, %rd29;
st.global.f32 [%rd30], %f19;

BB0_9:
ret;
}


.visible .entry _Z24bpnn_adjust_weights_cudaPfiS_iS_S_(
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0,
.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2,
.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5
)
{
.reg .pred %p<2>;
.reg .f32 %f<17>;
.reg .b32 %r<12>;
.reg .f64 %fd<25>;
.reg .b64 %rd<19>;


ld.param.u64 %rd4, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0];
ld.param.u32 %r4, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1];
ld.param.u64 %rd5, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2];
ld.param.u64 %rd6, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4];
ld.param.u64 %rd7, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5];
cvta.to.global.u64 %rd1, %rd6;
mov.u32 %r1, %ctaid.y;
shl.b32 %r5, %r1, 4;
mov.u32 %r2, %tid.y;
add.s32 %r6, %r5, %r2;
add.s32 %r7, %r4, 1;
mov.u32 %r3, %tid.x;
add.s32 %r8, %r4, %r3;
mad.lo.s32 %r9, %r6, %r7, %r8;
cvta.to.global.u64 %rd8, %rd4;
mul.wide.s32 %rd9, %r3, 4;
add.s64 %rd2, %rd8, %rd9;
ld.global.f32 %f1, [%rd2+4];
cvt.f64.f32	%fd1, %f1;
mul.f64 %fd2, %fd1, 0d3FD3333333333333;
cvta.to.global.u64 %rd10, %rd5;
mul.wide.s32 %rd11, %r6, 4;
add.s64 %rd12, %rd10, %rd11;
ld.global.f32 %f2, [%rd12+4];
cvt.f64.f32	%fd3, %f2;
cvta.to.global.u64 %rd3, %rd7;
mul.wide.s32 %rd13, %r9, 4;
add.s64 %rd14, %rd3, %rd13;
ld.global.f32 %f3, [%rd14+8];
cvt.f64.f32	%fd4, %f3;
mul.f64 %fd5, %fd4, 0d3FD3333333333333;
fma.rn.f64 %fd6, %fd2, %fd3, %fd5;
add.s64 %rd15, %rd1, %rd13;
ld.global.f32 %f4, [%rd15+8];
cvt.f64.f32	%fd7, %f4;
add.f64 %fd8, %fd7, %fd6;
cvt.rn.f32.f64	%f5, %fd8;
st.global.f32 [%rd15+8], %f5;
ld.global.f32 %f6, [%rd2+4];
cvt.f64.f32	%fd9, %f6;
mul.f64 %fd10, %fd9, 0d3FD3333333333333;
ld.global.f32 %f7, [%rd12+4];
cvt.f64.f32	%fd11, %f7;
ld.global.f32 %f8, [%rd14+8];
cvt.f64.f32	%fd12, %f8;
mul.f64 %fd13, %fd12, 0d3FD3333333333333;
fma.rn.f64 %fd14, %fd10, %fd11, %fd13;
cvt.rn.f32.f64	%f9, %fd14;
st.global.f32 [%rd14+8], %f9;
bar.sync 0;
or.b32 %r10, %r2, %r1;
setp.ne.s32	%p1, %r10, 0;
@%p1 bra BB1_2;

add.s32 %r11, %r3, 1;
ld.global.f32 %f10, [%rd2+4];
cvt.f64.f32	%fd15, %f10;
mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd17, %rd3, %rd16;
ld.global.f32 %f11, [%rd17];
cvt.f64.f32	%fd16, %f11;
mul.f64 %fd17, %fd16, 0d3FD3333333333333;
fma.rn.f64 %fd18, %fd15, 0d3FD3333333333333, %fd17;
add.s64 %rd18, %rd1, %rd16;
ld.global.f32 %f12, [%rd18];
cvt.f64.f32	%fd19, %f12;
add.f64 %fd20, %fd19, %fd18;
cvt.rn.f32.f64	%f13, %fd20;
st.global.f32 [%rd18], %f13;
ld.global.f32 %f14, [%rd2+4];
cvt.f64.f32	%fd21, %f14;
ld.global.f32 %f15, [%rd17];
cvt.f64.f32	%fd22, %f15;
mul.f64 %fd23, %fd22, 0d3FD3333333333333;
fma.rn.f64 %fd24, %fd21, 0d3FD3333333333333, %fd23;
cvt.rn.f32.f64	%f16, %fd24;
st.global.f32 [%rd17], %f16;

BB1_2:
ret;
}


