

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Aug 12 11:26:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      240|      240|        15|         15|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    436|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|     884|   1718|    -|
|Memory           |        0|    -|      64|     16|    -|
|Multiplexer      |        -|    -|       -|    329|    -|
|Register         |        -|    -|     434|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1382|   2499|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                           |CTRL_s_axi                          |        0|   0|  188|  296|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U7         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U5       |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  10|  884| 1718|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues  |        0|  32|   8|    0|    16|   32|     1|          512|
    |angles_U   |angles   |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  64|  16|    0|    32|   64|     2|         1024|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_385_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln21_fu_270_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln29_fu_310_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_437_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_1_fu_258_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln21_fu_252_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln29_1_fu_298_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln29_fu_292_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln44_fu_391_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln46_1_fu_427_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln46_fu_421_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln21_1_fu_357_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_264_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln29_fu_304_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_433_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_363_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln21_2_fu_371_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln21_3_fu_378_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln21_fu_349_p3    |    select|   0|  0|  30|           1|           1|
    |select_ln29_1_fu_342_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln29_fu_335_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln51_fu_442_p3    |    select|   0|  0|  32|           1|          30|
    |xor_ln31_fu_315_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln38_fu_325_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln59_fu_456_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 436|         213|         313|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  155|         35|    1|         35|
    |currentx_3_reg_173  |    9|          2|   32|         64|
    |currenty_1_reg_163  |    9|          2|   32|         64|
    |grp_fu_183_opcode   |   14|          3|    2|          6|
    |grp_fu_183_p0       |   14|          3|   32|         96|
    |grp_fu_183_p1       |   14|          3|   32|         96|
    |grp_fu_194_p0       |   20|          4|   32|        128|
    |grp_fu_194_p1       |   20|          4|   32|        128|
    |grp_fu_199_p0       |   14|          3|   32|         96|
    |grp_fu_199_p1       |   14|          3|   32|         96|
    |grp_fu_210_opcode   |   14|          3|    5|         15|
    |grp_fu_210_p0       |   14|          3|   32|         96|
    |i_reg_142           |    9|          2|    5|         10|
    |theta1_reg_153      |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  329|         72|  333|        994|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln44_reg_508     |   5|   0|    5|          0|
    |angles_load_reg_547  |  32|   0|   32|          0|
    |ap_CS_fsm            |  34|   0|   34|          0|
    |currentx_3_reg_173   |  32|   0|   32|          0|
    |currenty_1_reg_163   |  32|   0|   32|          0|
    |factor_reg_541       |  32|   0|   32|          0|
    |i_reg_142            |   5|   0|    5|          0|
    |icmp_ln46_1_reg_531  |   1|   0|    1|          0|
    |icmp_ln46_reg_526    |   1|   0|    1|          0|
    |mul1_reg_559         |  32|   0|   32|          0|
    |reg_223              |  32|   0|   32|          0|
    |reg_229              |  32|   0|   32|          0|
    |select_ln51_reg_552  |   1|   0|   32|         31|
    |theta1_1_reg_564     |  32|   0|   32|          0|
    |theta1_reg_153       |  32|   0|   32|          0|
    |tmp_1_reg_483        |   1|   0|    1|          0|
    |tmp_3_reg_488        |   1|   0|    1|          0|
    |tmp_5_reg_536        |   1|   0|    1|          0|
    |x_read_reg_475       |  32|   0|   32|          0|
    |xor_ln59_reg_579     |  32|   0|   32|          0|
    |y_read_reg_467       |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 434|   0|  465|         31|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|            CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+--------------------+-----+-----+------------+----------------+--------------+

