<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › bcma › bcma_driver_chipcommon.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bcma_driver_chipcommon.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef LINUX_BCMA_DRIVER_CC_H_</span>
<span class="cp">#define LINUX_BCMA_DRIVER_CC_H_</span>

<span class="cm">/** ChipCommon core registers. **/</span>
<span class="cp">#define BCMA_CC_ID			0x0000</span>
<span class="cp">#define  BCMA_CC_ID_ID			0x0000FFFF</span>
<span class="cp">#define  BCMA_CC_ID_ID_SHIFT		0</span>
<span class="cp">#define  BCMA_CC_ID_REV			0x000F0000</span>
<span class="cp">#define  BCMA_CC_ID_REV_SHIFT		16</span>
<span class="cp">#define  BCMA_CC_ID_PKG			0x00F00000</span>
<span class="cp">#define  BCMA_CC_ID_PKG_SHIFT		20</span>
<span class="cp">#define  BCMA_CC_ID_NRCORES		0x0F000000</span>
<span class="cp">#define  BCMA_CC_ID_NRCORES_SHIFT	24</span>
<span class="cp">#define  BCMA_CC_ID_TYPE		0xF0000000</span>
<span class="cp">#define  BCMA_CC_ID_TYPE_SHIFT		28</span>
<span class="cp">#define BCMA_CC_CAP			0x0004		</span><span class="cm">/* Capabilities */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_NRUART		0x00000003	</span><span class="cm">/* # of UARTs */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_MIPSEB		0x00000004	</span><span class="cm">/* MIPS in BigEndian Mode */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_UARTCLK		0x00000018	</span><span class="cm">/* UART clock select */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_CAP_UARTCLK_INT	0x00000008	</span><span class="cm">/* UARTs are driven by internal divided clock */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_UARTGPIO		0x00000020	</span><span class="cm">/* UARTs on GPIO 15-12 */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_EXTBUS		0x000000C0	</span><span class="cm">/* External buses present */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_FLASHT		0x00000700	</span><span class="cm">/* Flash Type */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_FLASHT_NONE		0x00000000	</span><span class="cm">/* No flash */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_FLASHT_STSER		0x00000100	</span><span class="cm">/* ST serial flash */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_FLASHT_ATSER		0x00000200	</span><span class="cm">/* Atmel serial flash */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_FLASHT_NFLASH		0x00000200</span>
<span class="cp">#define	  BCMA_CC_FLASHT_PARA		0x00000700	</span><span class="cm">/* Parallel flash */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_PLLT		0x00038000	</span><span class="cm">/* PLL Type */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_NONE		0x00000000</span>
<span class="cp">#define   BCMA_PLLTYPE_1		0x00010000	</span><span class="cm">/* 48Mhz base, 3 dividers */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_2		0x00020000	</span><span class="cm">/* 48Mhz, 4 dividers */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_3		0x00030000	</span><span class="cm">/* 25Mhz, 2 dividers */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_4		0x00008000	</span><span class="cm">/* 48Mhz, 4 dividers */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_5		0x00018000	</span><span class="cm">/* 25Mhz, 4 dividers */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_6		0x00028000	</span><span class="cm">/* 100/200 or 120/240 only */</span><span class="cp"></span>
<span class="cp">#define   BCMA_PLLTYPE_7		0x00038000	</span><span class="cm">/* 25Mhz, 4 dividers */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_PCTL		0x00040000	</span><span class="cm">/* Power Control */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_OTPS		0x00380000	</span><span class="cm">/* OTP size */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_OTPS_SHIFT		19</span>
<span class="cp">#define  BCMA_CC_CAP_OTPS_BASE		5</span>
<span class="cp">#define  BCMA_CC_CAP_JTAGM		0x00400000	</span><span class="cm">/* JTAG master present */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_BROM		0x00800000	</span><span class="cm">/* Internal boot ROM active */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_64BIT		0x08000000	</span><span class="cm">/* 64-bit Backplane */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_PMU		0x10000000	</span><span class="cm">/* PMU available (rev &gt;= 20) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_ECI		0x20000000	</span><span class="cm">/* ECI available (rev &gt;= 20) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CAP_SPROM		0x40000000	</span><span class="cm">/* SPROM present */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_CORECTL			0x0008</span>
<span class="cp">#define  BCMA_CC_CORECTL_UARTCLK0	0x00000001	</span><span class="cm">/* Drive UART with internal clock */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_CORECTL_SE		0x00000002	</span><span class="cm">/* sync clk out enable (corerev &gt;= 3) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CORECTL_UARTCLKEN	0x00000008	</span><span class="cm">/* UART clock enable (rev &gt;= 21) */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_BIST			0x000C</span>
<span class="cp">#define BCMA_CC_OTPS			0x0010		</span><span class="cm">/* OTP status */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_OTPS_PROGFAIL		0x80000000</span>
<span class="cp">#define	 BCMA_CC_OTPS_PROTECT		0x00000007</span>
<span class="cp">#define	 BCMA_CC_OTPS_HW_PROTECT	0x00000001</span>
<span class="cp">#define	 BCMA_CC_OTPS_SW_PROTECT	0x00000002</span>
<span class="cp">#define	 BCMA_CC_OTPS_CID_PROTECT	0x00000004</span>
<span class="cp">#define  BCMA_CC_OTPS_GU_PROG_IND	0x00000F00	</span><span class="cm">/* General Use programmed indication */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_OTPS_GU_PROG_IND_SHIFT	8</span>
<span class="cp">#define  BCMA_CC_OTPS_GU_PROG_HW	0x00000100	</span><span class="cm">/* HW region programmed */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_OTPC			0x0014		</span><span class="cm">/* OTP control */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_OTPC_RECWAIT		0xFF000000</span>
<span class="cp">#define	 BCMA_CC_OTPC_PROGWAIT		0x00FFFF00</span>
<span class="cp">#define	 BCMA_CC_OTPC_PRW_SHIFT		8</span>
<span class="cp">#define	 BCMA_CC_OTPC_MAXFAIL		0x00000038</span>
<span class="cp">#define	 BCMA_CC_OTPC_VSEL		0x00000006</span>
<span class="cp">#define	 BCMA_CC_OTPC_SELVL		0x00000001</span>
<span class="cp">#define BCMA_CC_OTPP			0x0018		</span><span class="cm">/* OTP prog */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_OTPP_COL		0x000000FF</span>
<span class="cp">#define	 BCMA_CC_OTPP_ROW		0x0000FF00</span>
<span class="cp">#define	 BCMA_CC_OTPP_ROW_SHIFT		8</span>
<span class="cp">#define	 BCMA_CC_OTPP_READERR		0x10000000</span>
<span class="cp">#define	 BCMA_CC_OTPP_VALUE		0x20000000</span>
<span class="cp">#define	 BCMA_CC_OTPP_READ		0x40000000</span>
<span class="cp">#define	 BCMA_CC_OTPP_START		0x80000000</span>
<span class="cp">#define	 BCMA_CC_OTPP_BUSY		0x80000000</span>
<span class="cp">#define BCMA_CC_OTPL			0x001C		</span><span class="cm">/* OTP layout */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_OTPL_GURGN_OFFSET	0x00000FFF	</span><span class="cm">/* offset of general use region */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_IRQSTAT			0x0020</span>
<span class="cp">#define BCMA_CC_IRQMASK			0x0024</span>
<span class="cp">#define	 BCMA_CC_IRQ_GPIO		0x00000001	</span><span class="cm">/* gpio intr */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_IRQ_EXT		0x00000002	</span><span class="cm">/* ro: ext intr pin (corerev &gt;= 3) */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_IRQ_WDRESET		0x80000000	</span><span class="cm">/* watchdog reset occurred */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_CHIPCTL			0x0028		</span><span class="cm">/* Rev &gt;= 11 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_CHIPSTAT		0x002C		</span><span class="cm">/* Rev &gt;= 11 only */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_CHIPST_4313_SPROM_PRESENT	1</span>
<span class="cp">#define  BCMA_CC_CHIPST_4313_OTP_PRESENT	2</span>
<span class="cp">#define  BCMA_CC_CHIPST_4331_SPROM_PRESENT	2</span>
<span class="cp">#define  BCMA_CC_CHIPST_4331_OTP_PRESENT	4</span>
<span class="cp">#define BCMA_CC_JCMD			0x0030		</span><span class="cm">/* Rev &gt;= 10 only */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_JCMD_START		0x80000000</span>
<span class="cp">#define  BCMA_CC_JCMD_BUSY		0x80000000</span>
<span class="cp">#define  BCMA_CC_JCMD_PAUSE		0x40000000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_MASK		0x0000F000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_IRDR		0x00000000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_DR		0x00001000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_IR		0x00002000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_RESET	0x00003000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_IRPDR	0x00004000</span>
<span class="cp">#define  BCMA_CC_JCMD0_ACC_PDR		0x00005000</span>
<span class="cp">#define  BCMA_CC_JCMD0_IRW_MASK		0x00000F00</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_MASK		0x000F0000	</span><span class="cm">/* Changes for corerev 11 */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_IRDR		0x00000000</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_DR		0x00010000</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_IR		0x00020000</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_RESET		0x00030000</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_IRPDR		0x00040000</span>
<span class="cp">#define  BCMA_CC_JCMD_ACC_PDR		0x00050000</span>
<span class="cp">#define  BCMA_CC_JCMD_IRW_MASK		0x00001F00</span>
<span class="cp">#define  BCMA_CC_JCMD_IRW_SHIFT		8</span>
<span class="cp">#define  BCMA_CC_JCMD_DRW_MASK		0x0000003F</span>
<span class="cp">#define BCMA_CC_JIR			0x0034		</span><span class="cm">/* Rev &gt;= 10 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_JDR			0x0038		</span><span class="cm">/* Rev &gt;= 10 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_JCTL			0x003C		</span><span class="cm">/* Rev &gt;= 10 only */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_JCTL_FORCE_CLK		4		</span><span class="cm">/* Force clock */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_JCTL_EXT_EN		2		</span><span class="cm">/* Enable external targets */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_JCTL_EN		1		</span><span class="cm">/* Enable Jtag master */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_FLASHCTL		0x0040</span>
<span class="cp">#define  BCMA_CC_FLASHCTL_START		0x80000000</span>
<span class="cp">#define  BCMA_CC_FLASHCTL_BUSY		BCMA_CC_FLASHCTL_START</span>
<span class="cp">#define BCMA_CC_FLASHADDR		0x0044</span>
<span class="cp">#define BCMA_CC_FLASHDATA		0x0048</span>
<span class="cp">#define BCMA_CC_BCAST_ADDR		0x0050</span>
<span class="cp">#define BCMA_CC_BCAST_DATA		0x0054</span>
<span class="cp">#define BCMA_CC_GPIOPULLUP		0x0058		</span><span class="cm">/* Rev &gt;= 20 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_GPIOPULLDOWN		0x005C		</span><span class="cm">/* Rev &gt;= 20 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_GPIOIN			0x0060</span>
<span class="cp">#define BCMA_CC_GPIOOUT			0x0064</span>
<span class="cp">#define BCMA_CC_GPIOOUTEN		0x0068</span>
<span class="cp">#define BCMA_CC_GPIOCTL			0x006C</span>
<span class="cp">#define BCMA_CC_GPIOPOL			0x0070</span>
<span class="cp">#define BCMA_CC_GPIOIRQ			0x0074</span>
<span class="cp">#define BCMA_CC_WATCHDOG		0x0080</span>
<span class="cp">#define BCMA_CC_GPIOTIMER		0x0088		</span><span class="cm">/* LED powersave (corerev &gt;= 16) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_GPIOTIMER_OFFTIME	0x0000FFFF</span>
<span class="cp">#define  BCMA_CC_GPIOTIMER_OFFTIME_SHIFT	0</span>
<span class="cp">#define  BCMA_CC_GPIOTIMER_ONTIME	0xFFFF0000</span>
<span class="cp">#define  BCMA_CC_GPIOTIMER_ONTIME_SHIFT	16</span>
<span class="cp">#define BCMA_CC_GPIOTOUTM		0x008C		</span><span class="cm">/* LED powersave (corerev &gt;= 16) */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_CLOCK_N			0x0090</span>
<span class="cp">#define BCMA_CC_CLOCK_SB		0x0094</span>
<span class="cp">#define BCMA_CC_CLOCK_PCI		0x0098</span>
<span class="cp">#define BCMA_CC_CLOCK_M2		0x009C</span>
<span class="cp">#define BCMA_CC_CLOCK_MIPS		0x00A0</span>
<span class="cp">#define BCMA_CC_CLKDIV			0x00A4		</span><span class="cm">/* Rev &gt;= 3 only */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_CLKDIV_SFLASH		0x0F000000</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_SFLASH_SHIFT	24</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_OTP		0x000F0000</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_OTP_SHIFT	16</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_JTAG		0x00000F00</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_JTAG_SHIFT	8</span>
<span class="cp">#define	 BCMA_CC_CLKDIV_UART		0x000000FF</span>
<span class="cp">#define BCMA_CC_CAP_EXT			0x00AC		</span><span class="cm">/* Capabilities */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PLLONDELAY		0x00B0		</span><span class="cm">/* Rev &gt;= 4 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_FREFSELDELAY		0x00B4		</span><span class="cm">/* Rev &gt;= 4 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_SLOWCLKCTL		0x00B8		</span><span class="cm">/* 6 &lt;= Rev &lt;= 9 only */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_SRC		0x00000007	</span><span class="cm">/* slow clock source mask */</span><span class="cp"></span>
<span class="cp">#define	  BCMA_CC_SLOWCLKCTL_SRC_LPO	0x00000000	</span><span class="cm">/* source of slow clock is LPO */</span><span class="cp"></span>
<span class="cp">#define   BCMA_CC_SLOWCLKCTL_SRC_XTAL	0x00000001	</span><span class="cm">/* source of slow clock is crystal */</span><span class="cp"></span>
<span class="cp">#define	  BCMA_CC_SLOECLKCTL_SRC_PCI	0x00000002	</span><span class="cm">/* source of slow clock is PCI */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_LPOFREQ	0x00000200	</span><span class="cm">/* LPOFreqSel, 1: 160Khz, 0: 32KHz */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_LPOPD	0x00000400	</span><span class="cm">/* LPOPowerDown, 1: LPO is disabled, 0: LPO is enabled */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_FSLOW	0x00000800	</span><span class="cm">/* ForceSlowClk, 1: sb/cores running on slow clock, 0: power logic control */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_IPLL	0x00001000	</span><span class="cm">/* IgnorePllOffReq, 1/0: power logic ignores/honors PLL clock disable requests from core */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_ENXTAL	0x00002000	</span><span class="cm">/* XtalControlEn, 1/0: power logic does/doesn&#39;t disable crystal when appropriate */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_XTALPU	0x00004000	</span><span class="cm">/* XtalPU (RO), 1/0: crystal running/disabled */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_CLKDIV	0xFFFF0000	</span><span class="cm">/* ClockDivider (SlowClk = 1/(4+divisor)) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SLOWCLKCTL_CLKDIV_SHIFT	16</span>
<span class="cp">#define BCMA_CC_SYSCLKCTL		0x00C0		</span><span class="cm">/* Rev &gt;= 3 only */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_SYSCLKCTL_IDLPEN	0x00000001	</span><span class="cm">/* ILPen: Enable Idle Low Power */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_SYSCLKCTL_ALPEN	0x00000002	</span><span class="cm">/* ALPen: Enable Active Low Power */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_SYSCLKCTL_PLLEN	0x00000004	</span><span class="cm">/* ForcePLLOn */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_SYSCLKCTL_FORCEALP	0x00000008	</span><span class="cm">/* Force ALP (or HT if ALPen is not set */</span><span class="cp"></span>
<span class="cp">#define	 BCMA_CC_SYSCLKCTL_FORCEHT	0x00000010	</span><span class="cm">/* Force HT */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SYSCLKCTL_CLKDIV	0xFFFF0000	</span><span class="cm">/* ClkDiv  (ILP = 1/(4+divisor)) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_SYSCLKCTL_CLKDIV_SHIFT	16</span>
<span class="cp">#define BCMA_CC_CLKSTSTR		0x00C4		</span><span class="cm">/* Rev &gt;= 3 only */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_EROM			0x00FC</span>
<span class="cp">#define BCMA_CC_PCMCIA_CFG		0x0100</span>
<span class="cp">#define BCMA_CC_PCMCIA_MEMWAIT		0x0104</span>
<span class="cp">#define BCMA_CC_PCMCIA_ATTRWAIT		0x0108</span>
<span class="cp">#define BCMA_CC_PCMCIA_IOWAIT		0x010C</span>
<span class="cp">#define BCMA_CC_IDE_CFG			0x0110</span>
<span class="cp">#define BCMA_CC_IDE_MEMWAIT		0x0114</span>
<span class="cp">#define BCMA_CC_IDE_ATTRWAIT		0x0118</span>
<span class="cp">#define BCMA_CC_IDE_IOWAIT		0x011C</span>
<span class="cp">#define BCMA_CC_PROG_CFG		0x0120</span>
<span class="cp">#define BCMA_CC_PROG_WAITCNT		0x0124</span>
<span class="cp">#define BCMA_CC_FLASH_CFG		0x0128</span>
<span class="cp">#define  BCMA_CC_FLASH_CFG_DS		0x0010	</span><span class="cm">/* Data size, 0=8bit, 1=16bit */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_FLASH_WAITCNT		0x012C</span>
<span class="cp">#define BCMA_CC_SROM_CONTROL		0x0190</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_START	0x80000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_BUSY	0x80000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OPCODE	0x60000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OP_READ	0x00000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OP_WRITE	0x20000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OP_WRDIS	0x40000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OP_WREN	0x60000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_OTPSEL	0x00000010</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_LOCK	0x00000008</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_SIZE_MASK	0x00000006</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_SIZE_1K	0x00000000</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_SIZE_4K	0x00000002</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_SIZE_16K	0x00000004</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_SIZE_SHIFT	1</span>
<span class="cp">#define  BCMA_CC_SROM_CONTROL_PRESENT	0x00000001</span>
<span class="cm">/* 0x1E0 is defined as shared BCMA_CLKCTLST */</span>
<span class="cp">#define BCMA_CC_HW_WORKAROUND		0x01E4 </span><span class="cm">/* Hardware workaround (rev &gt;= 20) */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_UART0_DATA		0x0300</span>
<span class="cp">#define BCMA_CC_UART0_IMR		0x0304</span>
<span class="cp">#define BCMA_CC_UART0_FCR		0x0308</span>
<span class="cp">#define BCMA_CC_UART0_LCR		0x030C</span>
<span class="cp">#define BCMA_CC_UART0_MCR		0x0310</span>
<span class="cp">#define BCMA_CC_UART0_LSR		0x0314</span>
<span class="cp">#define BCMA_CC_UART0_MSR		0x0318</span>
<span class="cp">#define BCMA_CC_UART0_SCRATCH		0x031C</span>
<span class="cp">#define BCMA_CC_UART1_DATA		0x0400</span>
<span class="cp">#define BCMA_CC_UART1_IMR		0x0404</span>
<span class="cp">#define BCMA_CC_UART1_FCR		0x0408</span>
<span class="cp">#define BCMA_CC_UART1_LCR		0x040C</span>
<span class="cp">#define BCMA_CC_UART1_MCR		0x0410</span>
<span class="cp">#define BCMA_CC_UART1_LSR		0x0414</span>
<span class="cp">#define BCMA_CC_UART1_MSR		0x0418</span>
<span class="cp">#define BCMA_CC_UART1_SCRATCH		0x041C</span>
<span class="cm">/* PMU registers (rev &gt;= 20) */</span>
<span class="cp">#define BCMA_CC_PMU_CTL			0x0600 </span><span class="cm">/* PMU control */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_ILP_DIV	0xFFFF0000 </span><span class="cm">/* ILP div mask */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_ILP_DIV_SHIFT	16</span>
<span class="cp">#define  BCMA_CC_PMU_CTL_PLL_UPD	0x00000400</span>
<span class="cp">#define  BCMA_CC_PMU_CTL_NOILPONW	0x00000200 </span><span class="cm">/* No ILP on wait */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_HTREQEN	0x00000100 </span><span class="cm">/* HT req enable */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_ALPREQEN	0x00000080 </span><span class="cm">/* ALP req enable */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_XTALFREQ	0x0000007C </span><span class="cm">/* Crystal freq */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_XTALFREQ_SHIFT	2</span>
<span class="cp">#define  BCMA_CC_PMU_CTL_ILPDIVEN	0x00000002 </span><span class="cm">/* ILP div enable */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CTL_LPOSEL		0x00000001 </span><span class="cm">/* LPO sel */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_CAP			0x0604 </span><span class="cm">/* PMU capabilities */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_CAP_REVISION	0x000000FF </span><span class="cm">/* Revision mask */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_STAT		0x0608 </span><span class="cm">/* PMU status */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_STAT_INTPEND	0x00000040 </span><span class="cm">/* Interrupt pending */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_STAT_SBCLKST	0x00000030 </span><span class="cm">/* Backplane clock status? */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_STAT_HAVEALP	0x00000008 </span><span class="cm">/* ALP available */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_STAT_HAVEHT	0x00000004 </span><span class="cm">/* HT available */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CC_PMU_STAT_RESINIT	0x00000003 </span><span class="cm">/* Res init */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_STAT		0x060C </span><span class="cm">/* PMU res status */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_PEND		0x0610 </span><span class="cm">/* PMU res pending */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_TIMER		0x0614 </span><span class="cm">/* PMU timer */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_MINRES_MSK		0x0618 </span><span class="cm">/* PMU min res mask */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_MAXRES_MSK		0x061C </span><span class="cm">/* PMU max res mask */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_TABSEL		0x0620 </span><span class="cm">/* PMU res table sel */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_DEPMSK		0x0624 </span><span class="cm">/* PMU res dep mask */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_UPDNTM		0x0628 </span><span class="cm">/* PMU res updown timer */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_TIMER		0x062C </span><span class="cm">/* PMU res timer */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_CLKSTRETCH		0x0630 </span><span class="cm">/* PMU clockstretch */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_WATCHDOG		0x0634 </span><span class="cm">/* PMU watchdog */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_REQTS		0x0640 </span><span class="cm">/* PMU res req timer sel */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_REQT		0x0644 </span><span class="cm">/* PMU res req timer */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_PMU_RES_REQM		0x0648 </span><span class="cm">/* PMU res req mask */</span><span class="cp"></span>
<span class="cp">#define BCMA_CC_CHIPCTL_ADDR		0x0650</span>
<span class="cp">#define BCMA_CC_CHIPCTL_DATA		0x0654</span>
<span class="cp">#define BCMA_CC_REGCTL_ADDR		0x0658</span>
<span class="cp">#define BCMA_CC_REGCTL_DATA		0x065C</span>
<span class="cp">#define BCMA_CC_PLLCTL_ADDR		0x0660</span>
<span class="cp">#define BCMA_CC_PLLCTL_DATA		0x0664</span>
<span class="cp">#define BCMA_CC_SPROM			0x0800 </span><span class="cm">/* SPROM beginning */</span><span class="cp"></span>

<span class="cm">/* Divider allocation in 4716/47162/5356 */</span>
<span class="cp">#define BCMA_CC_PMU5_MAINPLL_CPU	1</span>
<span class="cp">#define BCMA_CC_PMU5_MAINPLL_MEM	2</span>
<span class="cp">#define BCMA_CC_PMU5_MAINPLL_SSB	3</span>

<span class="cm">/* PLL usage in 4716/47162 */</span>
<span class="cp">#define BCMA_CC_PMU4716_MAINPLL_PLL0	12</span>

<span class="cm">/* PLL usage in 5356/5357 */</span>
<span class="cp">#define BCMA_CC_PMU5356_MAINPLL_PLL0	0</span>
<span class="cp">#define BCMA_CC_PMU5357_MAINPLL_PLL0	0</span>

<span class="cm">/* 4706 PMU */</span>
<span class="cp">#define BCMA_CC_PMU4706_MAINPLL_PLL0	0</span>

<span class="cm">/* ALP clock on pre-PMU chips */</span>
<span class="cp">#define BCMA_CC_PMU_ALP_CLOCK		20000000</span>
<span class="cm">/* HT clock for systems with PMU-enabled chipcommon */</span>
<span class="cp">#define BCMA_CC_PMU_HT_CLOCK		80000000</span>

<span class="cm">/* PMU rev 5 (&amp; 6) */</span>
<span class="cp">#define BCMA_CC_PPL_P1P2_OFF		0</span>
<span class="cp">#define BCMA_CC_PPL_P1_MASK		0x0f000000</span>
<span class="cp">#define BCMA_CC_PPL_P1_SHIFT		24</span>
<span class="cp">#define BCMA_CC_PPL_P2_MASK		0x00f00000</span>
<span class="cp">#define BCMA_CC_PPL_P2_SHIFT		20</span>
<span class="cp">#define BCMA_CC_PPL_M14_OFF		1</span>
<span class="cp">#define BCMA_CC_PPL_MDIV_MASK		0x000000ff</span>
<span class="cp">#define BCMA_CC_PPL_MDIV_WIDTH		8</span>
<span class="cp">#define BCMA_CC_PPL_NM5_OFF		2</span>
<span class="cp">#define BCMA_CC_PPL_NDIV_MASK		0xfff00000</span>
<span class="cp">#define BCMA_CC_PPL_NDIV_SHIFT		20</span>
<span class="cp">#define BCMA_CC_PPL_FMAB_OFF		3</span>
<span class="cp">#define BCMA_CC_PPL_MRAT_MASK		0xf0000000</span>
<span class="cp">#define BCMA_CC_PPL_MRAT_SHIFT		28</span>
<span class="cp">#define BCMA_CC_PPL_ABRAT_MASK		0x08000000</span>
<span class="cp">#define BCMA_CC_PPL_ABRAT_SHIFT		27</span>
<span class="cp">#define BCMA_CC_PPL_FDIV_MASK		0x07ffffff</span>
<span class="cp">#define BCMA_CC_PPL_PLLCTL_OFF		4</span>
<span class="cp">#define BCMA_CC_PPL_PCHI_OFF		5</span>
<span class="cp">#define BCMA_CC_PPL_PCHI_MASK		0x0000003f</span>

<span class="cm">/* BCM4331 ChipControl numbers. */</span>
<span class="cp">#define BCMA_CHIPCTL_4331_BT_COEXIST		BIT(0)	</span><span class="cm">/* 0 disable */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_SECI			BIT(1)	</span><span class="cm">/* 0 SECI is disabled (JATG functional) */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_EXT_LNA		BIT(2)	</span><span class="cm">/* 0 disable */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_SPROM_GPIO13_15	BIT(3)	</span><span class="cm">/* sprom/gpio13-15 mux */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_EXTPA_EN		BIT(4)	</span><span class="cm">/* 0 ext pa disable, 1 ext pa enabled */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_GPIOCLK_ON_SPROMCS	BIT(5)	</span><span class="cm">/* set drive out GPIO_CLK on sprom_cs pin */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_PCIE_MDIO_ON_SPROMCS	BIT(6)	</span><span class="cm">/* use sprom_cs pin as PCIE mdio interface */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5	BIT(7)	</span><span class="cm">/* aband extpa will be at gpio2/5 and sprom_dout */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_OVR_PIPEAUXCLKEN	BIT(8)	</span><span class="cm">/* override core control on pipe_AuxClkEnable */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_OVR_PIPEAUXPWRDOWN	BIT(9)	</span><span class="cm">/* override core control on pipe_AuxPowerDown */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_PCIE_AUXCLKEN		BIT(10)	</span><span class="cm">/* pcie_auxclkenable */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_PCIE_PIPE_PLLDOWN	BIT(11)	</span><span class="cm">/* pcie_pipe_pllpowerdown */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_BT_SHD0_ON_GPIO4	BIT(16)	</span><span class="cm">/* enable bt_shd0 at gpio4 */</span><span class="cp"></span>
<span class="cp">#define BCMA_CHIPCTL_4331_BT_SHD1_ON_GPIO5	BIT(17)	</span><span class="cm">/* enable bt_shd1 at gpio5 */</span><span class="cp"></span>

<span class="cm">/* Data for the PMU, if available.</span>
<span class="cm"> * Check availability with ((struct bcma_chipcommon)-&gt;capabilities &amp; BCMA_CC_CAP_PMU)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bcma_chipcommon_pmu</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">rev</span><span class="p">;</span>			<span class="cm">/* PMU revision */</span>
	<span class="n">u32</span> <span class="n">crystalfreq</span><span class="p">;</span>	<span class="cm">/* The active crystal frequency (in kHz) */</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_BCMA_DRIVER_MIPS</span>
<span class="k">struct</span> <span class="n">bcma_pflash</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">buswidth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">window</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">window_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bcma_serial_port</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clockspeed</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">baud_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_shift</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_BCMA_DRIVER_MIPS */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_device</span> <span class="o">*</span><span class="n">core</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">capabilities</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">capabilities_ext</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">setup_done</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* Fast Powerup Delay constant */</span>
	<span class="n">u16</span> <span class="n">fast_pwrup_delay</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bcma_chipcommon_pmu</span> <span class="n">pmu</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_BCMA_DRIVER_MIPS</span>
	<span class="k">struct</span> <span class="n">bcma_pflash</span> <span class="n">pflash</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">nr_serial_ports</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bcma_serial_port</span> <span class="n">serial_ports</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_BCMA_DRIVER_MIPS */</span><span class="cp"></span>
<span class="p">};</span>

<span class="cm">/* Register access */</span>
<span class="cp">#define bcma_cc_read32(cc, offset) \</span>
<span class="cp">	bcma_read32((cc)-&gt;core, offset)</span>
<span class="cp">#define bcma_cc_write32(cc, offset, val) \</span>
<span class="cp">	bcma_write32((cc)-&gt;core, offset, val)</span>

<span class="cp">#define bcma_cc_mask32(cc, offset, mask) \</span>
<span class="cp">	bcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) &amp; (mask))</span>
<span class="cp">#define bcma_cc_set32(cc, offset, set) \</span>
<span class="cp">	bcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) | (set))</span>
<span class="cp">#define bcma_cc_maskset32(cc, offset, mask, set) \</span>
<span class="cp">	bcma_cc_write32(cc, offset, (bcma_cc_read32(cc, offset) &amp; (mask)) | (set))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_core_chipcommon_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">bcma_chipco_bcm4331_ext_pa_lines_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_watchdog_timer_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
					  <span class="n">u32</span> <span class="n">ticks</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">bcma_chipco_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>

<span class="n">u32</span> <span class="n">bcma_chipco_irq_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">);</span>

<span class="cm">/* Chipcommon GPIO pin access. */</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_outen</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_intmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">bcma_chipco_gpio_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>

<span class="cm">/* PMU support */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_pmu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_pll_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_pll_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">set</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_chipctl_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">set</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcma_chipco_regctl_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">set</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* LINUX_BCMA_DRIVER_CC_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
