Simulator report for winflag_test
Thu Jun 08 19:30:57 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 134 nodes    ;
; Simulation Coverage         ;      81.20 % ;
; Total Number of Transitions ; 965          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Functional       ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; winflag_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      81.20 % ;
; Total nodes checked                                 ; 134          ;
; Total output ports checked                          ; 133          ;
; Total output ports with complete 1/0-value coverage ; 108          ;
; Total output ports with no 1/0-value coverage       ; 25           ;
; Total output ports with no 1-value coverage         ; 25           ;
; Total output ports with no 0-value coverage         ; 25           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |winflag_test|winflag1~0                                                 ; |winflag_test|winflag1~0                                                 ; out              ;
; |winflag_test|play1[0]                                                   ; |winflag_test|play1[0]                                                   ; out              ;
; |winflag_test|play1[1]                                                   ; |winflag_test|play1[1]                                                   ; out              ;
; |winflag_test|play1[2]                                                   ; |winflag_test|play1[2]                                                   ; out              ;
; |winflag_test|play2[0]                                                   ; |winflag_test|play2[0]                                                   ; out              ;
; |winflag_test|play2[1]                                                   ; |winflag_test|play2[1]                                                   ; out              ;
; |winflag_test|play2[2]                                                   ; |winflag_test|play2[2]                                                   ; out              ;
; |winflag_test|smcount                                                    ; |winflag_test|smcount                                                    ; pin_out          ;
; |winflag_test|winflag                                                    ; |winflag_test|winflag                                                    ; pin_out          ;
; |winflag_test|winflag~0                                                  ; |winflag_test|winflag~0                                                  ; out0             ;
; |winflag_test|Equal0~0                                                   ; |winflag_test|Equal0~0                                                   ; out0             ;
; |winflag_test|Equal0~1                                                   ; |winflag_test|Equal0~1                                                   ; out0             ;
; |winflag_test|Equal0~2                                                   ; |winflag_test|Equal0~2                                                   ; out0             ;
; |winflag_test|Equal0~3                                                   ; |winflag_test|Equal0~3                                                   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |winflag_test|SEGcount[0]                                                ; |winflag_test|SEGcount[0]                                                ; pin_out          ;
; |winflag_test|SEGcount[1]                                                ; |winflag_test|SEGcount[1]                                                ; pin_out          ;
; |winflag_test|SEGcount[2]                                                ; |winflag_test|SEGcount[2]                                                ; pin_out          ;
; |winflag_test|SEGcount[3]                                                ; |winflag_test|SEGcount[3]                                                ; pin_out          ;
; |winflag_test|SEGcount[4]                                                ; |winflag_test|SEGcount[4]                                                ; pin_out          ;
; |winflag_test|SEGcount[5]                                                ; |winflag_test|SEGcount[5]                                                ; pin_out          ;
; |winflag_test|SEGcount[6]                                                ; |winflag_test|SEGcount[6]                                                ; pin_out          ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |winflag_test|SEGcount[0]                                                ; |winflag_test|SEGcount[0]                                                ; pin_out          ;
; |winflag_test|SEGcount[1]                                                ; |winflag_test|SEGcount[1]                                                ; pin_out          ;
; |winflag_test|SEGcount[2]                                                ; |winflag_test|SEGcount[2]                                                ; pin_out          ;
; |winflag_test|SEGcount[3]                                                ; |winflag_test|SEGcount[3]                                                ; pin_out          ;
; |winflag_test|SEGcount[4]                                                ; |winflag_test|SEGcount[4]                                                ; pin_out          ;
; |winflag_test|SEGcount[5]                                                ; |winflag_test|SEGcount[5]                                                ; pin_out          ;
; |winflag_test|SEGcount[6]                                                ; |winflag_test|SEGcount[6]                                                ; pin_out          ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |winflag_test|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |winflag_test|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 08 19:30:56 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off winflag_test -c winflag_test
Info: Using vector source file "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "winner" in design.
Warning: Can't find signal in vector source file for input pin "|winflag_test|clk"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      81.20 %
Info: Number of transitions in simulation is 965
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Thu Jun 08 19:30:57 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


