// Seed: 3474247914
module module_0 ();
  assign id_1 = id_1;
  assign module_2.type_10 = 0;
  assign module_1.id_0 = 0;
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  tri id_3;
  module_0 modCall_1 ();
  real id_4;
  assign id_0 = id_1;
  id_5 :
  assert property (@(posedge 1) -1 + 1'b0) id_0 <= -1 && id_3;
  parameter id_6 = id_6;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    output wire id_2,
    inout wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7
);
  assign id_2 = 1 == "";
  module_0 modCall_1 ();
endmodule
