
Practica5_intento2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003164  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08003314  08003314  00013314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034b8  080034b8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080034b8  080034b8  000134b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034c0  080034c0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034c0  080034c0  000134c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034c4  080034c4  000134c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080034c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000078  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000928a  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a25  00000000  00000000  00029336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  0002ad60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000738  00000000  00000000  0002b560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263f4  00000000  00000000  0002bc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c4d3  00000000  00000000  0005208c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e30a8  00000000  00000000  0005e55f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00141607  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002634  00000000  00000000  00141658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080032fc 	.word	0x080032fc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	080032fc 	.word	0x080032fc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <uartinit>:
 	 Salida: booleando TRUE si se inicializó correctamente, FALSE si falló
*/
#define myBaudRate 9600
#define UARTn 3
bool_t uartinit()
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	UartHandle.Instance        = USART1;
 8000598:	4b1b      	ldr	r3, [pc, #108]	; (8000608 <uartinit+0x74>)
 800059a:	4a1c      	ldr	r2, [pc, #112]	; (800060c <uartinit+0x78>)
 800059c:	601a      	str	r2, [r3, #0]
	UartHandle.Init.BaudRate   = myBaudRate;
 800059e:	4b1a      	ldr	r3, [pc, #104]	; (8000608 <uartinit+0x74>)
 80005a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005a4:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <uartinit+0x74>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <uartinit+0x74>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity     = UART_PARITY_ODD;
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <uartinit+0x74>)
 80005b4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80005b8:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80005ba:	4b13      	ldr	r3, [pc, #76]	; (8000608 <uartinit+0x74>)
 80005bc:	2200      	movs	r2, #0
 80005be:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80005c0:	4b11      	ldr	r3, [pc, #68]	; (8000608 <uartinit+0x74>)
 80005c2:	220c      	movs	r2, #12
 80005c4:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c6:	4b10      	ldr	r3, [pc, #64]	; (8000608 <uartinit+0x74>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80005cc:	480e      	ldr	r0, [pc, #56]	; (8000608 <uartinit+0x74>)
 80005ce:	f001 fa5f 	bl	8001a90 <HAL_UART_Init>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d004      	beq.n	80005e2 <uartinit+0x4e>
	{
		/* Initialization Error */
		//Error_Handler();
		printf("Error en la inicializacion de la UART\n\r");
 80005d8:	480d      	ldr	r0, [pc, #52]	; (8000610 <uartinit+0x7c>)
 80005da:	f001 ff01 	bl	80023e0 <iprintf>
		return false;
 80005de:	2300      	movs	r3, #0
 80005e0:	e00f      	b.n	8000602 <uartinit+0x6e>
	}
	printf("UART inicializada correctamente\n\r");
 80005e2:	480c      	ldr	r0, [pc, #48]	; (8000614 <uartinit+0x80>)
 80005e4:	f001 fefc 	bl	80023e0 <iprintf>
	printf("Parámetros de configuración:\n\r");
 80005e8:	480b      	ldr	r0, [pc, #44]	; (8000618 <uartinit+0x84>)
 80005ea:	f001 fef9 	bl	80023e0 <iprintf>
	printf("Instancia: USART%d\n\r",UARTn);
 80005ee:	2103      	movs	r1, #3
 80005f0:	480a      	ldr	r0, [pc, #40]	; (800061c <uartinit+0x88>)
 80005f2:	f001 fef5 	bl	80023e0 <iprintf>
	printf("Baudrate: %d\n\r",myBaudRate);
 80005f6:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80005fa:	4809      	ldr	r0, [pc, #36]	; (8000620 <uartinit+0x8c>)
 80005fc:	f001 fef0 	bl	80023e0 <iprintf>

	return true;
 8000600:	2301      	movs	r3, #1
}
 8000602:	4618      	mov	r0, r3
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000098 	.word	0x20000098
 800060c:	40011000 	.word	0x40011000
 8000610:	08003314 	.word	0x08003314
 8000614:	0800333c 	.word	0x0800333c
 8000618:	08003360 	.word	0x08003360
 800061c:	08003384 	.word	0x08003384
 8000620:	0800339c 	.word	0x0800339c

08000624 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  // Place your implementation of fputc here
  // e.g. write a character to the USART3 and Loop until the end of transmission
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 800062c:	1d39      	adds	r1, r7, #4
 800062e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000632:	2201      	movs	r2, #1
 8000634:	4803      	ldr	r0, [pc, #12]	; (8000644 <__io_putchar+0x20>)
 8000636:	f001 fa78 	bl	8001b2a <HAL_UART_Transmit>

  return ch;
 800063a:	687b      	ldr	r3, [r7, #4]
}
 800063c:	4618      	mov	r0, r3
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000098 	.word	0x20000098

08000648 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d10e      	bne.n	8000676 <BSP_LED_Init+0x2e>
 8000658:	2300      	movs	r3, #0
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <BSP_LED_Init+0x94>)
 800065e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000660:	4a1e      	ldr	r2, [pc, #120]	; (80006dc <BSP_LED_Init+0x94>)
 8000662:	f043 0302 	orr.w	r3, r3, #2
 8000666:	6313      	str	r3, [r2, #48]	; 0x30
 8000668:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <BSP_LED_Init+0x94>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	f003 0302 	and.w	r3, r3, #2
 8000670:	613b      	str	r3, [r7, #16]
 8000672:	693b      	ldr	r3, [r7, #16]
 8000674:	e00d      	b.n	8000692 <BSP_LED_Init+0x4a>
 8000676:	2300      	movs	r3, #0
 8000678:	60fb      	str	r3, [r7, #12]
 800067a:	4b18      	ldr	r3, [pc, #96]	; (80006dc <BSP_LED_Init+0x94>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a17      	ldr	r2, [pc, #92]	; (80006dc <BSP_LED_Init+0x94>)
 8000680:	f043 0302 	orr.w	r3, r3, #2
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b15      	ldr	r3, [pc, #84]	; (80006dc <BSP_LED_Init+0x94>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	4a12      	ldr	r2, [pc, #72]	; (80006e0 <BSP_LED_Init+0x98>)
 8000696:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	4a0e      	ldr	r2, [pc, #56]	; (80006e4 <BSP_LED_Init+0x9c>)
 80006ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006b0:	f107 0214 	add.w	r2, r7, #20
 80006b4:	4611      	mov	r1, r2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f000 fac8 	bl	8000c4c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4a09      	ldr	r2, [pc, #36]	; (80006e4 <BSP_LED_Init+0x9c>)
 80006c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	4a06      	ldr	r2, [pc, #24]	; (80006e0 <BSP_LED_Init+0x98>)
 80006c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006cc:	2200      	movs	r2, #0
 80006ce:	4619      	mov	r1, r3
 80006d0:	f000 fc68 	bl	8000fa4 <HAL_GPIO_WritePin>
}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	; 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40023800 	.word	0x40023800
 80006e0:	08003400 	.word	0x08003400
 80006e4:	20000000 	.word	0x20000000

080006e8 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	4a07      	ldr	r2, [pc, #28]	; (8000714 <BSP_LED_On+0x2c>)
 80006f6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	4a06      	ldr	r2, [pc, #24]	; (8000718 <BSP_LED_On+0x30>)
 80006fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000702:	2201      	movs	r2, #1
 8000704:	4619      	mov	r1, r3
 8000706:	f000 fc4d 	bl	8000fa4 <HAL_GPIO_WritePin>
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000000 	.word	0x20000000
 8000718:	08003400 	.word	0x08003400

0800071c <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	4a07      	ldr	r2, [pc, #28]	; (8000748 <BSP_LED_Toggle+0x2c>)
 800072a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	4906      	ldr	r1, [pc, #24]	; (800074c <BSP_LED_Toggle+0x30>)
 8000732:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000736:	4619      	mov	r1, r3
 8000738:	4610      	mov	r0, r2
 800073a:	f000 fc4c 	bl	8000fd6 <HAL_GPIO_TogglePin>
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000000 	.word	0x20000000
 800074c:	08003400 	.word	0x08003400

08000750 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000754:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <SystemInit+0x60>)
 8000756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800075a:	4a15      	ldr	r2, [pc, #84]	; (80007b0 <SystemInit+0x60>)
 800075c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <SystemInit+0x64>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a12      	ldr	r2, [pc, #72]	; (80007b4 <SystemInit+0x64>)
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000770:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <SystemInit+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <SystemInit+0x64>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a0e      	ldr	r2, [pc, #56]	; (80007b4 <SystemInit+0x64>)
 800077c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000780:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000784:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000786:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <SystemInit+0x64>)
 8000788:	4a0b      	ldr	r2, [pc, #44]	; (80007b8 <SystemInit+0x68>)
 800078a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800078c:	4b09      	ldr	r3, [pc, #36]	; (80007b4 <SystemInit+0x64>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a08      	ldr	r2, [pc, #32]	; (80007b4 <SystemInit+0x64>)
 8000792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000796:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <SystemInit+0x64>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800079e:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <SystemInit+0x60>)
 80007a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007a4:	609a      	str	r2, [r3, #8]
#endif
}
 80007a6:	bf00      	nop
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000ed00 	.word	0xe000ed00
 80007b4:	40023800 	.word	0x40023800
 80007b8:	24003010 	.word	0x24003010

080007bc <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80007ca:	b480      	push	{r7}
 80007cc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80007ce:	e7fe      	b.n	80007ce <HardFault_Handler+0x4>

080007d0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <MemManage_Handler+0x4>

080007d6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80007d6:	b480      	push	{r7}
 80007d8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80007da:	e7fe      	b.n	80007da <BusFault_Handler+0x4>

080007dc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <UsageFault_Handler+0x4>

080007e2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80007e2:	b480      	push	{r7}
 80007e4:	af00      	add	r7, sp, #0
}
 80007e6:	bf00      	nop
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000810:	f000 f8f2 	bl	80009f8 <HAL_IncTick>
}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}

08000818 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000824:	2300      	movs	r3, #0
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	e00a      	b.n	8000840 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800082a:	f3af 8000 	nop.w
 800082e:	4601      	mov	r1, r0
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	1c5a      	adds	r2, r3, #1
 8000834:	60ba      	str	r2, [r7, #8]
 8000836:	b2ca      	uxtb	r2, r1
 8000838:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	3301      	adds	r3, #1
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	697a      	ldr	r2, [r7, #20]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	429a      	cmp	r2, r3
 8000846:	dbf0      	blt.n	800082a <_read+0x12>
	}

return len;
 8000848:	687b      	ldr	r3, [r7, #4]
}
 800084a:	4618      	mov	r0, r3
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b086      	sub	sp, #24
 8000856:	af00      	add	r7, sp, #0
 8000858:	60f8      	str	r0, [r7, #12]
 800085a:	60b9      	str	r1, [r7, #8]
 800085c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	e009      	b.n	8000878 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	60ba      	str	r2, [r7, #8]
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fed9 	bl	8000624 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	3301      	adds	r3, #1
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	697a      	ldr	r2, [r7, #20]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	429a      	cmp	r2, r3
 800087e:	dbf1      	blt.n	8000864 <_write+0x12>
	}
	return len;
 8000880:	687b      	ldr	r3, [r7, #4]
}
 8000882:	4618      	mov	r0, r3
 8000884:	3718      	adds	r7, #24
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <_close>:

int _close(int file)
{
 800088a:	b480      	push	{r7}
 800088c:	b083      	sub	sp, #12
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
	return -1;
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000896:	4618      	mov	r0, r3
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr

080008a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008a2:	b480      	push	{r7}
 80008a4:	b083      	sub	sp, #12
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008b2:	605a      	str	r2, [r3, #4]
	return 0;
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <_isatty>:

int _isatty(int file)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
	return 1;
 80008ca:	2301      	movs	r3, #1
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
	return 0;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
	...

080008f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <_sbrk+0x5c>)
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <_sbrk+0x60>)
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000908:	4b13      	ldr	r3, [pc, #76]	; (8000958 <_sbrk+0x64>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d102      	bne.n	8000916 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000910:	4b11      	ldr	r3, [pc, #68]	; (8000958 <_sbrk+0x64>)
 8000912:	4a12      	ldr	r2, [pc, #72]	; (800095c <_sbrk+0x68>)
 8000914:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <_sbrk+0x64>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	429a      	cmp	r2, r3
 8000922:	d207      	bcs.n	8000934 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000924:	f001 fd2a 	bl	800237c <__errno>
 8000928:	4603      	mov	r3, r0
 800092a:	220c      	movs	r2, #12
 800092c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800092e:	f04f 33ff 	mov.w	r3, #4294967295
 8000932:	e009      	b.n	8000948 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800093a:	4b07      	ldr	r3, [pc, #28]	; (8000958 <_sbrk+0x64>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4413      	add	r3, r2
 8000942:	4a05      	ldr	r2, [pc, #20]	; (8000958 <_sbrk+0x64>)
 8000944:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000946:	68fb      	ldr	r3, [r7, #12]
}
 8000948:	4618      	mov	r0, r3
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20030000 	.word	0x20030000
 8000954:	00000400 	.word	0x00000400
 8000958:	200000dc 	.word	0x200000dc
 800095c:	200000f8 	.word	0x200000f8

08000960 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000964:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <HAL_Init+0x34>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <HAL_Init+0x34>)
 800096a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800096e:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000970:	4b08      	ldr	r3, [pc, #32]	; (8000994 <HAL_Init+0x34>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a07      	ldr	r2, [pc, #28]	; (8000994 <HAL_Init+0x34>)
 8000976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800097a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800097c:	2003      	movs	r0, #3
 800097e:	f000 f931 	bl	8000be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000982:	200f      	movs	r0, #15
 8000984:	f000 f808 	bl	8000998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000988:	f000 fb92 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023c00 	.word	0x40023c00

08000998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <HAL_InitTick+0x54>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_InitTick+0x58>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	4619      	mov	r1, r3
 80009aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80009b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 f93b 	bl	8000c32 <HAL_SYSTICK_Config>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009c2:	2301      	movs	r3, #1
 80009c4:	e00e      	b.n	80009e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2b0f      	cmp	r3, #15
 80009ca:	d80a      	bhi.n	80009e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009cc:	2200      	movs	r2, #0
 80009ce:	6879      	ldr	r1, [r7, #4]
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295
 80009d4:	f000 f911 	bl	8000bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d8:	4a06      	ldr	r2, [pc, #24]	; (80009f4 <HAL_InitTick+0x5c>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009de:	2300      	movs	r3, #0
 80009e0:	e000      	b.n	80009e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009e2:	2301      	movs	r3, #1
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	2000000c 	.word	0x2000000c
 80009f0:	20000014 	.word	0x20000014
 80009f4:	20000010 	.word	0x20000010

080009f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <HAL_IncTick+0x20>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	461a      	mov	r2, r3
 8000a02:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <HAL_IncTick+0x24>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4413      	add	r3, r2
 8000a08:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <HAL_IncTick+0x24>)
 8000a0a:	6013      	str	r3, [r2, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	20000014 	.word	0x20000014
 8000a1c:	200000e0 	.word	0x200000e0

08000a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return uwTick;
 8000a24:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <HAL_GetTick+0x14>)
 8000a26:	681b      	ldr	r3, [r3, #0]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	200000e0 	.word	0x200000e0

08000a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a40:	f7ff ffee 	bl	8000a20 <HAL_GetTick>
 8000a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a50:	d005      	beq.n	8000a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a52:	4b0a      	ldr	r3, [pc, #40]	; (8000a7c <HAL_Delay+0x44>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	461a      	mov	r2, r3
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a5e:	bf00      	nop
 8000a60:	f7ff ffde 	bl	8000a20 <HAL_GetTick>
 8000a64:	4602      	mov	r2, r0
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d8f7      	bhi.n	8000a60 <HAL_Delay+0x28>
  {
  }
}
 8000a70:	bf00      	nop
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000014 	.word	0x20000014

08000a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f003 0307 	and.w	r3, r3, #7
 8000a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ab2:	4a04      	ldr	r2, [pc, #16]	; (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	60d3      	str	r3, [r2, #12]
}
 8000ab8:	bf00      	nop
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000acc:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	0a1b      	lsrs	r3, r3, #8
 8000ad2:	f003 0307 	and.w	r3, r3, #7
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	6039      	str	r1, [r7, #0]
 8000aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	db0a      	blt.n	8000b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	b2da      	uxtb	r2, r3
 8000afc:	490c      	ldr	r1, [pc, #48]	; (8000b30 <__NVIC_SetPriority+0x4c>)
 8000afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b02:	0112      	lsls	r2, r2, #4
 8000b04:	b2d2      	uxtb	r2, r2
 8000b06:	440b      	add	r3, r1
 8000b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b0c:	e00a      	b.n	8000b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	b2da      	uxtb	r2, r3
 8000b12:	4908      	ldr	r1, [pc, #32]	; (8000b34 <__NVIC_SetPriority+0x50>)
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	f003 030f 	and.w	r3, r3, #15
 8000b1a:	3b04      	subs	r3, #4
 8000b1c:	0112      	lsls	r2, r2, #4
 8000b1e:	b2d2      	uxtb	r2, r2
 8000b20:	440b      	add	r3, r1
 8000b22:	761a      	strb	r2, [r3, #24]
}
 8000b24:	bf00      	nop
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	e000e100 	.word	0xe000e100
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b089      	sub	sp, #36	; 0x24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	f1c3 0307 	rsb	r3, r3, #7
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	bf28      	it	cs
 8000b56:	2304      	movcs	r3, #4
 8000b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b5a:	69fb      	ldr	r3, [r7, #28]
 8000b5c:	3304      	adds	r3, #4
 8000b5e:	2b06      	cmp	r3, #6
 8000b60:	d902      	bls.n	8000b68 <NVIC_EncodePriority+0x30>
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	3b03      	subs	r3, #3
 8000b66:	e000      	b.n	8000b6a <NVIC_EncodePriority+0x32>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b70:	69bb      	ldr	r3, [r7, #24]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	43da      	mvns	r2, r3
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b80:	f04f 31ff 	mov.w	r1, #4294967295
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8a:	43d9      	mvns	r1, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b90:	4313      	orrs	r3, r2
         );
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3724      	adds	r7, #36	; 0x24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bb0:	d301      	bcc.n	8000bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e00f      	b.n	8000bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bb6:	4a0a      	ldr	r2, [pc, #40]	; (8000be0 <SysTick_Config+0x40>)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bbe:	210f      	movs	r1, #15
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	f7ff ff8e 	bl	8000ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <SysTick_Config+0x40>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bce:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <SysTick_Config+0x40>)
 8000bd0:	2207      	movs	r2, #7
 8000bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	e000e010 	.word	0xe000e010

08000be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f7ff ff47 	bl	8000a80 <__NVIC_SetPriorityGrouping>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b086      	sub	sp, #24
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	4603      	mov	r3, r0
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
 8000c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c0c:	f7ff ff5c 	bl	8000ac8 <__NVIC_GetPriorityGrouping>
 8000c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	68b9      	ldr	r1, [r7, #8]
 8000c16:	6978      	ldr	r0, [r7, #20]
 8000c18:	f7ff ff8e 	bl	8000b38 <NVIC_EncodePriority>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c22:	4611      	mov	r1, r2
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff5d 	bl	8000ae4 <__NVIC_SetPriority>
}
 8000c2a:	bf00      	nop
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ffb0 	bl	8000ba0 <SysTick_Config>
 8000c40:	4603      	mov	r3, r0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
 8000c66:	e177      	b.n	8000f58 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c68:	2201      	movs	r2, #1
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	697a      	ldr	r2, [r7, #20]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f040 8166 	bne.w	8000f52 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f003 0303 	and.w	r3, r3, #3
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d005      	beq.n	8000c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c9a:	2b02      	cmp	r3, #2
 8000c9c:	d130      	bne.n	8000d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	2203      	movs	r2, #3
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	43db      	mvns	r3, r3
 8000cb0:	69ba      	ldr	r2, [r7, #24]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	68da      	ldr	r2, [r3, #12]
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	69ba      	ldr	r2, [r7, #24]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	69ba      	ldr	r2, [r7, #24]
 8000ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	091b      	lsrs	r3, r3, #4
 8000cea:	f003 0201 	and.w	r2, r3, #1
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	69ba      	ldr	r2, [r7, #24]
 8000cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	d017      	beq.n	8000d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	2203      	movs	r2, #3
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	69ba      	ldr	r2, [r7, #24]
 8000d20:	4013      	ands	r3, r2
 8000d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	69ba      	ldr	r2, [r7, #24]
 8000d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d123      	bne.n	8000d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d48:	69fb      	ldr	r3, [r7, #28]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	220f      	movs	r2, #15
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	43db      	mvns	r3, r3
 8000d66:	69ba      	ldr	r2, [r7, #24]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	691a      	ldr	r2, [r3, #16]
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	08da      	lsrs	r2, r3, #3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3208      	adds	r2, #8
 8000d8a:	69b9      	ldr	r1, [r7, #24]
 8000d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	4013      	ands	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0203 	and.w	r2, r3, #3
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	f000 80c0 	beq.w	8000f52 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	4b66      	ldr	r3, [pc, #408]	; (8000f70 <HAL_GPIO_Init+0x324>)
 8000dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dda:	4a65      	ldr	r2, [pc, #404]	; (8000f70 <HAL_GPIO_Init+0x324>)
 8000ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000de0:	6453      	str	r3, [r2, #68]	; 0x44
 8000de2:	4b63      	ldr	r3, [pc, #396]	; (8000f70 <HAL_GPIO_Init+0x324>)
 8000de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dee:	4a61      	ldr	r2, [pc, #388]	; (8000f74 <HAL_GPIO_Init+0x328>)
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	089b      	lsrs	r3, r3, #2
 8000df4:	3302      	adds	r3, #2
 8000df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	f003 0303 	and.w	r3, r3, #3
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	220f      	movs	r2, #15
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a58      	ldr	r2, [pc, #352]	; (8000f78 <HAL_GPIO_Init+0x32c>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d037      	beq.n	8000e8a <HAL_GPIO_Init+0x23e>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a57      	ldr	r2, [pc, #348]	; (8000f7c <HAL_GPIO_Init+0x330>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d031      	beq.n	8000e86 <HAL_GPIO_Init+0x23a>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a56      	ldr	r2, [pc, #344]	; (8000f80 <HAL_GPIO_Init+0x334>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d02b      	beq.n	8000e82 <HAL_GPIO_Init+0x236>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a55      	ldr	r2, [pc, #340]	; (8000f84 <HAL_GPIO_Init+0x338>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d025      	beq.n	8000e7e <HAL_GPIO_Init+0x232>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a54      	ldr	r2, [pc, #336]	; (8000f88 <HAL_GPIO_Init+0x33c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d01f      	beq.n	8000e7a <HAL_GPIO_Init+0x22e>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a53      	ldr	r2, [pc, #332]	; (8000f8c <HAL_GPIO_Init+0x340>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d019      	beq.n	8000e76 <HAL_GPIO_Init+0x22a>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a52      	ldr	r2, [pc, #328]	; (8000f90 <HAL_GPIO_Init+0x344>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d013      	beq.n	8000e72 <HAL_GPIO_Init+0x226>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a51      	ldr	r2, [pc, #324]	; (8000f94 <HAL_GPIO_Init+0x348>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d00d      	beq.n	8000e6e <HAL_GPIO_Init+0x222>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a50      	ldr	r2, [pc, #320]	; (8000f98 <HAL_GPIO_Init+0x34c>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d007      	beq.n	8000e6a <HAL_GPIO_Init+0x21e>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a4f      	ldr	r2, [pc, #316]	; (8000f9c <HAL_GPIO_Init+0x350>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d101      	bne.n	8000e66 <HAL_GPIO_Init+0x21a>
 8000e62:	2309      	movs	r3, #9
 8000e64:	e012      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e66:	230a      	movs	r3, #10
 8000e68:	e010      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e6a:	2308      	movs	r3, #8
 8000e6c:	e00e      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e6e:	2307      	movs	r3, #7
 8000e70:	e00c      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e72:	2306      	movs	r3, #6
 8000e74:	e00a      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e76:	2305      	movs	r3, #5
 8000e78:	e008      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e7a:	2304      	movs	r3, #4
 8000e7c:	e006      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e004      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e002      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e000      	b.n	8000e8c <HAL_GPIO_Init+0x240>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	69fa      	ldr	r2, [r7, #28]
 8000e8e:	f002 0203 	and.w	r2, r2, #3
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	4093      	lsls	r3, r2
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e9c:	4935      	ldr	r1, [pc, #212]	; (8000f74 <HAL_GPIO_Init+0x328>)
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	089b      	lsrs	r3, r3, #2
 8000ea2:	3302      	adds	r3, #2
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eaa:	4b3d      	ldr	r3, [pc, #244]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ece:	4a34      	ldr	r2, [pc, #208]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ed4:	4b32      	ldr	r3, [pc, #200]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ef8:	4a29      	ldr	r2, [pc, #164]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efe:	4b28      	ldr	r3, [pc, #160]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	43db      	mvns	r3, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f22:	4a1f      	ldr	r2, [pc, #124]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f28:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f4c:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <HAL_GPIO_Init+0x354>)
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3301      	adds	r3, #1
 8000f56:	61fb      	str	r3, [r7, #28]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	2b0f      	cmp	r3, #15
 8000f5c:	f67f ae84 	bls.w	8000c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	3724      	adds	r7, #36	; 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40013800 	.word	0x40013800
 8000f78:	40020000 	.word	0x40020000
 8000f7c:	40020400 	.word	0x40020400
 8000f80:	40020800 	.word	0x40020800
 8000f84:	40020c00 	.word	0x40020c00
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40021400 	.word	0x40021400
 8000f90:	40021800 	.word	0x40021800
 8000f94:	40021c00 	.word	0x40021c00
 8000f98:	40022000 	.word	0x40022000
 8000f9c:	40022400 	.word	0x40022400
 8000fa0:	40013c00 	.word	0x40013c00

08000fa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fb4:	787b      	ldrb	r3, [r7, #1]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fc0:	e003      	b.n	8000fca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fc2:	887b      	ldrh	r3, [r7, #2]
 8000fc4:	041a      	lsls	r2, r3, #16
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	619a      	str	r2, [r3, #24]
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b085      	sub	sp, #20
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fe8:	887a      	ldrh	r2, [r7, #2]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4013      	ands	r3, r2
 8000fee:	041a      	lsls	r2, r3, #16
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	43d9      	mvns	r1, r3
 8000ff4:	887b      	ldrh	r3, [r7, #2]
 8000ff6:	400b      	ands	r3, r1
 8000ff8:	431a      	orrs	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	619a      	str	r2, [r3, #24]
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001014:	2300      	movs	r3, #0
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 800101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101c:	4a22      	ldr	r2, [pc, #136]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6313      	str	r3, [r2, #48]	; 0x30
 8001024:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	4b1c      	ldr	r3, [pc, #112]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001038:	4a1b      	ldr	r2, [pc, #108]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6313      	str	r3, [r2, #48]	; 0x30
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001054:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001056:	f043 0310 	orr.w	r3, r3, #16
 800105a:	6453      	str	r3, [r2, #68]	; 0x44
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 800105e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001060:	f003 0310 	and.w	r3, r3, #16
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8001068:	f44f 7300 	mov.w	r3, #512	; 0x200
 800106c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001072:	2301      	movs	r3, #1
 8001074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 800107a:	2307      	movs	r3, #7
 800107c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	4809      	ldr	r0, [pc, #36]	; (80010ac <HAL_UART_MspInit+0xa0>)
 8001086:	f7ff fde1 	bl	8000c4c <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800108a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001090:	2307      	movs	r3, #7
 8001092:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <HAL_UART_MspInit+0xa0>)
 800109c:	f7ff fdd6 	bl	8000c4c <HAL_GPIO_Init>
}
 80010a0:	bf00      	nop
 80010a2:	3728      	adds	r7, #40	; 0x28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020000 	.word	0x40020000

080010b0 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0

}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
 80010ce:	4b20      	ldr	r3, [pc, #128]	; (8001150 <HAL_PWREx_EnableOverDrive+0x90>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	4a1f      	ldr	r2, [pc, #124]	; (8001150 <HAL_PWREx_EnableOverDrive+0x90>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d8:	6413      	str	r3, [r2, #64]	; 0x40
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <HAL_PWREx_EnableOverDrive+0x90>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80010e6:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <HAL_PWREx_EnableOverDrive+0x94>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010ec:	f7ff fc98 	bl	8000a20 <HAL_GetTick>
 80010f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80010f2:	e009      	b.n	8001108 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80010f4:	f7ff fc94 	bl	8000a20 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001102:	d901      	bls.n	8001108 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e01f      	b.n	8001148 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <HAL_PWREx_EnableOverDrive+0x98>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001114:	d1ee      	bne.n	80010f4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001116:	4b11      	ldr	r3, [pc, #68]	; (800115c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800111c:	f7ff fc80 	bl	8000a20 <HAL_GetTick>
 8001120:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001122:	e009      	b.n	8001138 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001124:	f7ff fc7c 	bl	8000a20 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001132:	d901      	bls.n	8001138 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e007      	b.n	8001148 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001138:	4b07      	ldr	r3, [pc, #28]	; (8001158 <HAL_PWREx_EnableOverDrive+0x98>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001140:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001144:	d1ee      	bne.n	8001124 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40023800 	.word	0x40023800
 8001154:	420e0040 	.word	0x420e0040
 8001158:	40007000 	.word	0x40007000
 800115c:	420e0044 	.word	0x420e0044

08001160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d101      	bne.n	8001172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e267      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	2b00      	cmp	r3, #0
 800117c:	d075      	beq.n	800126a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117e:	4b88      	ldr	r3, [pc, #544]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 030c 	and.w	r3, r3, #12
 8001186:	2b04      	cmp	r3, #4
 8001188:	d00c      	beq.n	80011a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800118a:	4b85      	ldr	r3, [pc, #532]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001192:	2b08      	cmp	r3, #8
 8001194:	d112      	bne.n	80011bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001196:	4b82      	ldr	r3, [pc, #520]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800119e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011a2:	d10b      	bne.n	80011bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a4:	4b7e      	ldr	r3, [pc, #504]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d05b      	beq.n	8001268 <HAL_RCC_OscConfig+0x108>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d157      	bne.n	8001268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e242      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011c4:	d106      	bne.n	80011d4 <HAL_RCC_OscConfig+0x74>
 80011c6:	4b76      	ldr	r3, [pc, #472]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a75      	ldr	r2, [pc, #468]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d0:	6013      	str	r3, [r2, #0]
 80011d2:	e01d      	b.n	8001210 <HAL_RCC_OscConfig+0xb0>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011dc:	d10c      	bne.n	80011f8 <HAL_RCC_OscConfig+0x98>
 80011de:	4b70      	ldr	r3, [pc, #448]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a6f      	ldr	r2, [pc, #444]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	4b6d      	ldr	r3, [pc, #436]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a6c      	ldr	r2, [pc, #432]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	e00b      	b.n	8001210 <HAL_RCC_OscConfig+0xb0>
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a68      	ldr	r2, [pc, #416]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80011fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b66      	ldr	r3, [pc, #408]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a65      	ldr	r2, [pc, #404]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 800120a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d013      	beq.n	8001240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fc02 	bl	8000a20 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fbfe 	bl	8000a20 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e207      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001232:	4b5b      	ldr	r3, [pc, #364]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d0f0      	beq.n	8001220 <HAL_RCC_OscConfig+0xc0>
 800123e:	e014      	b.n	800126a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fbee 	bl	8000a20 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001248:	f7ff fbea 	bl	8000a20 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e1f3      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800125a:	4b51      	ldr	r3, [pc, #324]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0xe8>
 8001266:	e000      	b.n	800126a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d063      	beq.n	800133e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001276:	4b4a      	ldr	r3, [pc, #296]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00b      	beq.n	800129a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001282:	4b47      	ldr	r3, [pc, #284]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800128a:	2b08      	cmp	r3, #8
 800128c:	d11c      	bne.n	80012c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128e:	4b44      	ldr	r3, [pc, #272]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d116      	bne.n	80012c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129a:	4b41      	ldr	r3, [pc, #260]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_RCC_OscConfig+0x152>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e1c7      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b2:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	4937      	ldr	r1, [pc, #220]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c6:	e03a      	b.n	800133e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d020      	beq.n	8001312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d0:	4b34      	ldr	r3, [pc, #208]	; (80013a4 <HAL_RCC_OscConfig+0x244>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d6:	f7ff fba3 	bl	8000a20 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012de:	f7ff fb9f 	bl	8000a20 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e1a8      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f0:	4b2b      	ldr	r3, [pc, #172]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fc:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	4925      	ldr	r1, [pc, #148]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 800130c:	4313      	orrs	r3, r2
 800130e:	600b      	str	r3, [r1, #0]
 8001310:	e015      	b.n	800133e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001312:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <HAL_RCC_OscConfig+0x244>)
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001318:	f7ff fb82 	bl	8000a20 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001320:	f7ff fb7e 	bl	8000a20 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e187      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001332:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f0      	bne.n	8001320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b00      	cmp	r3, #0
 8001348:	d036      	beq.n	80013b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d016      	beq.n	8001380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <HAL_RCC_OscConfig+0x248>)
 8001354:	2201      	movs	r2, #1
 8001356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001358:	f7ff fb62 	bl	8000a20 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001360:	f7ff fb5e 	bl	8000a20 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e167      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_RCC_OscConfig+0x240>)
 8001374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x200>
 800137e:	e01b      	b.n	80013b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <HAL_RCC_OscConfig+0x248>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001386:	f7ff fb4b 	bl	8000a20 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138c:	e00e      	b.n	80013ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138e:	f7ff fb47 	bl	8000a20 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d907      	bls.n	80013ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e150      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
 80013a0:	40023800 	.word	0x40023800
 80013a4:	42470000 	.word	0x42470000
 80013a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ac:	4b88      	ldr	r3, [pc, #544]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80013ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1ea      	bne.n	800138e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 8097 	beq.w	80014f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ca:	4b81      	ldr	r3, [pc, #516]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d10f      	bne.n	80013f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b7d      	ldr	r3, [pc, #500]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	4a7c      	ldr	r2, [pc, #496]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e4:	6413      	str	r3, [r2, #64]	; 0x40
 80013e6:	4b7a      	ldr	r3, [pc, #488]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013f2:	2301      	movs	r3, #1
 80013f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f6:	4b77      	ldr	r3, [pc, #476]	; (80015d4 <HAL_RCC_OscConfig+0x474>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d118      	bne.n	8001434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001402:	4b74      	ldr	r3, [pc, #464]	; (80015d4 <HAL_RCC_OscConfig+0x474>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a73      	ldr	r2, [pc, #460]	; (80015d4 <HAL_RCC_OscConfig+0x474>)
 8001408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800140c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800140e:	f7ff fb07 	bl	8000a20 <HAL_GetTick>
 8001412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001416:	f7ff fb03 	bl	8000a20 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e10c      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001428:	4b6a      	ldr	r3, [pc, #424]	; (80015d4 <HAL_RCC_OscConfig+0x474>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f0      	beq.n	8001416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d106      	bne.n	800144a <HAL_RCC_OscConfig+0x2ea>
 800143c:	4b64      	ldr	r3, [pc, #400]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 800143e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001440:	4a63      	ldr	r2, [pc, #396]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6713      	str	r3, [r2, #112]	; 0x70
 8001448:	e01c      	b.n	8001484 <HAL_RCC_OscConfig+0x324>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	2b05      	cmp	r3, #5
 8001450:	d10c      	bne.n	800146c <HAL_RCC_OscConfig+0x30c>
 8001452:	4b5f      	ldr	r3, [pc, #380]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001456:	4a5e      	ldr	r2, [pc, #376]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001458:	f043 0304 	orr.w	r3, r3, #4
 800145c:	6713      	str	r3, [r2, #112]	; 0x70
 800145e:	4b5c      	ldr	r3, [pc, #368]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001462:	4a5b      	ldr	r2, [pc, #364]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6713      	str	r3, [r2, #112]	; 0x70
 800146a:	e00b      	b.n	8001484 <HAL_RCC_OscConfig+0x324>
 800146c:	4b58      	ldr	r3, [pc, #352]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 800146e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001470:	4a57      	ldr	r2, [pc, #348]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001472:	f023 0301 	bic.w	r3, r3, #1
 8001476:	6713      	str	r3, [r2, #112]	; 0x70
 8001478:	4b55      	ldr	r3, [pc, #340]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 800147a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800147c:	4a54      	ldr	r2, [pc, #336]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 800147e:	f023 0304 	bic.w	r3, r3, #4
 8001482:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d015      	beq.n	80014b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800148c:	f7ff fac8 	bl	8000a20 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001492:	e00a      	b.n	80014aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001494:	f7ff fac4 	bl	8000a20 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e0cb      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014aa:	4b49      	ldr	r3, [pc, #292]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80014ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0ee      	beq.n	8001494 <HAL_RCC_OscConfig+0x334>
 80014b6:	e014      	b.n	80014e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b8:	f7ff fab2 	bl	8000a20 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014be:	e00a      	b.n	80014d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c0:	f7ff faae 	bl	8000a20 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e0b5      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d6:	4b3e      	ldr	r3, [pc, #248]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80014d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1ee      	bne.n	80014c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014e2:	7dfb      	ldrb	r3, [r7, #23]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d105      	bne.n	80014f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e8:	4b39      	ldr	r3, [pc, #228]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	4a38      	ldr	r2, [pc, #224]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80014ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80a1 	beq.w	8001640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014fe:	4b34      	ldr	r3, [pc, #208]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
 8001506:	2b08      	cmp	r3, #8
 8001508:	d05c      	beq.n	80015c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	2b02      	cmp	r3, #2
 8001510:	d141      	bne.n	8001596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <HAL_RCC_OscConfig+0x478>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001518:	f7ff fa82 	bl	8000a20 <HAL_GetTick>
 800151c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151e:	e008      	b.n	8001532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001520:	f7ff fa7e 	bl	8000a20 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e087      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001532:	4b27      	ldr	r3, [pc, #156]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1f0      	bne.n	8001520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69da      	ldr	r2, [r3, #28]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	019b      	lsls	r3, r3, #6
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001554:	085b      	lsrs	r3, r3, #1
 8001556:	3b01      	subs	r3, #1
 8001558:	041b      	lsls	r3, r3, #16
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001560:	061b      	lsls	r3, r3, #24
 8001562:	491b      	ldr	r1, [pc, #108]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 8001564:	4313      	orrs	r3, r2
 8001566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001568:	4b1b      	ldr	r3, [pc, #108]	; (80015d8 <HAL_RCC_OscConfig+0x478>)
 800156a:	2201      	movs	r2, #1
 800156c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fa57 	bl	8000a20 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001576:	f7ff fa53 	bl	8000a20 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e05c      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0f0      	beq.n	8001576 <HAL_RCC_OscConfig+0x416>
 8001594:	e054      	b.n	8001640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <HAL_RCC_OscConfig+0x478>)
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159c:	f7ff fa40 	bl	8000a20 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a4:	f7ff fa3c 	bl	8000a20 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e045      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <HAL_RCC_OscConfig+0x470>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f0      	bne.n	80015a4 <HAL_RCC_OscConfig+0x444>
 80015c2:	e03d      	b.n	8001640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d107      	bne.n	80015dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e038      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40007000 	.word	0x40007000
 80015d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015dc:	4b1b      	ldr	r3, [pc, #108]	; (800164c <HAL_RCC_OscConfig+0x4ec>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d028      	beq.n	800163c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d121      	bne.n	800163c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d11a      	bne.n	800163c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800160c:	4013      	ands	r3, r2
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001614:	4293      	cmp	r3, r2
 8001616:	d111      	bne.n	800163c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	085b      	lsrs	r3, r3, #1
 8001624:	3b01      	subs	r3, #1
 8001626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001628:	429a      	cmp	r2, r3
 800162a:	d107      	bne.n	800163c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001638:	429a      	cmp	r2, r3
 800163a:	d001      	beq.n	8001640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023800 	.word	0x40023800

08001650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d101      	bne.n	8001664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e0cc      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001664:	4b68      	ldr	r3, [pc, #416]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 030f 	and.w	r3, r3, #15
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d90c      	bls.n	800168c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001672:	4b65      	ldr	r3, [pc, #404]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800167a:	4b63      	ldr	r3, [pc, #396]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d001      	beq.n	800168c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e0b8      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d020      	beq.n	80016da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016a4:	4b59      	ldr	r3, [pc, #356]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	4a58      	ldr	r2, [pc, #352]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016bc:	4b53      	ldr	r3, [pc, #332]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4a52      	ldr	r2, [pc, #328]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c8:	4b50      	ldr	r3, [pc, #320]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	494d      	ldr	r1, [pc, #308]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d044      	beq.n	8001770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ee:	4b47      	ldr	r3, [pc, #284]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d119      	bne.n	800172e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e07f      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b02      	cmp	r3, #2
 8001704:	d003      	beq.n	800170e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800170a:	2b03      	cmp	r3, #3
 800170c:	d107      	bne.n	800171e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170e:	4b3f      	ldr	r3, [pc, #252]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d109      	bne.n	800172e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e06f      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171e:	4b3b      	ldr	r3, [pc, #236]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e067      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800172e:	4b37      	ldr	r3, [pc, #220]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f023 0203 	bic.w	r2, r3, #3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	4934      	ldr	r1, [pc, #208]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 800173c:	4313      	orrs	r3, r2
 800173e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001740:	f7ff f96e 	bl	8000a20 <HAL_GetTick>
 8001744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001746:	e00a      	b.n	800175e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001748:	f7ff f96a 	bl	8000a20 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	f241 3288 	movw	r2, #5000	; 0x1388
 8001756:	4293      	cmp	r3, r2
 8001758:	d901      	bls.n	800175e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e04f      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175e:	4b2b      	ldr	r3, [pc, #172]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 020c 	and.w	r2, r3, #12
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	429a      	cmp	r2, r3
 800176e:	d1eb      	bne.n	8001748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001770:	4b25      	ldr	r3, [pc, #148]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 030f 	and.w	r3, r3, #15
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d20c      	bcs.n	8001798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177e:	4b22      	ldr	r3, [pc, #136]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	b2d2      	uxtb	r2, r2
 8001784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001786:	4b20      	ldr	r3, [pc, #128]	; (8001808 <HAL_RCC_ClockConfig+0x1b8>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d001      	beq.n	8001798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e032      	b.n	80017fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d008      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a4:	4b19      	ldr	r3, [pc, #100]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	4916      	ldr	r1, [pc, #88]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d009      	beq.n	80017d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	490e      	ldr	r1, [pc, #56]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017d6:	f000 f821 	bl	800181c <HAL_RCC_GetSysClockFreq>
 80017da:	4602      	mov	r2, r0
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	091b      	lsrs	r3, r3, #4
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	490a      	ldr	r1, [pc, #40]	; (8001810 <HAL_RCC_ClockConfig+0x1c0>)
 80017e8:	5ccb      	ldrb	r3, [r1, r3]
 80017ea:	fa22 f303 	lsr.w	r3, r2, r3
 80017ee:	4a09      	ldr	r2, [pc, #36]	; (8001814 <HAL_RCC_ClockConfig+0x1c4>)
 80017f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <HAL_RCC_ClockConfig+0x1c8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff f8ce 	bl	8000998 <HAL_InitTick>

  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40023c00 	.word	0x40023c00
 800180c:	40023800 	.word	0x40023800
 8001810:	08003408 	.word	0x08003408
 8001814:	2000000c 	.word	0x2000000c
 8001818:	20000010 	.word	0x20000010

0800181c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800181c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001820:	b094      	sub	sp, #80	; 0x50
 8001822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001824:	2300      	movs	r3, #0
 8001826:	647b      	str	r3, [r7, #68]	; 0x44
 8001828:	2300      	movs	r3, #0
 800182a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800182c:	2300      	movs	r3, #0
 800182e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001834:	4b79      	ldr	r3, [pc, #484]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	d00d      	beq.n	800185c <HAL_RCC_GetSysClockFreq+0x40>
 8001840:	2b08      	cmp	r3, #8
 8001842:	f200 80e1 	bhi.w	8001a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <HAL_RCC_GetSysClockFreq+0x34>
 800184a:	2b04      	cmp	r3, #4
 800184c:	d003      	beq.n	8001856 <HAL_RCC_GetSysClockFreq+0x3a>
 800184e:	e0db      	b.n	8001a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001850:	4b73      	ldr	r3, [pc, #460]	; (8001a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8001852:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001854:	e0db      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001856:	4b73      	ldr	r3, [pc, #460]	; (8001a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8001858:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800185a:	e0d8      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800185c:	4b6f      	ldr	r3, [pc, #444]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001864:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001866:	4b6d      	ldr	r3, [pc, #436]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d063      	beq.n	800193a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001872:	4b6a      	ldr	r3, [pc, #424]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	099b      	lsrs	r3, r3, #6
 8001878:	2200      	movs	r2, #0
 800187a:	63bb      	str	r3, [r7, #56]	; 0x38
 800187c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800187e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001884:	633b      	str	r3, [r7, #48]	; 0x30
 8001886:	2300      	movs	r3, #0
 8001888:	637b      	str	r3, [r7, #52]	; 0x34
 800188a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800188e:	4622      	mov	r2, r4
 8001890:	462b      	mov	r3, r5
 8001892:	f04f 0000 	mov.w	r0, #0
 8001896:	f04f 0100 	mov.w	r1, #0
 800189a:	0159      	lsls	r1, r3, #5
 800189c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018a0:	0150      	lsls	r0, r2, #5
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4621      	mov	r1, r4
 80018a8:	1a51      	subs	r1, r2, r1
 80018aa:	6139      	str	r1, [r7, #16]
 80018ac:	4629      	mov	r1, r5
 80018ae:	eb63 0301 	sbc.w	r3, r3, r1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018c0:	4659      	mov	r1, fp
 80018c2:	018b      	lsls	r3, r1, #6
 80018c4:	4651      	mov	r1, sl
 80018c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018ca:	4651      	mov	r1, sl
 80018cc:	018a      	lsls	r2, r1, #6
 80018ce:	4651      	mov	r1, sl
 80018d0:	ebb2 0801 	subs.w	r8, r2, r1
 80018d4:	4659      	mov	r1, fp
 80018d6:	eb63 0901 	sbc.w	r9, r3, r1
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018ee:	4690      	mov	r8, r2
 80018f0:	4699      	mov	r9, r3
 80018f2:	4623      	mov	r3, r4
 80018f4:	eb18 0303 	adds.w	r3, r8, r3
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	462b      	mov	r3, r5
 80018fc:	eb49 0303 	adc.w	r3, r9, r3
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800190e:	4629      	mov	r1, r5
 8001910:	024b      	lsls	r3, r1, #9
 8001912:	4621      	mov	r1, r4
 8001914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001918:	4621      	mov	r1, r4
 800191a:	024a      	lsls	r2, r1, #9
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001922:	2200      	movs	r2, #0
 8001924:	62bb      	str	r3, [r7, #40]	; 0x28
 8001926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800192c:	f7fe fcb0 	bl	8000290 <__aeabi_uldivmod>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4613      	mov	r3, r2
 8001936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001938:	e058      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800193a:	4b38      	ldr	r3, [pc, #224]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	099b      	lsrs	r3, r3, #6
 8001940:	2200      	movs	r2, #0
 8001942:	4618      	mov	r0, r3
 8001944:	4611      	mov	r1, r2
 8001946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800194a:	623b      	str	r3, [r7, #32]
 800194c:	2300      	movs	r3, #0
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
 8001950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001954:	4642      	mov	r2, r8
 8001956:	464b      	mov	r3, r9
 8001958:	f04f 0000 	mov.w	r0, #0
 800195c:	f04f 0100 	mov.w	r1, #0
 8001960:	0159      	lsls	r1, r3, #5
 8001962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001966:	0150      	lsls	r0, r2, #5
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4641      	mov	r1, r8
 800196e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001972:	4649      	mov	r1, r9
 8001974:	eb63 0b01 	sbc.w	fp, r3, r1
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800198c:	ebb2 040a 	subs.w	r4, r2, sl
 8001990:	eb63 050b 	sbc.w	r5, r3, fp
 8001994:	f04f 0200 	mov.w	r2, #0
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	00eb      	lsls	r3, r5, #3
 800199e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019a2:	00e2      	lsls	r2, r4, #3
 80019a4:	4614      	mov	r4, r2
 80019a6:	461d      	mov	r5, r3
 80019a8:	4643      	mov	r3, r8
 80019aa:	18e3      	adds	r3, r4, r3
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	464b      	mov	r3, r9
 80019b0:	eb45 0303 	adc.w	r3, r5, r3
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019c2:	4629      	mov	r1, r5
 80019c4:	028b      	lsls	r3, r1, #10
 80019c6:	4621      	mov	r1, r4
 80019c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019cc:	4621      	mov	r1, r4
 80019ce:	028a      	lsls	r2, r1, #10
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019d6:	2200      	movs	r2, #0
 80019d8:	61bb      	str	r3, [r7, #24]
 80019da:	61fa      	str	r2, [r7, #28]
 80019dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019e0:	f7fe fc56 	bl	8000290 <__aeabi_uldivmod>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4613      	mov	r3, r2
 80019ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	0c1b      	lsrs	r3, r3, #16
 80019f2:	f003 0303 	and.w	r3, r3, #3
 80019f6:	3301      	adds	r3, #1
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80019fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a06:	e002      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a08:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a0a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3750      	adds	r7, #80	; 0x50
 8001a14:	46bd      	mov	sp, r7
 8001a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	00f42400 	.word	0x00f42400
 8001a24:	007a1200 	.word	0x007a1200

08001a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	2000000c 	.word	0x2000000c

08001a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a44:	f7ff fff0 	bl	8001a28 <HAL_RCC_GetHCLKFreq>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	0a9b      	lsrs	r3, r3, #10
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	4903      	ldr	r1, [pc, #12]	; (8001a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a56:	5ccb      	ldrb	r3, [r1, r3]
 8001a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	08003418 	.word	0x08003418

08001a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a6c:	f7ff ffdc 	bl	8001a28 <HAL_RCC_GetHCLKFreq>
 8001a70:	4602      	mov	r2, r0
 8001a72:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	0b5b      	lsrs	r3, r3, #13
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	4903      	ldr	r1, [pc, #12]	; (8001a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a7e:	5ccb      	ldrb	r3, [r1, r3]
 8001a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	08003418 	.word	0x08003418

08001a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e03f      	b.n	8001b22 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d106      	bne.n	8001abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff faa8 	bl	800100c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2224      	movs	r2, #36	; 0x24
 8001ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 f929 	bl	8001d2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	691a      	ldr	r2, [r3, #16]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	695a      	ldr	r2, [r3, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2220      	movs	r2, #32
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b08a      	sub	sp, #40	; 0x28
 8001b2e:	af02      	add	r7, sp, #8
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	603b      	str	r3, [r7, #0]
 8001b36:	4613      	mov	r3, r2
 8001b38:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b20      	cmp	r3, #32
 8001b48:	d17c      	bne.n	8001c44 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <HAL_UART_Transmit+0x2c>
 8001b50:	88fb      	ldrh	r3, [r7, #6]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e075      	b.n	8001c46 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_UART_Transmit+0x3e>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e06e      	b.n	8001c46 <HAL_UART_Transmit+0x11c>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2200      	movs	r2, #0
 8001b74:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2221      	movs	r2, #33	; 0x21
 8001b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b7e:	f7fe ff4f 	bl	8000a20 <HAL_GetTick>
 8001b82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	88fa      	ldrh	r2, [r7, #6]
 8001b8e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b98:	d108      	bne.n	8001bac <HAL_UART_Transmit+0x82>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d104      	bne.n	8001bac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	61bb      	str	r3, [r7, #24]
 8001baa:	e003      	b.n	8001bb4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001bbc:	e02a      	b.n	8001c14 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	68f8      	ldr	r0, [r7, #12]
 8001bca:	f000 f840 	bl	8001c4e <UART_WaitOnFlagUntilTimeout>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	e036      	b.n	8001c46 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10b      	bne.n	8001bf6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	461a      	mov	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	3302      	adds	r3, #2
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	e007      	b.n	8001c06 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	781a      	ldrb	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	3301      	adds	r3, #1
 8001c04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1cf      	bne.n	8001bbe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2200      	movs	r2, #0
 8001c26:	2140      	movs	r1, #64	; 0x40
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f000 f810 	bl	8001c4e <UART_WaitOnFlagUntilTimeout>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e006      	b.n	8001c46 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	e000      	b.n	8001c46 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001c44:	2302      	movs	r3, #2
  }
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b090      	sub	sp, #64	; 0x40
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	60f8      	str	r0, [r7, #12]
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	603b      	str	r3, [r7, #0]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c5e:	e050      	b.n	8001d02 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c66:	d04c      	beq.n	8001d02 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d007      	beq.n	8001c7e <UART_WaitOnFlagUntilTimeout+0x30>
 8001c6e:	f7fe fed7 	bl	8000a20 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d241      	bcs.n	8001d02 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	330c      	adds	r3, #12
 8001c84:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c88:	e853 3f00 	ldrex	r3, [r3]
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	330c      	adds	r3, #12
 8001c9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c9e:	637a      	str	r2, [r7, #52]	; 0x34
 8001ca0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ca2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ca6:	e841 2300 	strex	r3, r2, [r1]
 8001caa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1e5      	bne.n	8001c7e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	3314      	adds	r3, #20
 8001cb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	e853 3f00 	ldrex	r3, [r3]
 8001cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	f023 0301 	bic.w	r3, r3, #1
 8001cc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	3314      	adds	r3, #20
 8001cd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cd2:	623a      	str	r2, [r7, #32]
 8001cd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cd6:	69f9      	ldr	r1, [r7, #28]
 8001cd8:	6a3a      	ldr	r2, [r7, #32]
 8001cda:	e841 2300 	strex	r3, r2, [r1]
 8001cde:	61bb      	str	r3, [r7, #24]
   return(result);
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1e5      	bne.n	8001cb2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2220      	movs	r2, #32
 8001cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e00f      	b.n	8001d22 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	bf0c      	ite	eq
 8001d12:	2301      	moveq	r3, #1
 8001d14:	2300      	movne	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	461a      	mov	r2, r3
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d09f      	beq.n	8001c60 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3740      	adds	r7, #64	; 0x40
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d30:	b0c0      	sub	sp, #256	; 0x100
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d48:	68d9      	ldr	r1, [r3, #12]
 8001d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	ea40 0301 	orr.w	r3, r0, r1
 8001d54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001d84:	f021 010c 	bic.w	r1, r1, #12
 8001d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001d92:	430b      	orrs	r3, r1
 8001d94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001da6:	6999      	ldr	r1, [r3, #24]
 8001da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	ea40 0301 	orr.w	r3, r0, r1
 8001db2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	4b8f      	ldr	r3, [pc, #572]	; (8001ff8 <UART_SetConfig+0x2cc>)
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d005      	beq.n	8001dcc <UART_SetConfig+0xa0>
 8001dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b8d      	ldr	r3, [pc, #564]	; (8001ffc <UART_SetConfig+0x2d0>)
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d104      	bne.n	8001dd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001dcc:	f7ff fe4c 	bl	8001a68 <HAL_RCC_GetPCLK2Freq>
 8001dd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001dd4:	e003      	b.n	8001dde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001dd6:	f7ff fe33 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8001dda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001de8:	f040 810c 	bne.w	8002004 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001dec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001df0:	2200      	movs	r2, #0
 8001df2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001df6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001dfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001dfe:	4622      	mov	r2, r4
 8001e00:	462b      	mov	r3, r5
 8001e02:	1891      	adds	r1, r2, r2
 8001e04:	65b9      	str	r1, [r7, #88]	; 0x58
 8001e06:	415b      	adcs	r3, r3
 8001e08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001e0e:	4621      	mov	r1, r4
 8001e10:	eb12 0801 	adds.w	r8, r2, r1
 8001e14:	4629      	mov	r1, r5
 8001e16:	eb43 0901 	adc.w	r9, r3, r1
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e2e:	4690      	mov	r8, r2
 8001e30:	4699      	mov	r9, r3
 8001e32:	4623      	mov	r3, r4
 8001e34:	eb18 0303 	adds.w	r3, r8, r3
 8001e38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001e3c:	462b      	mov	r3, r5
 8001e3e:	eb49 0303 	adc.w	r3, r9, r3
 8001e42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001e52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001e56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	18db      	adds	r3, r3, r3
 8001e5e:	653b      	str	r3, [r7, #80]	; 0x50
 8001e60:	4613      	mov	r3, r2
 8001e62:	eb42 0303 	adc.w	r3, r2, r3
 8001e66:	657b      	str	r3, [r7, #84]	; 0x54
 8001e68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001e70:	f7fe fa0e 	bl	8000290 <__aeabi_uldivmod>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4b61      	ldr	r3, [pc, #388]	; (8002000 <UART_SetConfig+0x2d4>)
 8001e7a:	fba3 2302 	umull	r2, r3, r3, r2
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	011c      	lsls	r4, r3, #4
 8001e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e86:	2200      	movs	r2, #0
 8001e88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001e8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001e90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001e94:	4642      	mov	r2, r8
 8001e96:	464b      	mov	r3, r9
 8001e98:	1891      	adds	r1, r2, r2
 8001e9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8001e9c:	415b      	adcs	r3, r3
 8001e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ea0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001ea4:	4641      	mov	r1, r8
 8001ea6:	eb12 0a01 	adds.w	sl, r2, r1
 8001eaa:	4649      	mov	r1, r9
 8001eac:	eb43 0b01 	adc.w	fp, r3, r1
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001ebc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001ec0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ec4:	4692      	mov	sl, r2
 8001ec6:	469b      	mov	fp, r3
 8001ec8:	4643      	mov	r3, r8
 8001eca:	eb1a 0303 	adds.w	r3, sl, r3
 8001ece:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001ed2:	464b      	mov	r3, r9
 8001ed4:	eb4b 0303 	adc.w	r3, fp, r3
 8001ed8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001ee8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001eec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	18db      	adds	r3, r3, r3
 8001ef4:	643b      	str	r3, [r7, #64]	; 0x40
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	eb42 0303 	adc.w	r3, r2, r3
 8001efc:	647b      	str	r3, [r7, #68]	; 0x44
 8001efe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001f02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001f06:	f7fe f9c3 	bl	8000290 <__aeabi_uldivmod>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	4611      	mov	r1, r2
 8001f10:	4b3b      	ldr	r3, [pc, #236]	; (8002000 <UART_SetConfig+0x2d4>)
 8001f12:	fba3 2301 	umull	r2, r3, r3, r1
 8001f16:	095b      	lsrs	r3, r3, #5
 8001f18:	2264      	movs	r2, #100	; 0x64
 8001f1a:	fb02 f303 	mul.w	r3, r2, r3
 8001f1e:	1acb      	subs	r3, r1, r3
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001f26:	4b36      	ldr	r3, [pc, #216]	; (8002000 <UART_SetConfig+0x2d4>)
 8001f28:	fba3 2302 	umull	r2, r3, r3, r2
 8001f2c:	095b      	lsrs	r3, r3, #5
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001f34:	441c      	add	r4, r3
 8001f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001f40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001f44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001f48:	4642      	mov	r2, r8
 8001f4a:	464b      	mov	r3, r9
 8001f4c:	1891      	adds	r1, r2, r2
 8001f4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001f50:	415b      	adcs	r3, r3
 8001f52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001f58:	4641      	mov	r1, r8
 8001f5a:	1851      	adds	r1, r2, r1
 8001f5c:	6339      	str	r1, [r7, #48]	; 0x30
 8001f5e:	4649      	mov	r1, r9
 8001f60:	414b      	adcs	r3, r1
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	f04f 0300 	mov.w	r3, #0
 8001f6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001f70:	4659      	mov	r1, fp
 8001f72:	00cb      	lsls	r3, r1, #3
 8001f74:	4651      	mov	r1, sl
 8001f76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f7a:	4651      	mov	r1, sl
 8001f7c:	00ca      	lsls	r2, r1, #3
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	4642      	mov	r2, r8
 8001f86:	189b      	adds	r3, r3, r2
 8001f88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f8c:	464b      	mov	r3, r9
 8001f8e:	460a      	mov	r2, r1
 8001f90:	eb42 0303 	adc.w	r3, r2, r3
 8001f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001fa4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001fa8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001fac:	460b      	mov	r3, r1
 8001fae:	18db      	adds	r3, r3, r3
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	eb42 0303 	adc.w	r3, r2, r3
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001fc2:	f7fe f965 	bl	8000290 <__aeabi_uldivmod>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <UART_SetConfig+0x2d4>)
 8001fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8001fd0:	095b      	lsrs	r3, r3, #5
 8001fd2:	2164      	movs	r1, #100	; 0x64
 8001fd4:	fb01 f303 	mul.w	r3, r1, r3
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	3332      	adds	r3, #50	; 0x32
 8001fde:	4a08      	ldr	r2, [pc, #32]	; (8002000 <UART_SetConfig+0x2d4>)
 8001fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe4:	095b      	lsrs	r3, r3, #5
 8001fe6:	f003 0207 	and.w	r2, r3, #7
 8001fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4422      	add	r2, r4
 8001ff2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001ff4:	e105      	b.n	8002202 <UART_SetConfig+0x4d6>
 8001ff6:	bf00      	nop
 8001ff8:	40011000 	.word	0x40011000
 8001ffc:	40011400 	.word	0x40011400
 8002000:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002004:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002008:	2200      	movs	r2, #0
 800200a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800200e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002012:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002016:	4642      	mov	r2, r8
 8002018:	464b      	mov	r3, r9
 800201a:	1891      	adds	r1, r2, r2
 800201c:	6239      	str	r1, [r7, #32]
 800201e:	415b      	adcs	r3, r3
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
 8002022:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002026:	4641      	mov	r1, r8
 8002028:	1854      	adds	r4, r2, r1
 800202a:	4649      	mov	r1, r9
 800202c:	eb43 0501 	adc.w	r5, r3, r1
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	00eb      	lsls	r3, r5, #3
 800203a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800203e:	00e2      	lsls	r2, r4, #3
 8002040:	4614      	mov	r4, r2
 8002042:	461d      	mov	r5, r3
 8002044:	4643      	mov	r3, r8
 8002046:	18e3      	adds	r3, r4, r3
 8002048:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800204c:	464b      	mov	r3, r9
 800204e:	eb45 0303 	adc.w	r3, r5, r3
 8002052:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002062:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	f04f 0300 	mov.w	r3, #0
 800206e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002072:	4629      	mov	r1, r5
 8002074:	008b      	lsls	r3, r1, #2
 8002076:	4621      	mov	r1, r4
 8002078:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800207c:	4621      	mov	r1, r4
 800207e:	008a      	lsls	r2, r1, #2
 8002080:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002084:	f7fe f904 	bl	8000290 <__aeabi_uldivmod>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4b60      	ldr	r3, [pc, #384]	; (8002210 <UART_SetConfig+0x4e4>)
 800208e:	fba3 2302 	umull	r2, r3, r3, r2
 8002092:	095b      	lsrs	r3, r3, #5
 8002094:	011c      	lsls	r4, r3, #4
 8002096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800209a:	2200      	movs	r2, #0
 800209c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80020a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80020a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80020a8:	4642      	mov	r2, r8
 80020aa:	464b      	mov	r3, r9
 80020ac:	1891      	adds	r1, r2, r2
 80020ae:	61b9      	str	r1, [r7, #24]
 80020b0:	415b      	adcs	r3, r3
 80020b2:	61fb      	str	r3, [r7, #28]
 80020b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020b8:	4641      	mov	r1, r8
 80020ba:	1851      	adds	r1, r2, r1
 80020bc:	6139      	str	r1, [r7, #16]
 80020be:	4649      	mov	r1, r9
 80020c0:	414b      	adcs	r3, r1
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020d0:	4659      	mov	r1, fp
 80020d2:	00cb      	lsls	r3, r1, #3
 80020d4:	4651      	mov	r1, sl
 80020d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020da:	4651      	mov	r1, sl
 80020dc:	00ca      	lsls	r2, r1, #3
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	4603      	mov	r3, r0
 80020e4:	4642      	mov	r2, r8
 80020e6:	189b      	adds	r3, r3, r2
 80020e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80020ec:	464b      	mov	r3, r9
 80020ee:	460a      	mov	r2, r1
 80020f0:	eb42 0303 	adc.w	r3, r2, r3
 80020f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80020f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	67bb      	str	r3, [r7, #120]	; 0x78
 8002102:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	f04f 0300 	mov.w	r3, #0
 800210c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002110:	4649      	mov	r1, r9
 8002112:	008b      	lsls	r3, r1, #2
 8002114:	4641      	mov	r1, r8
 8002116:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800211a:	4641      	mov	r1, r8
 800211c:	008a      	lsls	r2, r1, #2
 800211e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002122:	f7fe f8b5 	bl	8000290 <__aeabi_uldivmod>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	4b39      	ldr	r3, [pc, #228]	; (8002210 <UART_SetConfig+0x4e4>)
 800212c:	fba3 1302 	umull	r1, r3, r3, r2
 8002130:	095b      	lsrs	r3, r3, #5
 8002132:	2164      	movs	r1, #100	; 0x64
 8002134:	fb01 f303 	mul.w	r3, r1, r3
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	3332      	adds	r3, #50	; 0x32
 800213e:	4a34      	ldr	r2, [pc, #208]	; (8002210 <UART_SetConfig+0x4e4>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	095b      	lsrs	r3, r3, #5
 8002146:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800214a:	441c      	add	r4, r3
 800214c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002150:	2200      	movs	r2, #0
 8002152:	673b      	str	r3, [r7, #112]	; 0x70
 8002154:	677a      	str	r2, [r7, #116]	; 0x74
 8002156:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800215a:	4642      	mov	r2, r8
 800215c:	464b      	mov	r3, r9
 800215e:	1891      	adds	r1, r2, r2
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	415b      	adcs	r3, r3
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800216a:	4641      	mov	r1, r8
 800216c:	1851      	adds	r1, r2, r1
 800216e:	6039      	str	r1, [r7, #0]
 8002170:	4649      	mov	r1, r9
 8002172:	414b      	adcs	r3, r1
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	f04f 0300 	mov.w	r3, #0
 800217e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002182:	4659      	mov	r1, fp
 8002184:	00cb      	lsls	r3, r1, #3
 8002186:	4651      	mov	r1, sl
 8002188:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800218c:	4651      	mov	r1, sl
 800218e:	00ca      	lsls	r2, r1, #3
 8002190:	4610      	mov	r0, r2
 8002192:	4619      	mov	r1, r3
 8002194:	4603      	mov	r3, r0
 8002196:	4642      	mov	r2, r8
 8002198:	189b      	adds	r3, r3, r2
 800219a:	66bb      	str	r3, [r7, #104]	; 0x68
 800219c:	464b      	mov	r3, r9
 800219e:	460a      	mov	r2, r1
 80021a0:	eb42 0303 	adc.w	r3, r2, r3
 80021a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80021a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	663b      	str	r3, [r7, #96]	; 0x60
 80021b0:	667a      	str	r2, [r7, #100]	; 0x64
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80021be:	4649      	mov	r1, r9
 80021c0:	008b      	lsls	r3, r1, #2
 80021c2:	4641      	mov	r1, r8
 80021c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021c8:	4641      	mov	r1, r8
 80021ca:	008a      	lsls	r2, r1, #2
 80021cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80021d0:	f7fe f85e 	bl	8000290 <__aeabi_uldivmod>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <UART_SetConfig+0x4e4>)
 80021da:	fba3 1302 	umull	r1, r3, r3, r2
 80021de:	095b      	lsrs	r3, r3, #5
 80021e0:	2164      	movs	r1, #100	; 0x64
 80021e2:	fb01 f303 	mul.w	r3, r1, r3
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	3332      	adds	r3, #50	; 0x32
 80021ec:	4a08      	ldr	r2, [pc, #32]	; (8002210 <UART_SetConfig+0x4e4>)
 80021ee:	fba2 2303 	umull	r2, r3, r2, r3
 80021f2:	095b      	lsrs	r3, r3, #5
 80021f4:	f003 020f 	and.w	r2, r3, #15
 80021f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4422      	add	r2, r4
 8002200:	609a      	str	r2, [r3, #8]
}
 8002202:	bf00      	nop
 8002204:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002208:	46bd      	mov	sp, r7
 800220a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800220e:	bf00      	nop
 8002210:	51eb851f 	.word	0x51eb851f

08002214 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 800221a:	f7fe fba1 	bl	8000960 <HAL_Init>

  /* Configure the system clock to 180 MHz */
  SystemClock_Config();
 800221e:	f000 f81b 	bl	8002258 <SystemClock_Config>

  /* Initialize BSP Led for LED2 and LED3*/
  BSP_LED_Init(LED2);
 8002222:	2001      	movs	r0, #1
 8002224:	f7fe fa10 	bl	8000648 <BSP_LED_Init>
  BSP_LED_Init(LED3);
 8002228:	2002      	movs	r0, #2
 800222a:	f7fe fa0d 	bl	8000648 <BSP_LED_Init>
	                  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
      - Stop Bit    = One Stop bit
      - Parity      = ODD parity
      - BaudRate    = 9600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  uartinit();
 800222e:	f7fe f9b1 	bl	8000594 <uartinit>

  /* Output a message on Hyperterminal using printf function */
  //printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
  //printf("** Test finished successfully. ** \n\r");

  char miChar = 'a';
 8002232:	2361      	movs	r3, #97	; 0x61
 8002234:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  while (1)
  {
	  BSP_LED_Toggle(LED2);
 8002236:	2001      	movs	r0, #1
 8002238:	f7fe fa70 	bl	800071c <BSP_LED_Toggle>
	  HAL_Delay(500);
 800223c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002240:	f7fe fbfa 	bl	8000a38 <HAL_Delay>
	  printf("%c\n\r",miChar++);
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	71fa      	strb	r2, [r7, #7]
 800224a:	4619      	mov	r1, r3
 800224c:	4801      	ldr	r0, [pc, #4]	; (8002254 <main+0x40>)
 800224e:	f000 f8c7 	bl	80023e0 <iprintf>
	  BSP_LED_Toggle(LED2);
 8002252:	e7f0      	b.n	8002236 <main+0x22>
 8002254:	080033f8 	.word	0x080033f8

08002258 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b094      	sub	sp, #80	; 0x50
 800225c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	4b2c      	ldr	r3, [pc, #176]	; (8002314 <SystemClock_Config+0xbc>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	4a2b      	ldr	r2, [pc, #172]	; (8002314 <SystemClock_Config+0xbc>)
 8002268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226c:	6413      	str	r3, [r2, #64]	; 0x40
 800226e:	4b29      	ldr	r3, [pc, #164]	; (8002314 <SystemClock_Config+0xbc>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800227a:	2300      	movs	r3, #0
 800227c:	607b      	str	r3, [r7, #4]
 800227e:	4b26      	ldr	r3, [pc, #152]	; (8002318 <SystemClock_Config+0xc0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a25      	ldr	r2, [pc, #148]	; (8002318 <SystemClock_Config+0xc0>)
 8002284:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b23      	ldr	r3, [pc, #140]	; (8002318 <SystemClock_Config+0xc0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002296:	2301      	movs	r3, #1
 8002298:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800229a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800229e:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022a0:	2302      	movs	r3, #2
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022a4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022aa:	2308      	movs	r3, #8
 80022ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80022ae:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80022b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022b4:	2302      	movs	r3, #2
 80022b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80022b8:	2307      	movs	r3, #7
 80022ba:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022bc:	f107 030c 	add.w	r3, r7, #12
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe ff4d 	bl	8001160 <HAL_RCC_OscConfig>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 80022cc:	f000 f826 	bl	800231c <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 80022d0:	f7fe fef6 	bl	80010c0 <HAL_PWREx_EnableOverDrive>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 80022da:	f000 f81f 	bl	800231c <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80022de:	230f      	movs	r3, #15
 80022e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022e2:	2302      	movs	r3, #2
 80022e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e6:	2300      	movs	r3, #0
 80022e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 80022ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 80022f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022fa:	2105      	movs	r1, #5
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff f9a7 	bl	8001650 <HAL_RCC_ClockConfig>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 8002308:	f000 f808 	bl	800231c <Error_Handler>
  }
}
 800230c:	bf00      	nop
 800230e:	3750      	adds	r7, #80	; 0x50
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40023800 	.word	0x40023800
 8002318:	40007000 	.word	0x40007000

0800231c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 8002320:	2001      	movs	r0, #1
 8002322:	f7fe f9e1 	bl	80006e8 <BSP_LED_On>
  while (1)
 8002326:	e7fe      	b.n	8002326 <Error_Handler+0xa>

08002328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002360 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800232c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800232e:	e003      	b.n	8002338 <LoopCopyDataInit>

08002330 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002330:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002332:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002334:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002336:	3104      	adds	r1, #4

08002338 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002338:	480b      	ldr	r0, [pc, #44]	; (8002368 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800233a:	4b0c      	ldr	r3, [pc, #48]	; (800236c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800233c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800233e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002340:	d3f6      	bcc.n	8002330 <CopyDataInit>
  ldr  r2, =_sbss
 8002342:	4a0b      	ldr	r2, [pc, #44]	; (8002370 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002344:	e002      	b.n	800234c <LoopFillZerobss>

08002346 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002346:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002348:	f842 3b04 	str.w	r3, [r2], #4

0800234c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800234c:	4b09      	ldr	r3, [pc, #36]	; (8002374 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800234e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002350:	d3f9      	bcc.n	8002346 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002352:	f7fe f9fd 	bl	8000750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002356:	f000 f817 	bl	8002388 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800235a:	f7ff ff5b 	bl	8002214 <main>
  bx  lr    
 800235e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002360:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002364:	080034c8 	.word	0x080034c8
  ldr  r0, =_sdata
 8002368:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800236c:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8002370:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8002374:	200000f4 	.word	0x200000f4

08002378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002378:	e7fe      	b.n	8002378 <ADC_IRQHandler>
	...

0800237c <__errno>:
 800237c:	4b01      	ldr	r3, [pc, #4]	; (8002384 <__errno+0x8>)
 800237e:	6818      	ldr	r0, [r3, #0]
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	20000018 	.word	0x20000018

08002388 <__libc_init_array>:
 8002388:	b570      	push	{r4, r5, r6, lr}
 800238a:	4d0d      	ldr	r5, [pc, #52]	; (80023c0 <__libc_init_array+0x38>)
 800238c:	4c0d      	ldr	r4, [pc, #52]	; (80023c4 <__libc_init_array+0x3c>)
 800238e:	1b64      	subs	r4, r4, r5
 8002390:	10a4      	asrs	r4, r4, #2
 8002392:	2600      	movs	r6, #0
 8002394:	42a6      	cmp	r6, r4
 8002396:	d109      	bne.n	80023ac <__libc_init_array+0x24>
 8002398:	4d0b      	ldr	r5, [pc, #44]	; (80023c8 <__libc_init_array+0x40>)
 800239a:	4c0c      	ldr	r4, [pc, #48]	; (80023cc <__libc_init_array+0x44>)
 800239c:	f000 ffae 	bl	80032fc <_init>
 80023a0:	1b64      	subs	r4, r4, r5
 80023a2:	10a4      	asrs	r4, r4, #2
 80023a4:	2600      	movs	r6, #0
 80023a6:	42a6      	cmp	r6, r4
 80023a8:	d105      	bne.n	80023b6 <__libc_init_array+0x2e>
 80023aa:	bd70      	pop	{r4, r5, r6, pc}
 80023ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80023b0:	4798      	blx	r3
 80023b2:	3601      	adds	r6, #1
 80023b4:	e7ee      	b.n	8002394 <__libc_init_array+0xc>
 80023b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80023ba:	4798      	blx	r3
 80023bc:	3601      	adds	r6, #1
 80023be:	e7f2      	b.n	80023a6 <__libc_init_array+0x1e>
 80023c0:	080034c0 	.word	0x080034c0
 80023c4:	080034c0 	.word	0x080034c0
 80023c8:	080034c0 	.word	0x080034c0
 80023cc:	080034c4 	.word	0x080034c4

080023d0 <memset>:
 80023d0:	4402      	add	r2, r0
 80023d2:	4603      	mov	r3, r0
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d100      	bne.n	80023da <memset+0xa>
 80023d8:	4770      	bx	lr
 80023da:	f803 1b01 	strb.w	r1, [r3], #1
 80023de:	e7f9      	b.n	80023d4 <memset+0x4>

080023e0 <iprintf>:
 80023e0:	b40f      	push	{r0, r1, r2, r3}
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <iprintf+0x2c>)
 80023e4:	b513      	push	{r0, r1, r4, lr}
 80023e6:	681c      	ldr	r4, [r3, #0]
 80023e8:	b124      	cbz	r4, 80023f4 <iprintf+0x14>
 80023ea:	69a3      	ldr	r3, [r4, #24]
 80023ec:	b913      	cbnz	r3, 80023f4 <iprintf+0x14>
 80023ee:	4620      	mov	r0, r4
 80023f0:	f000 f866 	bl	80024c0 <__sinit>
 80023f4:	ab05      	add	r3, sp, #20
 80023f6:	9a04      	ldr	r2, [sp, #16]
 80023f8:	68a1      	ldr	r1, [r4, #8]
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	4620      	mov	r0, r4
 80023fe:	f000 f9bd 	bl	800277c <_vfiprintf_r>
 8002402:	b002      	add	sp, #8
 8002404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002408:	b004      	add	sp, #16
 800240a:	4770      	bx	lr
 800240c:	20000018 	.word	0x20000018

08002410 <std>:
 8002410:	2300      	movs	r3, #0
 8002412:	b510      	push	{r4, lr}
 8002414:	4604      	mov	r4, r0
 8002416:	e9c0 3300 	strd	r3, r3, [r0]
 800241a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800241e:	6083      	str	r3, [r0, #8]
 8002420:	8181      	strh	r1, [r0, #12]
 8002422:	6643      	str	r3, [r0, #100]	; 0x64
 8002424:	81c2      	strh	r2, [r0, #14]
 8002426:	6183      	str	r3, [r0, #24]
 8002428:	4619      	mov	r1, r3
 800242a:	2208      	movs	r2, #8
 800242c:	305c      	adds	r0, #92	; 0x5c
 800242e:	f7ff ffcf 	bl	80023d0 <memset>
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <std+0x38>)
 8002434:	6263      	str	r3, [r4, #36]	; 0x24
 8002436:	4b05      	ldr	r3, [pc, #20]	; (800244c <std+0x3c>)
 8002438:	62a3      	str	r3, [r4, #40]	; 0x28
 800243a:	4b05      	ldr	r3, [pc, #20]	; (8002450 <std+0x40>)
 800243c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800243e:	4b05      	ldr	r3, [pc, #20]	; (8002454 <std+0x44>)
 8002440:	6224      	str	r4, [r4, #32]
 8002442:	6323      	str	r3, [r4, #48]	; 0x30
 8002444:	bd10      	pop	{r4, pc}
 8002446:	bf00      	nop
 8002448:	08002d25 	.word	0x08002d25
 800244c:	08002d47 	.word	0x08002d47
 8002450:	08002d7f 	.word	0x08002d7f
 8002454:	08002da3 	.word	0x08002da3

08002458 <_cleanup_r>:
 8002458:	4901      	ldr	r1, [pc, #4]	; (8002460 <_cleanup_r+0x8>)
 800245a:	f000 b8af 	b.w	80025bc <_fwalk_reent>
 800245e:	bf00      	nop
 8002460:	0800307d 	.word	0x0800307d

08002464 <__sfmoreglue>:
 8002464:	b570      	push	{r4, r5, r6, lr}
 8002466:	2268      	movs	r2, #104	; 0x68
 8002468:	1e4d      	subs	r5, r1, #1
 800246a:	4355      	muls	r5, r2
 800246c:	460e      	mov	r6, r1
 800246e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002472:	f000 f8e5 	bl	8002640 <_malloc_r>
 8002476:	4604      	mov	r4, r0
 8002478:	b140      	cbz	r0, 800248c <__sfmoreglue+0x28>
 800247a:	2100      	movs	r1, #0
 800247c:	e9c0 1600 	strd	r1, r6, [r0]
 8002480:	300c      	adds	r0, #12
 8002482:	60a0      	str	r0, [r4, #8]
 8002484:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002488:	f7ff ffa2 	bl	80023d0 <memset>
 800248c:	4620      	mov	r0, r4
 800248e:	bd70      	pop	{r4, r5, r6, pc}

08002490 <__sfp_lock_acquire>:
 8002490:	4801      	ldr	r0, [pc, #4]	; (8002498 <__sfp_lock_acquire+0x8>)
 8002492:	f000 b8b3 	b.w	80025fc <__retarget_lock_acquire_recursive>
 8002496:	bf00      	nop
 8002498:	200000e5 	.word	0x200000e5

0800249c <__sfp_lock_release>:
 800249c:	4801      	ldr	r0, [pc, #4]	; (80024a4 <__sfp_lock_release+0x8>)
 800249e:	f000 b8ae 	b.w	80025fe <__retarget_lock_release_recursive>
 80024a2:	bf00      	nop
 80024a4:	200000e5 	.word	0x200000e5

080024a8 <__sinit_lock_acquire>:
 80024a8:	4801      	ldr	r0, [pc, #4]	; (80024b0 <__sinit_lock_acquire+0x8>)
 80024aa:	f000 b8a7 	b.w	80025fc <__retarget_lock_acquire_recursive>
 80024ae:	bf00      	nop
 80024b0:	200000e6 	.word	0x200000e6

080024b4 <__sinit_lock_release>:
 80024b4:	4801      	ldr	r0, [pc, #4]	; (80024bc <__sinit_lock_release+0x8>)
 80024b6:	f000 b8a2 	b.w	80025fe <__retarget_lock_release_recursive>
 80024ba:	bf00      	nop
 80024bc:	200000e6 	.word	0x200000e6

080024c0 <__sinit>:
 80024c0:	b510      	push	{r4, lr}
 80024c2:	4604      	mov	r4, r0
 80024c4:	f7ff fff0 	bl	80024a8 <__sinit_lock_acquire>
 80024c8:	69a3      	ldr	r3, [r4, #24]
 80024ca:	b11b      	cbz	r3, 80024d4 <__sinit+0x14>
 80024cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024d0:	f7ff bff0 	b.w	80024b4 <__sinit_lock_release>
 80024d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80024d8:	6523      	str	r3, [r4, #80]	; 0x50
 80024da:	4b13      	ldr	r3, [pc, #76]	; (8002528 <__sinit+0x68>)
 80024dc:	4a13      	ldr	r2, [pc, #76]	; (800252c <__sinit+0x6c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80024e2:	42a3      	cmp	r3, r4
 80024e4:	bf04      	itt	eq
 80024e6:	2301      	moveq	r3, #1
 80024e8:	61a3      	streq	r3, [r4, #24]
 80024ea:	4620      	mov	r0, r4
 80024ec:	f000 f820 	bl	8002530 <__sfp>
 80024f0:	6060      	str	r0, [r4, #4]
 80024f2:	4620      	mov	r0, r4
 80024f4:	f000 f81c 	bl	8002530 <__sfp>
 80024f8:	60a0      	str	r0, [r4, #8]
 80024fa:	4620      	mov	r0, r4
 80024fc:	f000 f818 	bl	8002530 <__sfp>
 8002500:	2200      	movs	r2, #0
 8002502:	60e0      	str	r0, [r4, #12]
 8002504:	2104      	movs	r1, #4
 8002506:	6860      	ldr	r0, [r4, #4]
 8002508:	f7ff ff82 	bl	8002410 <std>
 800250c:	68a0      	ldr	r0, [r4, #8]
 800250e:	2201      	movs	r2, #1
 8002510:	2109      	movs	r1, #9
 8002512:	f7ff ff7d 	bl	8002410 <std>
 8002516:	68e0      	ldr	r0, [r4, #12]
 8002518:	2202      	movs	r2, #2
 800251a:	2112      	movs	r1, #18
 800251c:	f7ff ff78 	bl	8002410 <std>
 8002520:	2301      	movs	r3, #1
 8002522:	61a3      	str	r3, [r4, #24]
 8002524:	e7d2      	b.n	80024cc <__sinit+0xc>
 8002526:	bf00      	nop
 8002528:	08003420 	.word	0x08003420
 800252c:	08002459 	.word	0x08002459

08002530 <__sfp>:
 8002530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002532:	4607      	mov	r7, r0
 8002534:	f7ff ffac 	bl	8002490 <__sfp_lock_acquire>
 8002538:	4b1e      	ldr	r3, [pc, #120]	; (80025b4 <__sfp+0x84>)
 800253a:	681e      	ldr	r6, [r3, #0]
 800253c:	69b3      	ldr	r3, [r6, #24]
 800253e:	b913      	cbnz	r3, 8002546 <__sfp+0x16>
 8002540:	4630      	mov	r0, r6
 8002542:	f7ff ffbd 	bl	80024c0 <__sinit>
 8002546:	3648      	adds	r6, #72	; 0x48
 8002548:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800254c:	3b01      	subs	r3, #1
 800254e:	d503      	bpl.n	8002558 <__sfp+0x28>
 8002550:	6833      	ldr	r3, [r6, #0]
 8002552:	b30b      	cbz	r3, 8002598 <__sfp+0x68>
 8002554:	6836      	ldr	r6, [r6, #0]
 8002556:	e7f7      	b.n	8002548 <__sfp+0x18>
 8002558:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800255c:	b9d5      	cbnz	r5, 8002594 <__sfp+0x64>
 800255e:	4b16      	ldr	r3, [pc, #88]	; (80025b8 <__sfp+0x88>)
 8002560:	60e3      	str	r3, [r4, #12]
 8002562:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002566:	6665      	str	r5, [r4, #100]	; 0x64
 8002568:	f000 f847 	bl	80025fa <__retarget_lock_init_recursive>
 800256c:	f7ff ff96 	bl	800249c <__sfp_lock_release>
 8002570:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002574:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002578:	6025      	str	r5, [r4, #0]
 800257a:	61a5      	str	r5, [r4, #24]
 800257c:	2208      	movs	r2, #8
 800257e:	4629      	mov	r1, r5
 8002580:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002584:	f7ff ff24 	bl	80023d0 <memset>
 8002588:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800258c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002590:	4620      	mov	r0, r4
 8002592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002594:	3468      	adds	r4, #104	; 0x68
 8002596:	e7d9      	b.n	800254c <__sfp+0x1c>
 8002598:	2104      	movs	r1, #4
 800259a:	4638      	mov	r0, r7
 800259c:	f7ff ff62 	bl	8002464 <__sfmoreglue>
 80025a0:	4604      	mov	r4, r0
 80025a2:	6030      	str	r0, [r6, #0]
 80025a4:	2800      	cmp	r0, #0
 80025a6:	d1d5      	bne.n	8002554 <__sfp+0x24>
 80025a8:	f7ff ff78 	bl	800249c <__sfp_lock_release>
 80025ac:	230c      	movs	r3, #12
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	e7ee      	b.n	8002590 <__sfp+0x60>
 80025b2:	bf00      	nop
 80025b4:	08003420 	.word	0x08003420
 80025b8:	ffff0001 	.word	0xffff0001

080025bc <_fwalk_reent>:
 80025bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025c0:	4606      	mov	r6, r0
 80025c2:	4688      	mov	r8, r1
 80025c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80025c8:	2700      	movs	r7, #0
 80025ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80025ce:	f1b9 0901 	subs.w	r9, r9, #1
 80025d2:	d505      	bpl.n	80025e0 <_fwalk_reent+0x24>
 80025d4:	6824      	ldr	r4, [r4, #0]
 80025d6:	2c00      	cmp	r4, #0
 80025d8:	d1f7      	bne.n	80025ca <_fwalk_reent+0xe>
 80025da:	4638      	mov	r0, r7
 80025dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025e0:	89ab      	ldrh	r3, [r5, #12]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d907      	bls.n	80025f6 <_fwalk_reent+0x3a>
 80025e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80025ea:	3301      	adds	r3, #1
 80025ec:	d003      	beq.n	80025f6 <_fwalk_reent+0x3a>
 80025ee:	4629      	mov	r1, r5
 80025f0:	4630      	mov	r0, r6
 80025f2:	47c0      	blx	r8
 80025f4:	4307      	orrs	r7, r0
 80025f6:	3568      	adds	r5, #104	; 0x68
 80025f8:	e7e9      	b.n	80025ce <_fwalk_reent+0x12>

080025fa <__retarget_lock_init_recursive>:
 80025fa:	4770      	bx	lr

080025fc <__retarget_lock_acquire_recursive>:
 80025fc:	4770      	bx	lr

080025fe <__retarget_lock_release_recursive>:
 80025fe:	4770      	bx	lr

08002600 <sbrk_aligned>:
 8002600:	b570      	push	{r4, r5, r6, lr}
 8002602:	4e0e      	ldr	r6, [pc, #56]	; (800263c <sbrk_aligned+0x3c>)
 8002604:	460c      	mov	r4, r1
 8002606:	6831      	ldr	r1, [r6, #0]
 8002608:	4605      	mov	r5, r0
 800260a:	b911      	cbnz	r1, 8002612 <sbrk_aligned+0x12>
 800260c:	f000 fb7a 	bl	8002d04 <_sbrk_r>
 8002610:	6030      	str	r0, [r6, #0]
 8002612:	4621      	mov	r1, r4
 8002614:	4628      	mov	r0, r5
 8002616:	f000 fb75 	bl	8002d04 <_sbrk_r>
 800261a:	1c43      	adds	r3, r0, #1
 800261c:	d00a      	beq.n	8002634 <sbrk_aligned+0x34>
 800261e:	1cc4      	adds	r4, r0, #3
 8002620:	f024 0403 	bic.w	r4, r4, #3
 8002624:	42a0      	cmp	r0, r4
 8002626:	d007      	beq.n	8002638 <sbrk_aligned+0x38>
 8002628:	1a21      	subs	r1, r4, r0
 800262a:	4628      	mov	r0, r5
 800262c:	f000 fb6a 	bl	8002d04 <_sbrk_r>
 8002630:	3001      	adds	r0, #1
 8002632:	d101      	bne.n	8002638 <sbrk_aligned+0x38>
 8002634:	f04f 34ff 	mov.w	r4, #4294967295
 8002638:	4620      	mov	r0, r4
 800263a:	bd70      	pop	{r4, r5, r6, pc}
 800263c:	200000ec 	.word	0x200000ec

08002640 <_malloc_r>:
 8002640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002644:	1ccd      	adds	r5, r1, #3
 8002646:	f025 0503 	bic.w	r5, r5, #3
 800264a:	3508      	adds	r5, #8
 800264c:	2d0c      	cmp	r5, #12
 800264e:	bf38      	it	cc
 8002650:	250c      	movcc	r5, #12
 8002652:	2d00      	cmp	r5, #0
 8002654:	4607      	mov	r7, r0
 8002656:	db01      	blt.n	800265c <_malloc_r+0x1c>
 8002658:	42a9      	cmp	r1, r5
 800265a:	d905      	bls.n	8002668 <_malloc_r+0x28>
 800265c:	230c      	movs	r3, #12
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	2600      	movs	r6, #0
 8002662:	4630      	mov	r0, r6
 8002664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002668:	4e2e      	ldr	r6, [pc, #184]	; (8002724 <_malloc_r+0xe4>)
 800266a:	f000 fdbb 	bl	80031e4 <__malloc_lock>
 800266e:	6833      	ldr	r3, [r6, #0]
 8002670:	461c      	mov	r4, r3
 8002672:	bb34      	cbnz	r4, 80026c2 <_malloc_r+0x82>
 8002674:	4629      	mov	r1, r5
 8002676:	4638      	mov	r0, r7
 8002678:	f7ff ffc2 	bl	8002600 <sbrk_aligned>
 800267c:	1c43      	adds	r3, r0, #1
 800267e:	4604      	mov	r4, r0
 8002680:	d14d      	bne.n	800271e <_malloc_r+0xde>
 8002682:	6834      	ldr	r4, [r6, #0]
 8002684:	4626      	mov	r6, r4
 8002686:	2e00      	cmp	r6, #0
 8002688:	d140      	bne.n	800270c <_malloc_r+0xcc>
 800268a:	6823      	ldr	r3, [r4, #0]
 800268c:	4631      	mov	r1, r6
 800268e:	4638      	mov	r0, r7
 8002690:	eb04 0803 	add.w	r8, r4, r3
 8002694:	f000 fb36 	bl	8002d04 <_sbrk_r>
 8002698:	4580      	cmp	r8, r0
 800269a:	d13a      	bne.n	8002712 <_malloc_r+0xd2>
 800269c:	6821      	ldr	r1, [r4, #0]
 800269e:	3503      	adds	r5, #3
 80026a0:	1a6d      	subs	r5, r5, r1
 80026a2:	f025 0503 	bic.w	r5, r5, #3
 80026a6:	3508      	adds	r5, #8
 80026a8:	2d0c      	cmp	r5, #12
 80026aa:	bf38      	it	cc
 80026ac:	250c      	movcc	r5, #12
 80026ae:	4629      	mov	r1, r5
 80026b0:	4638      	mov	r0, r7
 80026b2:	f7ff ffa5 	bl	8002600 <sbrk_aligned>
 80026b6:	3001      	adds	r0, #1
 80026b8:	d02b      	beq.n	8002712 <_malloc_r+0xd2>
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	442b      	add	r3, r5
 80026be:	6023      	str	r3, [r4, #0]
 80026c0:	e00e      	b.n	80026e0 <_malloc_r+0xa0>
 80026c2:	6822      	ldr	r2, [r4, #0]
 80026c4:	1b52      	subs	r2, r2, r5
 80026c6:	d41e      	bmi.n	8002706 <_malloc_r+0xc6>
 80026c8:	2a0b      	cmp	r2, #11
 80026ca:	d916      	bls.n	80026fa <_malloc_r+0xba>
 80026cc:	1961      	adds	r1, r4, r5
 80026ce:	42a3      	cmp	r3, r4
 80026d0:	6025      	str	r5, [r4, #0]
 80026d2:	bf18      	it	ne
 80026d4:	6059      	strne	r1, [r3, #4]
 80026d6:	6863      	ldr	r3, [r4, #4]
 80026d8:	bf08      	it	eq
 80026da:	6031      	streq	r1, [r6, #0]
 80026dc:	5162      	str	r2, [r4, r5]
 80026de:	604b      	str	r3, [r1, #4]
 80026e0:	4638      	mov	r0, r7
 80026e2:	f104 060b 	add.w	r6, r4, #11
 80026e6:	f000 fd83 	bl	80031f0 <__malloc_unlock>
 80026ea:	f026 0607 	bic.w	r6, r6, #7
 80026ee:	1d23      	adds	r3, r4, #4
 80026f0:	1af2      	subs	r2, r6, r3
 80026f2:	d0b6      	beq.n	8002662 <_malloc_r+0x22>
 80026f4:	1b9b      	subs	r3, r3, r6
 80026f6:	50a3      	str	r3, [r4, r2]
 80026f8:	e7b3      	b.n	8002662 <_malloc_r+0x22>
 80026fa:	6862      	ldr	r2, [r4, #4]
 80026fc:	42a3      	cmp	r3, r4
 80026fe:	bf0c      	ite	eq
 8002700:	6032      	streq	r2, [r6, #0]
 8002702:	605a      	strne	r2, [r3, #4]
 8002704:	e7ec      	b.n	80026e0 <_malloc_r+0xa0>
 8002706:	4623      	mov	r3, r4
 8002708:	6864      	ldr	r4, [r4, #4]
 800270a:	e7b2      	b.n	8002672 <_malloc_r+0x32>
 800270c:	4634      	mov	r4, r6
 800270e:	6876      	ldr	r6, [r6, #4]
 8002710:	e7b9      	b.n	8002686 <_malloc_r+0x46>
 8002712:	230c      	movs	r3, #12
 8002714:	603b      	str	r3, [r7, #0]
 8002716:	4638      	mov	r0, r7
 8002718:	f000 fd6a 	bl	80031f0 <__malloc_unlock>
 800271c:	e7a1      	b.n	8002662 <_malloc_r+0x22>
 800271e:	6025      	str	r5, [r4, #0]
 8002720:	e7de      	b.n	80026e0 <_malloc_r+0xa0>
 8002722:	bf00      	nop
 8002724:	200000e8 	.word	0x200000e8

08002728 <__sfputc_r>:
 8002728:	6893      	ldr	r3, [r2, #8]
 800272a:	3b01      	subs	r3, #1
 800272c:	2b00      	cmp	r3, #0
 800272e:	b410      	push	{r4}
 8002730:	6093      	str	r3, [r2, #8]
 8002732:	da08      	bge.n	8002746 <__sfputc_r+0x1e>
 8002734:	6994      	ldr	r4, [r2, #24]
 8002736:	42a3      	cmp	r3, r4
 8002738:	db01      	blt.n	800273e <__sfputc_r+0x16>
 800273a:	290a      	cmp	r1, #10
 800273c:	d103      	bne.n	8002746 <__sfputc_r+0x1e>
 800273e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002742:	f000 bb33 	b.w	8002dac <__swbuf_r>
 8002746:	6813      	ldr	r3, [r2, #0]
 8002748:	1c58      	adds	r0, r3, #1
 800274a:	6010      	str	r0, [r2, #0]
 800274c:	7019      	strb	r1, [r3, #0]
 800274e:	4608      	mov	r0, r1
 8002750:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002754:	4770      	bx	lr

08002756 <__sfputs_r>:
 8002756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002758:	4606      	mov	r6, r0
 800275a:	460f      	mov	r7, r1
 800275c:	4614      	mov	r4, r2
 800275e:	18d5      	adds	r5, r2, r3
 8002760:	42ac      	cmp	r4, r5
 8002762:	d101      	bne.n	8002768 <__sfputs_r+0x12>
 8002764:	2000      	movs	r0, #0
 8002766:	e007      	b.n	8002778 <__sfputs_r+0x22>
 8002768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800276c:	463a      	mov	r2, r7
 800276e:	4630      	mov	r0, r6
 8002770:	f7ff ffda 	bl	8002728 <__sfputc_r>
 8002774:	1c43      	adds	r3, r0, #1
 8002776:	d1f3      	bne.n	8002760 <__sfputs_r+0xa>
 8002778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800277c <_vfiprintf_r>:
 800277c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002780:	460d      	mov	r5, r1
 8002782:	b09d      	sub	sp, #116	; 0x74
 8002784:	4614      	mov	r4, r2
 8002786:	4698      	mov	r8, r3
 8002788:	4606      	mov	r6, r0
 800278a:	b118      	cbz	r0, 8002794 <_vfiprintf_r+0x18>
 800278c:	6983      	ldr	r3, [r0, #24]
 800278e:	b90b      	cbnz	r3, 8002794 <_vfiprintf_r+0x18>
 8002790:	f7ff fe96 	bl	80024c0 <__sinit>
 8002794:	4b89      	ldr	r3, [pc, #548]	; (80029bc <_vfiprintf_r+0x240>)
 8002796:	429d      	cmp	r5, r3
 8002798:	d11b      	bne.n	80027d2 <_vfiprintf_r+0x56>
 800279a:	6875      	ldr	r5, [r6, #4]
 800279c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800279e:	07d9      	lsls	r1, r3, #31
 80027a0:	d405      	bmi.n	80027ae <_vfiprintf_r+0x32>
 80027a2:	89ab      	ldrh	r3, [r5, #12]
 80027a4:	059a      	lsls	r2, r3, #22
 80027a6:	d402      	bmi.n	80027ae <_vfiprintf_r+0x32>
 80027a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027aa:	f7ff ff27 	bl	80025fc <__retarget_lock_acquire_recursive>
 80027ae:	89ab      	ldrh	r3, [r5, #12]
 80027b0:	071b      	lsls	r3, r3, #28
 80027b2:	d501      	bpl.n	80027b8 <_vfiprintf_r+0x3c>
 80027b4:	692b      	ldr	r3, [r5, #16]
 80027b6:	b9eb      	cbnz	r3, 80027f4 <_vfiprintf_r+0x78>
 80027b8:	4629      	mov	r1, r5
 80027ba:	4630      	mov	r0, r6
 80027bc:	f000 fb5a 	bl	8002e74 <__swsetup_r>
 80027c0:	b1c0      	cbz	r0, 80027f4 <_vfiprintf_r+0x78>
 80027c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027c4:	07dc      	lsls	r4, r3, #31
 80027c6:	d50e      	bpl.n	80027e6 <_vfiprintf_r+0x6a>
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	b01d      	add	sp, #116	; 0x74
 80027ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027d2:	4b7b      	ldr	r3, [pc, #492]	; (80029c0 <_vfiprintf_r+0x244>)
 80027d4:	429d      	cmp	r5, r3
 80027d6:	d101      	bne.n	80027dc <_vfiprintf_r+0x60>
 80027d8:	68b5      	ldr	r5, [r6, #8]
 80027da:	e7df      	b.n	800279c <_vfiprintf_r+0x20>
 80027dc:	4b79      	ldr	r3, [pc, #484]	; (80029c4 <_vfiprintf_r+0x248>)
 80027de:	429d      	cmp	r5, r3
 80027e0:	bf08      	it	eq
 80027e2:	68f5      	ldreq	r5, [r6, #12]
 80027e4:	e7da      	b.n	800279c <_vfiprintf_r+0x20>
 80027e6:	89ab      	ldrh	r3, [r5, #12]
 80027e8:	0598      	lsls	r0, r3, #22
 80027ea:	d4ed      	bmi.n	80027c8 <_vfiprintf_r+0x4c>
 80027ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027ee:	f7ff ff06 	bl	80025fe <__retarget_lock_release_recursive>
 80027f2:	e7e9      	b.n	80027c8 <_vfiprintf_r+0x4c>
 80027f4:	2300      	movs	r3, #0
 80027f6:	9309      	str	r3, [sp, #36]	; 0x24
 80027f8:	2320      	movs	r3, #32
 80027fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002802:	2330      	movs	r3, #48	; 0x30
 8002804:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80029c8 <_vfiprintf_r+0x24c>
 8002808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800280c:	f04f 0901 	mov.w	r9, #1
 8002810:	4623      	mov	r3, r4
 8002812:	469a      	mov	sl, r3
 8002814:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002818:	b10a      	cbz	r2, 800281e <_vfiprintf_r+0xa2>
 800281a:	2a25      	cmp	r2, #37	; 0x25
 800281c:	d1f9      	bne.n	8002812 <_vfiprintf_r+0x96>
 800281e:	ebba 0b04 	subs.w	fp, sl, r4
 8002822:	d00b      	beq.n	800283c <_vfiprintf_r+0xc0>
 8002824:	465b      	mov	r3, fp
 8002826:	4622      	mov	r2, r4
 8002828:	4629      	mov	r1, r5
 800282a:	4630      	mov	r0, r6
 800282c:	f7ff ff93 	bl	8002756 <__sfputs_r>
 8002830:	3001      	adds	r0, #1
 8002832:	f000 80aa 	beq.w	800298a <_vfiprintf_r+0x20e>
 8002836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002838:	445a      	add	r2, fp
 800283a:	9209      	str	r2, [sp, #36]	; 0x24
 800283c:	f89a 3000 	ldrb.w	r3, [sl]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80a2 	beq.w	800298a <_vfiprintf_r+0x20e>
 8002846:	2300      	movs	r3, #0
 8002848:	f04f 32ff 	mov.w	r2, #4294967295
 800284c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002850:	f10a 0a01 	add.w	sl, sl, #1
 8002854:	9304      	str	r3, [sp, #16]
 8002856:	9307      	str	r3, [sp, #28]
 8002858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800285c:	931a      	str	r3, [sp, #104]	; 0x68
 800285e:	4654      	mov	r4, sl
 8002860:	2205      	movs	r2, #5
 8002862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002866:	4858      	ldr	r0, [pc, #352]	; (80029c8 <_vfiprintf_r+0x24c>)
 8002868:	f7fd fcc2 	bl	80001f0 <memchr>
 800286c:	9a04      	ldr	r2, [sp, #16]
 800286e:	b9d8      	cbnz	r0, 80028a8 <_vfiprintf_r+0x12c>
 8002870:	06d1      	lsls	r1, r2, #27
 8002872:	bf44      	itt	mi
 8002874:	2320      	movmi	r3, #32
 8002876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800287a:	0713      	lsls	r3, r2, #28
 800287c:	bf44      	itt	mi
 800287e:	232b      	movmi	r3, #43	; 0x2b
 8002880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002884:	f89a 3000 	ldrb.w	r3, [sl]
 8002888:	2b2a      	cmp	r3, #42	; 0x2a
 800288a:	d015      	beq.n	80028b8 <_vfiprintf_r+0x13c>
 800288c:	9a07      	ldr	r2, [sp, #28]
 800288e:	4654      	mov	r4, sl
 8002890:	2000      	movs	r0, #0
 8002892:	f04f 0c0a 	mov.w	ip, #10
 8002896:	4621      	mov	r1, r4
 8002898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800289c:	3b30      	subs	r3, #48	; 0x30
 800289e:	2b09      	cmp	r3, #9
 80028a0:	d94e      	bls.n	8002940 <_vfiprintf_r+0x1c4>
 80028a2:	b1b0      	cbz	r0, 80028d2 <_vfiprintf_r+0x156>
 80028a4:	9207      	str	r2, [sp, #28]
 80028a6:	e014      	b.n	80028d2 <_vfiprintf_r+0x156>
 80028a8:	eba0 0308 	sub.w	r3, r0, r8
 80028ac:	fa09 f303 	lsl.w	r3, r9, r3
 80028b0:	4313      	orrs	r3, r2
 80028b2:	9304      	str	r3, [sp, #16]
 80028b4:	46a2      	mov	sl, r4
 80028b6:	e7d2      	b.n	800285e <_vfiprintf_r+0xe2>
 80028b8:	9b03      	ldr	r3, [sp, #12]
 80028ba:	1d19      	adds	r1, r3, #4
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	9103      	str	r1, [sp, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bfbb      	ittet	lt
 80028c4:	425b      	neglt	r3, r3
 80028c6:	f042 0202 	orrlt.w	r2, r2, #2
 80028ca:	9307      	strge	r3, [sp, #28]
 80028cc:	9307      	strlt	r3, [sp, #28]
 80028ce:	bfb8      	it	lt
 80028d0:	9204      	strlt	r2, [sp, #16]
 80028d2:	7823      	ldrb	r3, [r4, #0]
 80028d4:	2b2e      	cmp	r3, #46	; 0x2e
 80028d6:	d10c      	bne.n	80028f2 <_vfiprintf_r+0x176>
 80028d8:	7863      	ldrb	r3, [r4, #1]
 80028da:	2b2a      	cmp	r3, #42	; 0x2a
 80028dc:	d135      	bne.n	800294a <_vfiprintf_r+0x1ce>
 80028de:	9b03      	ldr	r3, [sp, #12]
 80028e0:	1d1a      	adds	r2, r3, #4
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	9203      	str	r2, [sp, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bfb8      	it	lt
 80028ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80028ee:	3402      	adds	r4, #2
 80028f0:	9305      	str	r3, [sp, #20]
 80028f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80029d8 <_vfiprintf_r+0x25c>
 80028f6:	7821      	ldrb	r1, [r4, #0]
 80028f8:	2203      	movs	r2, #3
 80028fa:	4650      	mov	r0, sl
 80028fc:	f7fd fc78 	bl	80001f0 <memchr>
 8002900:	b140      	cbz	r0, 8002914 <_vfiprintf_r+0x198>
 8002902:	2340      	movs	r3, #64	; 0x40
 8002904:	eba0 000a 	sub.w	r0, r0, sl
 8002908:	fa03 f000 	lsl.w	r0, r3, r0
 800290c:	9b04      	ldr	r3, [sp, #16]
 800290e:	4303      	orrs	r3, r0
 8002910:	3401      	adds	r4, #1
 8002912:	9304      	str	r3, [sp, #16]
 8002914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002918:	482c      	ldr	r0, [pc, #176]	; (80029cc <_vfiprintf_r+0x250>)
 800291a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800291e:	2206      	movs	r2, #6
 8002920:	f7fd fc66 	bl	80001f0 <memchr>
 8002924:	2800      	cmp	r0, #0
 8002926:	d03f      	beq.n	80029a8 <_vfiprintf_r+0x22c>
 8002928:	4b29      	ldr	r3, [pc, #164]	; (80029d0 <_vfiprintf_r+0x254>)
 800292a:	bb1b      	cbnz	r3, 8002974 <_vfiprintf_r+0x1f8>
 800292c:	9b03      	ldr	r3, [sp, #12]
 800292e:	3307      	adds	r3, #7
 8002930:	f023 0307 	bic.w	r3, r3, #7
 8002934:	3308      	adds	r3, #8
 8002936:	9303      	str	r3, [sp, #12]
 8002938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800293a:	443b      	add	r3, r7
 800293c:	9309      	str	r3, [sp, #36]	; 0x24
 800293e:	e767      	b.n	8002810 <_vfiprintf_r+0x94>
 8002940:	fb0c 3202 	mla	r2, ip, r2, r3
 8002944:	460c      	mov	r4, r1
 8002946:	2001      	movs	r0, #1
 8002948:	e7a5      	b.n	8002896 <_vfiprintf_r+0x11a>
 800294a:	2300      	movs	r3, #0
 800294c:	3401      	adds	r4, #1
 800294e:	9305      	str	r3, [sp, #20]
 8002950:	4619      	mov	r1, r3
 8002952:	f04f 0c0a 	mov.w	ip, #10
 8002956:	4620      	mov	r0, r4
 8002958:	f810 2b01 	ldrb.w	r2, [r0], #1
 800295c:	3a30      	subs	r2, #48	; 0x30
 800295e:	2a09      	cmp	r2, #9
 8002960:	d903      	bls.n	800296a <_vfiprintf_r+0x1ee>
 8002962:	2b00      	cmp	r3, #0
 8002964:	d0c5      	beq.n	80028f2 <_vfiprintf_r+0x176>
 8002966:	9105      	str	r1, [sp, #20]
 8002968:	e7c3      	b.n	80028f2 <_vfiprintf_r+0x176>
 800296a:	fb0c 2101 	mla	r1, ip, r1, r2
 800296e:	4604      	mov	r4, r0
 8002970:	2301      	movs	r3, #1
 8002972:	e7f0      	b.n	8002956 <_vfiprintf_r+0x1da>
 8002974:	ab03      	add	r3, sp, #12
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	462a      	mov	r2, r5
 800297a:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <_vfiprintf_r+0x258>)
 800297c:	a904      	add	r1, sp, #16
 800297e:	4630      	mov	r0, r6
 8002980:	f3af 8000 	nop.w
 8002984:	4607      	mov	r7, r0
 8002986:	1c78      	adds	r0, r7, #1
 8002988:	d1d6      	bne.n	8002938 <_vfiprintf_r+0x1bc>
 800298a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800298c:	07d9      	lsls	r1, r3, #31
 800298e:	d405      	bmi.n	800299c <_vfiprintf_r+0x220>
 8002990:	89ab      	ldrh	r3, [r5, #12]
 8002992:	059a      	lsls	r2, r3, #22
 8002994:	d402      	bmi.n	800299c <_vfiprintf_r+0x220>
 8002996:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002998:	f7ff fe31 	bl	80025fe <__retarget_lock_release_recursive>
 800299c:	89ab      	ldrh	r3, [r5, #12]
 800299e:	065b      	lsls	r3, r3, #25
 80029a0:	f53f af12 	bmi.w	80027c8 <_vfiprintf_r+0x4c>
 80029a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029a6:	e711      	b.n	80027cc <_vfiprintf_r+0x50>
 80029a8:	ab03      	add	r3, sp, #12
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	462a      	mov	r2, r5
 80029ae:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <_vfiprintf_r+0x258>)
 80029b0:	a904      	add	r1, sp, #16
 80029b2:	4630      	mov	r0, r6
 80029b4:	f000 f880 	bl	8002ab8 <_printf_i>
 80029b8:	e7e4      	b.n	8002984 <_vfiprintf_r+0x208>
 80029ba:	bf00      	nop
 80029bc:	08003444 	.word	0x08003444
 80029c0:	08003464 	.word	0x08003464
 80029c4:	08003424 	.word	0x08003424
 80029c8:	08003484 	.word	0x08003484
 80029cc:	0800348e 	.word	0x0800348e
 80029d0:	00000000 	.word	0x00000000
 80029d4:	08002757 	.word	0x08002757
 80029d8:	0800348a 	.word	0x0800348a

080029dc <_printf_common>:
 80029dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029e0:	4616      	mov	r6, r2
 80029e2:	4699      	mov	r9, r3
 80029e4:	688a      	ldr	r2, [r1, #8]
 80029e6:	690b      	ldr	r3, [r1, #16]
 80029e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029ec:	4293      	cmp	r3, r2
 80029ee:	bfb8      	it	lt
 80029f0:	4613      	movlt	r3, r2
 80029f2:	6033      	str	r3, [r6, #0]
 80029f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029f8:	4607      	mov	r7, r0
 80029fa:	460c      	mov	r4, r1
 80029fc:	b10a      	cbz	r2, 8002a02 <_printf_common+0x26>
 80029fe:	3301      	adds	r3, #1
 8002a00:	6033      	str	r3, [r6, #0]
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	0699      	lsls	r1, r3, #26
 8002a06:	bf42      	ittt	mi
 8002a08:	6833      	ldrmi	r3, [r6, #0]
 8002a0a:	3302      	addmi	r3, #2
 8002a0c:	6033      	strmi	r3, [r6, #0]
 8002a0e:	6825      	ldr	r5, [r4, #0]
 8002a10:	f015 0506 	ands.w	r5, r5, #6
 8002a14:	d106      	bne.n	8002a24 <_printf_common+0x48>
 8002a16:	f104 0a19 	add.w	sl, r4, #25
 8002a1a:	68e3      	ldr	r3, [r4, #12]
 8002a1c:	6832      	ldr	r2, [r6, #0]
 8002a1e:	1a9b      	subs	r3, r3, r2
 8002a20:	42ab      	cmp	r3, r5
 8002a22:	dc26      	bgt.n	8002a72 <_printf_common+0x96>
 8002a24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a28:	1e13      	subs	r3, r2, #0
 8002a2a:	6822      	ldr	r2, [r4, #0]
 8002a2c:	bf18      	it	ne
 8002a2e:	2301      	movne	r3, #1
 8002a30:	0692      	lsls	r2, r2, #26
 8002a32:	d42b      	bmi.n	8002a8c <_printf_common+0xb0>
 8002a34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a38:	4649      	mov	r1, r9
 8002a3a:	4638      	mov	r0, r7
 8002a3c:	47c0      	blx	r8
 8002a3e:	3001      	adds	r0, #1
 8002a40:	d01e      	beq.n	8002a80 <_printf_common+0xa4>
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	68e5      	ldr	r5, [r4, #12]
 8002a46:	6832      	ldr	r2, [r6, #0]
 8002a48:	f003 0306 	and.w	r3, r3, #6
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	bf08      	it	eq
 8002a50:	1aad      	subeq	r5, r5, r2
 8002a52:	68a3      	ldr	r3, [r4, #8]
 8002a54:	6922      	ldr	r2, [r4, #16]
 8002a56:	bf0c      	ite	eq
 8002a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a5c:	2500      	movne	r5, #0
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	bfc4      	itt	gt
 8002a62:	1a9b      	subgt	r3, r3, r2
 8002a64:	18ed      	addgt	r5, r5, r3
 8002a66:	2600      	movs	r6, #0
 8002a68:	341a      	adds	r4, #26
 8002a6a:	42b5      	cmp	r5, r6
 8002a6c:	d11a      	bne.n	8002aa4 <_printf_common+0xc8>
 8002a6e:	2000      	movs	r0, #0
 8002a70:	e008      	b.n	8002a84 <_printf_common+0xa8>
 8002a72:	2301      	movs	r3, #1
 8002a74:	4652      	mov	r2, sl
 8002a76:	4649      	mov	r1, r9
 8002a78:	4638      	mov	r0, r7
 8002a7a:	47c0      	blx	r8
 8002a7c:	3001      	adds	r0, #1
 8002a7e:	d103      	bne.n	8002a88 <_printf_common+0xac>
 8002a80:	f04f 30ff 	mov.w	r0, #4294967295
 8002a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a88:	3501      	adds	r5, #1
 8002a8a:	e7c6      	b.n	8002a1a <_printf_common+0x3e>
 8002a8c:	18e1      	adds	r1, r4, r3
 8002a8e:	1c5a      	adds	r2, r3, #1
 8002a90:	2030      	movs	r0, #48	; 0x30
 8002a92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a96:	4422      	add	r2, r4
 8002a98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002aa0:	3302      	adds	r3, #2
 8002aa2:	e7c7      	b.n	8002a34 <_printf_common+0x58>
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	4622      	mov	r2, r4
 8002aa8:	4649      	mov	r1, r9
 8002aaa:	4638      	mov	r0, r7
 8002aac:	47c0      	blx	r8
 8002aae:	3001      	adds	r0, #1
 8002ab0:	d0e6      	beq.n	8002a80 <_printf_common+0xa4>
 8002ab2:	3601      	adds	r6, #1
 8002ab4:	e7d9      	b.n	8002a6a <_printf_common+0x8e>
	...

08002ab8 <_printf_i>:
 8002ab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002abc:	7e0f      	ldrb	r7, [r1, #24]
 8002abe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ac0:	2f78      	cmp	r7, #120	; 0x78
 8002ac2:	4691      	mov	r9, r2
 8002ac4:	4680      	mov	r8, r0
 8002ac6:	460c      	mov	r4, r1
 8002ac8:	469a      	mov	sl, r3
 8002aca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002ace:	d807      	bhi.n	8002ae0 <_printf_i+0x28>
 8002ad0:	2f62      	cmp	r7, #98	; 0x62
 8002ad2:	d80a      	bhi.n	8002aea <_printf_i+0x32>
 8002ad4:	2f00      	cmp	r7, #0
 8002ad6:	f000 80d8 	beq.w	8002c8a <_printf_i+0x1d2>
 8002ada:	2f58      	cmp	r7, #88	; 0x58
 8002adc:	f000 80a3 	beq.w	8002c26 <_printf_i+0x16e>
 8002ae0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ae4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ae8:	e03a      	b.n	8002b60 <_printf_i+0xa8>
 8002aea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aee:	2b15      	cmp	r3, #21
 8002af0:	d8f6      	bhi.n	8002ae0 <_printf_i+0x28>
 8002af2:	a101      	add	r1, pc, #4	; (adr r1, 8002af8 <_printf_i+0x40>)
 8002af4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002af8:	08002b51 	.word	0x08002b51
 8002afc:	08002b65 	.word	0x08002b65
 8002b00:	08002ae1 	.word	0x08002ae1
 8002b04:	08002ae1 	.word	0x08002ae1
 8002b08:	08002ae1 	.word	0x08002ae1
 8002b0c:	08002ae1 	.word	0x08002ae1
 8002b10:	08002b65 	.word	0x08002b65
 8002b14:	08002ae1 	.word	0x08002ae1
 8002b18:	08002ae1 	.word	0x08002ae1
 8002b1c:	08002ae1 	.word	0x08002ae1
 8002b20:	08002ae1 	.word	0x08002ae1
 8002b24:	08002c71 	.word	0x08002c71
 8002b28:	08002b95 	.word	0x08002b95
 8002b2c:	08002c53 	.word	0x08002c53
 8002b30:	08002ae1 	.word	0x08002ae1
 8002b34:	08002ae1 	.word	0x08002ae1
 8002b38:	08002c93 	.word	0x08002c93
 8002b3c:	08002ae1 	.word	0x08002ae1
 8002b40:	08002b95 	.word	0x08002b95
 8002b44:	08002ae1 	.word	0x08002ae1
 8002b48:	08002ae1 	.word	0x08002ae1
 8002b4c:	08002c5b 	.word	0x08002c5b
 8002b50:	682b      	ldr	r3, [r5, #0]
 8002b52:	1d1a      	adds	r2, r3, #4
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	602a      	str	r2, [r5, #0]
 8002b58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0a3      	b.n	8002cac <_printf_i+0x1f4>
 8002b64:	6820      	ldr	r0, [r4, #0]
 8002b66:	6829      	ldr	r1, [r5, #0]
 8002b68:	0606      	lsls	r6, r0, #24
 8002b6a:	f101 0304 	add.w	r3, r1, #4
 8002b6e:	d50a      	bpl.n	8002b86 <_printf_i+0xce>
 8002b70:	680e      	ldr	r6, [r1, #0]
 8002b72:	602b      	str	r3, [r5, #0]
 8002b74:	2e00      	cmp	r6, #0
 8002b76:	da03      	bge.n	8002b80 <_printf_i+0xc8>
 8002b78:	232d      	movs	r3, #45	; 0x2d
 8002b7a:	4276      	negs	r6, r6
 8002b7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b80:	485e      	ldr	r0, [pc, #376]	; (8002cfc <_printf_i+0x244>)
 8002b82:	230a      	movs	r3, #10
 8002b84:	e019      	b.n	8002bba <_printf_i+0x102>
 8002b86:	680e      	ldr	r6, [r1, #0]
 8002b88:	602b      	str	r3, [r5, #0]
 8002b8a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b8e:	bf18      	it	ne
 8002b90:	b236      	sxthne	r6, r6
 8002b92:	e7ef      	b.n	8002b74 <_printf_i+0xbc>
 8002b94:	682b      	ldr	r3, [r5, #0]
 8002b96:	6820      	ldr	r0, [r4, #0]
 8002b98:	1d19      	adds	r1, r3, #4
 8002b9a:	6029      	str	r1, [r5, #0]
 8002b9c:	0601      	lsls	r1, r0, #24
 8002b9e:	d501      	bpl.n	8002ba4 <_printf_i+0xec>
 8002ba0:	681e      	ldr	r6, [r3, #0]
 8002ba2:	e002      	b.n	8002baa <_printf_i+0xf2>
 8002ba4:	0646      	lsls	r6, r0, #25
 8002ba6:	d5fb      	bpl.n	8002ba0 <_printf_i+0xe8>
 8002ba8:	881e      	ldrh	r6, [r3, #0]
 8002baa:	4854      	ldr	r0, [pc, #336]	; (8002cfc <_printf_i+0x244>)
 8002bac:	2f6f      	cmp	r7, #111	; 0x6f
 8002bae:	bf0c      	ite	eq
 8002bb0:	2308      	moveq	r3, #8
 8002bb2:	230a      	movne	r3, #10
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002bba:	6865      	ldr	r5, [r4, #4]
 8002bbc:	60a5      	str	r5, [r4, #8]
 8002bbe:	2d00      	cmp	r5, #0
 8002bc0:	bfa2      	ittt	ge
 8002bc2:	6821      	ldrge	r1, [r4, #0]
 8002bc4:	f021 0104 	bicge.w	r1, r1, #4
 8002bc8:	6021      	strge	r1, [r4, #0]
 8002bca:	b90e      	cbnz	r6, 8002bd0 <_printf_i+0x118>
 8002bcc:	2d00      	cmp	r5, #0
 8002bce:	d04d      	beq.n	8002c6c <_printf_i+0x1b4>
 8002bd0:	4615      	mov	r5, r2
 8002bd2:	fbb6 f1f3 	udiv	r1, r6, r3
 8002bd6:	fb03 6711 	mls	r7, r3, r1, r6
 8002bda:	5dc7      	ldrb	r7, [r0, r7]
 8002bdc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002be0:	4637      	mov	r7, r6
 8002be2:	42bb      	cmp	r3, r7
 8002be4:	460e      	mov	r6, r1
 8002be6:	d9f4      	bls.n	8002bd2 <_printf_i+0x11a>
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d10b      	bne.n	8002c04 <_printf_i+0x14c>
 8002bec:	6823      	ldr	r3, [r4, #0]
 8002bee:	07de      	lsls	r6, r3, #31
 8002bf0:	d508      	bpl.n	8002c04 <_printf_i+0x14c>
 8002bf2:	6923      	ldr	r3, [r4, #16]
 8002bf4:	6861      	ldr	r1, [r4, #4]
 8002bf6:	4299      	cmp	r1, r3
 8002bf8:	bfde      	ittt	le
 8002bfa:	2330      	movle	r3, #48	; 0x30
 8002bfc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c00:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c04:	1b52      	subs	r2, r2, r5
 8002c06:	6122      	str	r2, [r4, #16]
 8002c08:	f8cd a000 	str.w	sl, [sp]
 8002c0c:	464b      	mov	r3, r9
 8002c0e:	aa03      	add	r2, sp, #12
 8002c10:	4621      	mov	r1, r4
 8002c12:	4640      	mov	r0, r8
 8002c14:	f7ff fee2 	bl	80029dc <_printf_common>
 8002c18:	3001      	adds	r0, #1
 8002c1a:	d14c      	bne.n	8002cb6 <_printf_i+0x1fe>
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	b004      	add	sp, #16
 8002c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c26:	4835      	ldr	r0, [pc, #212]	; (8002cfc <_printf_i+0x244>)
 8002c28:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002c2c:	6829      	ldr	r1, [r5, #0]
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c34:	6029      	str	r1, [r5, #0]
 8002c36:	061d      	lsls	r5, r3, #24
 8002c38:	d514      	bpl.n	8002c64 <_printf_i+0x1ac>
 8002c3a:	07df      	lsls	r7, r3, #31
 8002c3c:	bf44      	itt	mi
 8002c3e:	f043 0320 	orrmi.w	r3, r3, #32
 8002c42:	6023      	strmi	r3, [r4, #0]
 8002c44:	b91e      	cbnz	r6, 8002c4e <_printf_i+0x196>
 8002c46:	6823      	ldr	r3, [r4, #0]
 8002c48:	f023 0320 	bic.w	r3, r3, #32
 8002c4c:	6023      	str	r3, [r4, #0]
 8002c4e:	2310      	movs	r3, #16
 8002c50:	e7b0      	b.n	8002bb4 <_printf_i+0xfc>
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f043 0320 	orr.w	r3, r3, #32
 8002c58:	6023      	str	r3, [r4, #0]
 8002c5a:	2378      	movs	r3, #120	; 0x78
 8002c5c:	4828      	ldr	r0, [pc, #160]	; (8002d00 <_printf_i+0x248>)
 8002c5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c62:	e7e3      	b.n	8002c2c <_printf_i+0x174>
 8002c64:	0659      	lsls	r1, r3, #25
 8002c66:	bf48      	it	mi
 8002c68:	b2b6      	uxthmi	r6, r6
 8002c6a:	e7e6      	b.n	8002c3a <_printf_i+0x182>
 8002c6c:	4615      	mov	r5, r2
 8002c6e:	e7bb      	b.n	8002be8 <_printf_i+0x130>
 8002c70:	682b      	ldr	r3, [r5, #0]
 8002c72:	6826      	ldr	r6, [r4, #0]
 8002c74:	6961      	ldr	r1, [r4, #20]
 8002c76:	1d18      	adds	r0, r3, #4
 8002c78:	6028      	str	r0, [r5, #0]
 8002c7a:	0635      	lsls	r5, r6, #24
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	d501      	bpl.n	8002c84 <_printf_i+0x1cc>
 8002c80:	6019      	str	r1, [r3, #0]
 8002c82:	e002      	b.n	8002c8a <_printf_i+0x1d2>
 8002c84:	0670      	lsls	r0, r6, #25
 8002c86:	d5fb      	bpl.n	8002c80 <_printf_i+0x1c8>
 8002c88:	8019      	strh	r1, [r3, #0]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	6123      	str	r3, [r4, #16]
 8002c8e:	4615      	mov	r5, r2
 8002c90:	e7ba      	b.n	8002c08 <_printf_i+0x150>
 8002c92:	682b      	ldr	r3, [r5, #0]
 8002c94:	1d1a      	adds	r2, r3, #4
 8002c96:	602a      	str	r2, [r5, #0]
 8002c98:	681d      	ldr	r5, [r3, #0]
 8002c9a:	6862      	ldr	r2, [r4, #4]
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	f7fd faa6 	bl	80001f0 <memchr>
 8002ca4:	b108      	cbz	r0, 8002caa <_printf_i+0x1f2>
 8002ca6:	1b40      	subs	r0, r0, r5
 8002ca8:	6060      	str	r0, [r4, #4]
 8002caa:	6863      	ldr	r3, [r4, #4]
 8002cac:	6123      	str	r3, [r4, #16]
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cb4:	e7a8      	b.n	8002c08 <_printf_i+0x150>
 8002cb6:	6923      	ldr	r3, [r4, #16]
 8002cb8:	462a      	mov	r2, r5
 8002cba:	4649      	mov	r1, r9
 8002cbc:	4640      	mov	r0, r8
 8002cbe:	47d0      	blx	sl
 8002cc0:	3001      	adds	r0, #1
 8002cc2:	d0ab      	beq.n	8002c1c <_printf_i+0x164>
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	079b      	lsls	r3, r3, #30
 8002cc8:	d413      	bmi.n	8002cf2 <_printf_i+0x23a>
 8002cca:	68e0      	ldr	r0, [r4, #12]
 8002ccc:	9b03      	ldr	r3, [sp, #12]
 8002cce:	4298      	cmp	r0, r3
 8002cd0:	bfb8      	it	lt
 8002cd2:	4618      	movlt	r0, r3
 8002cd4:	e7a4      	b.n	8002c20 <_printf_i+0x168>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	4632      	mov	r2, r6
 8002cda:	4649      	mov	r1, r9
 8002cdc:	4640      	mov	r0, r8
 8002cde:	47d0      	blx	sl
 8002ce0:	3001      	adds	r0, #1
 8002ce2:	d09b      	beq.n	8002c1c <_printf_i+0x164>
 8002ce4:	3501      	adds	r5, #1
 8002ce6:	68e3      	ldr	r3, [r4, #12]
 8002ce8:	9903      	ldr	r1, [sp, #12]
 8002cea:	1a5b      	subs	r3, r3, r1
 8002cec:	42ab      	cmp	r3, r5
 8002cee:	dcf2      	bgt.n	8002cd6 <_printf_i+0x21e>
 8002cf0:	e7eb      	b.n	8002cca <_printf_i+0x212>
 8002cf2:	2500      	movs	r5, #0
 8002cf4:	f104 0619 	add.w	r6, r4, #25
 8002cf8:	e7f5      	b.n	8002ce6 <_printf_i+0x22e>
 8002cfa:	bf00      	nop
 8002cfc:	08003495 	.word	0x08003495
 8002d00:	080034a6 	.word	0x080034a6

08002d04 <_sbrk_r>:
 8002d04:	b538      	push	{r3, r4, r5, lr}
 8002d06:	4d06      	ldr	r5, [pc, #24]	; (8002d20 <_sbrk_r+0x1c>)
 8002d08:	2300      	movs	r3, #0
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	4608      	mov	r0, r1
 8002d0e:	602b      	str	r3, [r5, #0]
 8002d10:	f7fd fdf0 	bl	80008f4 <_sbrk>
 8002d14:	1c43      	adds	r3, r0, #1
 8002d16:	d102      	bne.n	8002d1e <_sbrk_r+0x1a>
 8002d18:	682b      	ldr	r3, [r5, #0]
 8002d1a:	b103      	cbz	r3, 8002d1e <_sbrk_r+0x1a>
 8002d1c:	6023      	str	r3, [r4, #0]
 8002d1e:	bd38      	pop	{r3, r4, r5, pc}
 8002d20:	200000f0 	.word	0x200000f0

08002d24 <__sread>:
 8002d24:	b510      	push	{r4, lr}
 8002d26:	460c      	mov	r4, r1
 8002d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d2c:	f000 fab2 	bl	8003294 <_read_r>
 8002d30:	2800      	cmp	r0, #0
 8002d32:	bfab      	itete	ge
 8002d34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002d36:	89a3      	ldrhlt	r3, [r4, #12]
 8002d38:	181b      	addge	r3, r3, r0
 8002d3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002d3e:	bfac      	ite	ge
 8002d40:	6563      	strge	r3, [r4, #84]	; 0x54
 8002d42:	81a3      	strhlt	r3, [r4, #12]
 8002d44:	bd10      	pop	{r4, pc}

08002d46 <__swrite>:
 8002d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d4a:	461f      	mov	r7, r3
 8002d4c:	898b      	ldrh	r3, [r1, #12]
 8002d4e:	05db      	lsls	r3, r3, #23
 8002d50:	4605      	mov	r5, r0
 8002d52:	460c      	mov	r4, r1
 8002d54:	4616      	mov	r6, r2
 8002d56:	d505      	bpl.n	8002d64 <__swrite+0x1e>
 8002d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f000 f9c8 	bl	80030f4 <_lseek_r>
 8002d64:	89a3      	ldrh	r3, [r4, #12]
 8002d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d6e:	81a3      	strh	r3, [r4, #12]
 8002d70:	4632      	mov	r2, r6
 8002d72:	463b      	mov	r3, r7
 8002d74:	4628      	mov	r0, r5
 8002d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d7a:	f000 b869 	b.w	8002e50 <_write_r>

08002d7e <__sseek>:
 8002d7e:	b510      	push	{r4, lr}
 8002d80:	460c      	mov	r4, r1
 8002d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d86:	f000 f9b5 	bl	80030f4 <_lseek_r>
 8002d8a:	1c43      	adds	r3, r0, #1
 8002d8c:	89a3      	ldrh	r3, [r4, #12]
 8002d8e:	bf15      	itete	ne
 8002d90:	6560      	strne	r0, [r4, #84]	; 0x54
 8002d92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002d96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002d9a:	81a3      	strheq	r3, [r4, #12]
 8002d9c:	bf18      	it	ne
 8002d9e:	81a3      	strhne	r3, [r4, #12]
 8002da0:	bd10      	pop	{r4, pc}

08002da2 <__sclose>:
 8002da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002da6:	f000 b8d3 	b.w	8002f50 <_close_r>
	...

08002dac <__swbuf_r>:
 8002dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dae:	460e      	mov	r6, r1
 8002db0:	4614      	mov	r4, r2
 8002db2:	4605      	mov	r5, r0
 8002db4:	b118      	cbz	r0, 8002dbe <__swbuf_r+0x12>
 8002db6:	6983      	ldr	r3, [r0, #24]
 8002db8:	b90b      	cbnz	r3, 8002dbe <__swbuf_r+0x12>
 8002dba:	f7ff fb81 	bl	80024c0 <__sinit>
 8002dbe:	4b21      	ldr	r3, [pc, #132]	; (8002e44 <__swbuf_r+0x98>)
 8002dc0:	429c      	cmp	r4, r3
 8002dc2:	d12b      	bne.n	8002e1c <__swbuf_r+0x70>
 8002dc4:	686c      	ldr	r4, [r5, #4]
 8002dc6:	69a3      	ldr	r3, [r4, #24]
 8002dc8:	60a3      	str	r3, [r4, #8]
 8002dca:	89a3      	ldrh	r3, [r4, #12]
 8002dcc:	071a      	lsls	r2, r3, #28
 8002dce:	d52f      	bpl.n	8002e30 <__swbuf_r+0x84>
 8002dd0:	6923      	ldr	r3, [r4, #16]
 8002dd2:	b36b      	cbz	r3, 8002e30 <__swbuf_r+0x84>
 8002dd4:	6923      	ldr	r3, [r4, #16]
 8002dd6:	6820      	ldr	r0, [r4, #0]
 8002dd8:	1ac0      	subs	r0, r0, r3
 8002dda:	6963      	ldr	r3, [r4, #20]
 8002ddc:	b2f6      	uxtb	r6, r6
 8002dde:	4283      	cmp	r3, r0
 8002de0:	4637      	mov	r7, r6
 8002de2:	dc04      	bgt.n	8002dee <__swbuf_r+0x42>
 8002de4:	4621      	mov	r1, r4
 8002de6:	4628      	mov	r0, r5
 8002de8:	f000 f948 	bl	800307c <_fflush_r>
 8002dec:	bb30      	cbnz	r0, 8002e3c <__swbuf_r+0x90>
 8002dee:	68a3      	ldr	r3, [r4, #8]
 8002df0:	3b01      	subs	r3, #1
 8002df2:	60a3      	str	r3, [r4, #8]
 8002df4:	6823      	ldr	r3, [r4, #0]
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	6022      	str	r2, [r4, #0]
 8002dfa:	701e      	strb	r6, [r3, #0]
 8002dfc:	6963      	ldr	r3, [r4, #20]
 8002dfe:	3001      	adds	r0, #1
 8002e00:	4283      	cmp	r3, r0
 8002e02:	d004      	beq.n	8002e0e <__swbuf_r+0x62>
 8002e04:	89a3      	ldrh	r3, [r4, #12]
 8002e06:	07db      	lsls	r3, r3, #31
 8002e08:	d506      	bpl.n	8002e18 <__swbuf_r+0x6c>
 8002e0a:	2e0a      	cmp	r6, #10
 8002e0c:	d104      	bne.n	8002e18 <__swbuf_r+0x6c>
 8002e0e:	4621      	mov	r1, r4
 8002e10:	4628      	mov	r0, r5
 8002e12:	f000 f933 	bl	800307c <_fflush_r>
 8002e16:	b988      	cbnz	r0, 8002e3c <__swbuf_r+0x90>
 8002e18:	4638      	mov	r0, r7
 8002e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e1c:	4b0a      	ldr	r3, [pc, #40]	; (8002e48 <__swbuf_r+0x9c>)
 8002e1e:	429c      	cmp	r4, r3
 8002e20:	d101      	bne.n	8002e26 <__swbuf_r+0x7a>
 8002e22:	68ac      	ldr	r4, [r5, #8]
 8002e24:	e7cf      	b.n	8002dc6 <__swbuf_r+0x1a>
 8002e26:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <__swbuf_r+0xa0>)
 8002e28:	429c      	cmp	r4, r3
 8002e2a:	bf08      	it	eq
 8002e2c:	68ec      	ldreq	r4, [r5, #12]
 8002e2e:	e7ca      	b.n	8002dc6 <__swbuf_r+0x1a>
 8002e30:	4621      	mov	r1, r4
 8002e32:	4628      	mov	r0, r5
 8002e34:	f000 f81e 	bl	8002e74 <__swsetup_r>
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d0cb      	beq.n	8002dd4 <__swbuf_r+0x28>
 8002e3c:	f04f 37ff 	mov.w	r7, #4294967295
 8002e40:	e7ea      	b.n	8002e18 <__swbuf_r+0x6c>
 8002e42:	bf00      	nop
 8002e44:	08003444 	.word	0x08003444
 8002e48:	08003464 	.word	0x08003464
 8002e4c:	08003424 	.word	0x08003424

08002e50 <_write_r>:
 8002e50:	b538      	push	{r3, r4, r5, lr}
 8002e52:	4d07      	ldr	r5, [pc, #28]	; (8002e70 <_write_r+0x20>)
 8002e54:	4604      	mov	r4, r0
 8002e56:	4608      	mov	r0, r1
 8002e58:	4611      	mov	r1, r2
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	602a      	str	r2, [r5, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f7fd fcf7 	bl	8000852 <_write>
 8002e64:	1c43      	adds	r3, r0, #1
 8002e66:	d102      	bne.n	8002e6e <_write_r+0x1e>
 8002e68:	682b      	ldr	r3, [r5, #0]
 8002e6a:	b103      	cbz	r3, 8002e6e <_write_r+0x1e>
 8002e6c:	6023      	str	r3, [r4, #0]
 8002e6e:	bd38      	pop	{r3, r4, r5, pc}
 8002e70:	200000f0 	.word	0x200000f0

08002e74 <__swsetup_r>:
 8002e74:	4b32      	ldr	r3, [pc, #200]	; (8002f40 <__swsetup_r+0xcc>)
 8002e76:	b570      	push	{r4, r5, r6, lr}
 8002e78:	681d      	ldr	r5, [r3, #0]
 8002e7a:	4606      	mov	r6, r0
 8002e7c:	460c      	mov	r4, r1
 8002e7e:	b125      	cbz	r5, 8002e8a <__swsetup_r+0x16>
 8002e80:	69ab      	ldr	r3, [r5, #24]
 8002e82:	b913      	cbnz	r3, 8002e8a <__swsetup_r+0x16>
 8002e84:	4628      	mov	r0, r5
 8002e86:	f7ff fb1b 	bl	80024c0 <__sinit>
 8002e8a:	4b2e      	ldr	r3, [pc, #184]	; (8002f44 <__swsetup_r+0xd0>)
 8002e8c:	429c      	cmp	r4, r3
 8002e8e:	d10f      	bne.n	8002eb0 <__swsetup_r+0x3c>
 8002e90:	686c      	ldr	r4, [r5, #4]
 8002e92:	89a3      	ldrh	r3, [r4, #12]
 8002e94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e98:	0719      	lsls	r1, r3, #28
 8002e9a:	d42c      	bmi.n	8002ef6 <__swsetup_r+0x82>
 8002e9c:	06dd      	lsls	r5, r3, #27
 8002e9e:	d411      	bmi.n	8002ec4 <__swsetup_r+0x50>
 8002ea0:	2309      	movs	r3, #9
 8002ea2:	6033      	str	r3, [r6, #0]
 8002ea4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002ea8:	81a3      	strh	r3, [r4, #12]
 8002eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8002eae:	e03e      	b.n	8002f2e <__swsetup_r+0xba>
 8002eb0:	4b25      	ldr	r3, [pc, #148]	; (8002f48 <__swsetup_r+0xd4>)
 8002eb2:	429c      	cmp	r4, r3
 8002eb4:	d101      	bne.n	8002eba <__swsetup_r+0x46>
 8002eb6:	68ac      	ldr	r4, [r5, #8]
 8002eb8:	e7eb      	b.n	8002e92 <__swsetup_r+0x1e>
 8002eba:	4b24      	ldr	r3, [pc, #144]	; (8002f4c <__swsetup_r+0xd8>)
 8002ebc:	429c      	cmp	r4, r3
 8002ebe:	bf08      	it	eq
 8002ec0:	68ec      	ldreq	r4, [r5, #12]
 8002ec2:	e7e6      	b.n	8002e92 <__swsetup_r+0x1e>
 8002ec4:	0758      	lsls	r0, r3, #29
 8002ec6:	d512      	bpl.n	8002eee <__swsetup_r+0x7a>
 8002ec8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eca:	b141      	cbz	r1, 8002ede <__swsetup_r+0x6a>
 8002ecc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ed0:	4299      	cmp	r1, r3
 8002ed2:	d002      	beq.n	8002eda <__swsetup_r+0x66>
 8002ed4:	4630      	mov	r0, r6
 8002ed6:	f000 f991 	bl	80031fc <_free_r>
 8002eda:	2300      	movs	r3, #0
 8002edc:	6363      	str	r3, [r4, #52]	; 0x34
 8002ede:	89a3      	ldrh	r3, [r4, #12]
 8002ee0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ee4:	81a3      	strh	r3, [r4, #12]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	6063      	str	r3, [r4, #4]
 8002eea:	6923      	ldr	r3, [r4, #16]
 8002eec:	6023      	str	r3, [r4, #0]
 8002eee:	89a3      	ldrh	r3, [r4, #12]
 8002ef0:	f043 0308 	orr.w	r3, r3, #8
 8002ef4:	81a3      	strh	r3, [r4, #12]
 8002ef6:	6923      	ldr	r3, [r4, #16]
 8002ef8:	b94b      	cbnz	r3, 8002f0e <__swsetup_r+0x9a>
 8002efa:	89a3      	ldrh	r3, [r4, #12]
 8002efc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f04:	d003      	beq.n	8002f0e <__swsetup_r+0x9a>
 8002f06:	4621      	mov	r1, r4
 8002f08:	4630      	mov	r0, r6
 8002f0a:	f000 f92b 	bl	8003164 <__smakebuf_r>
 8002f0e:	89a0      	ldrh	r0, [r4, #12]
 8002f10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f14:	f010 0301 	ands.w	r3, r0, #1
 8002f18:	d00a      	beq.n	8002f30 <__swsetup_r+0xbc>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60a3      	str	r3, [r4, #8]
 8002f1e:	6963      	ldr	r3, [r4, #20]
 8002f20:	425b      	negs	r3, r3
 8002f22:	61a3      	str	r3, [r4, #24]
 8002f24:	6923      	ldr	r3, [r4, #16]
 8002f26:	b943      	cbnz	r3, 8002f3a <__swsetup_r+0xc6>
 8002f28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f2c:	d1ba      	bne.n	8002ea4 <__swsetup_r+0x30>
 8002f2e:	bd70      	pop	{r4, r5, r6, pc}
 8002f30:	0781      	lsls	r1, r0, #30
 8002f32:	bf58      	it	pl
 8002f34:	6963      	ldrpl	r3, [r4, #20]
 8002f36:	60a3      	str	r3, [r4, #8]
 8002f38:	e7f4      	b.n	8002f24 <__swsetup_r+0xb0>
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	e7f7      	b.n	8002f2e <__swsetup_r+0xba>
 8002f3e:	bf00      	nop
 8002f40:	20000018 	.word	0x20000018
 8002f44:	08003444 	.word	0x08003444
 8002f48:	08003464 	.word	0x08003464
 8002f4c:	08003424 	.word	0x08003424

08002f50 <_close_r>:
 8002f50:	b538      	push	{r3, r4, r5, lr}
 8002f52:	4d06      	ldr	r5, [pc, #24]	; (8002f6c <_close_r+0x1c>)
 8002f54:	2300      	movs	r3, #0
 8002f56:	4604      	mov	r4, r0
 8002f58:	4608      	mov	r0, r1
 8002f5a:	602b      	str	r3, [r5, #0]
 8002f5c:	f7fd fc95 	bl	800088a <_close>
 8002f60:	1c43      	adds	r3, r0, #1
 8002f62:	d102      	bne.n	8002f6a <_close_r+0x1a>
 8002f64:	682b      	ldr	r3, [r5, #0]
 8002f66:	b103      	cbz	r3, 8002f6a <_close_r+0x1a>
 8002f68:	6023      	str	r3, [r4, #0]
 8002f6a:	bd38      	pop	{r3, r4, r5, pc}
 8002f6c:	200000f0 	.word	0x200000f0

08002f70 <__sflush_r>:
 8002f70:	898a      	ldrh	r2, [r1, #12]
 8002f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f76:	4605      	mov	r5, r0
 8002f78:	0710      	lsls	r0, r2, #28
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	d458      	bmi.n	8003030 <__sflush_r+0xc0>
 8002f7e:	684b      	ldr	r3, [r1, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	dc05      	bgt.n	8002f90 <__sflush_r+0x20>
 8002f84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	dc02      	bgt.n	8002f90 <__sflush_r+0x20>
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f92:	2e00      	cmp	r6, #0
 8002f94:	d0f9      	beq.n	8002f8a <__sflush_r+0x1a>
 8002f96:	2300      	movs	r3, #0
 8002f98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f9c:	682f      	ldr	r7, [r5, #0]
 8002f9e:	602b      	str	r3, [r5, #0]
 8002fa0:	d032      	beq.n	8003008 <__sflush_r+0x98>
 8002fa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002fa4:	89a3      	ldrh	r3, [r4, #12]
 8002fa6:	075a      	lsls	r2, r3, #29
 8002fa8:	d505      	bpl.n	8002fb6 <__sflush_r+0x46>
 8002faa:	6863      	ldr	r3, [r4, #4]
 8002fac:	1ac0      	subs	r0, r0, r3
 8002fae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002fb0:	b10b      	cbz	r3, 8002fb6 <__sflush_r+0x46>
 8002fb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fb4:	1ac0      	subs	r0, r0, r3
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	4602      	mov	r2, r0
 8002fba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fbc:	6a21      	ldr	r1, [r4, #32]
 8002fbe:	4628      	mov	r0, r5
 8002fc0:	47b0      	blx	r6
 8002fc2:	1c43      	adds	r3, r0, #1
 8002fc4:	89a3      	ldrh	r3, [r4, #12]
 8002fc6:	d106      	bne.n	8002fd6 <__sflush_r+0x66>
 8002fc8:	6829      	ldr	r1, [r5, #0]
 8002fca:	291d      	cmp	r1, #29
 8002fcc:	d82c      	bhi.n	8003028 <__sflush_r+0xb8>
 8002fce:	4a2a      	ldr	r2, [pc, #168]	; (8003078 <__sflush_r+0x108>)
 8002fd0:	40ca      	lsrs	r2, r1
 8002fd2:	07d6      	lsls	r6, r2, #31
 8002fd4:	d528      	bpl.n	8003028 <__sflush_r+0xb8>
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	6062      	str	r2, [r4, #4]
 8002fda:	04d9      	lsls	r1, r3, #19
 8002fdc:	6922      	ldr	r2, [r4, #16]
 8002fde:	6022      	str	r2, [r4, #0]
 8002fe0:	d504      	bpl.n	8002fec <__sflush_r+0x7c>
 8002fe2:	1c42      	adds	r2, r0, #1
 8002fe4:	d101      	bne.n	8002fea <__sflush_r+0x7a>
 8002fe6:	682b      	ldr	r3, [r5, #0]
 8002fe8:	b903      	cbnz	r3, 8002fec <__sflush_r+0x7c>
 8002fea:	6560      	str	r0, [r4, #84]	; 0x54
 8002fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fee:	602f      	str	r7, [r5, #0]
 8002ff0:	2900      	cmp	r1, #0
 8002ff2:	d0ca      	beq.n	8002f8a <__sflush_r+0x1a>
 8002ff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ff8:	4299      	cmp	r1, r3
 8002ffa:	d002      	beq.n	8003002 <__sflush_r+0x92>
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	f000 f8fd 	bl	80031fc <_free_r>
 8003002:	2000      	movs	r0, #0
 8003004:	6360      	str	r0, [r4, #52]	; 0x34
 8003006:	e7c1      	b.n	8002f8c <__sflush_r+0x1c>
 8003008:	6a21      	ldr	r1, [r4, #32]
 800300a:	2301      	movs	r3, #1
 800300c:	4628      	mov	r0, r5
 800300e:	47b0      	blx	r6
 8003010:	1c41      	adds	r1, r0, #1
 8003012:	d1c7      	bne.n	8002fa4 <__sflush_r+0x34>
 8003014:	682b      	ldr	r3, [r5, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0c4      	beq.n	8002fa4 <__sflush_r+0x34>
 800301a:	2b1d      	cmp	r3, #29
 800301c:	d001      	beq.n	8003022 <__sflush_r+0xb2>
 800301e:	2b16      	cmp	r3, #22
 8003020:	d101      	bne.n	8003026 <__sflush_r+0xb6>
 8003022:	602f      	str	r7, [r5, #0]
 8003024:	e7b1      	b.n	8002f8a <__sflush_r+0x1a>
 8003026:	89a3      	ldrh	r3, [r4, #12]
 8003028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800302c:	81a3      	strh	r3, [r4, #12]
 800302e:	e7ad      	b.n	8002f8c <__sflush_r+0x1c>
 8003030:	690f      	ldr	r7, [r1, #16]
 8003032:	2f00      	cmp	r7, #0
 8003034:	d0a9      	beq.n	8002f8a <__sflush_r+0x1a>
 8003036:	0793      	lsls	r3, r2, #30
 8003038:	680e      	ldr	r6, [r1, #0]
 800303a:	bf08      	it	eq
 800303c:	694b      	ldreq	r3, [r1, #20]
 800303e:	600f      	str	r7, [r1, #0]
 8003040:	bf18      	it	ne
 8003042:	2300      	movne	r3, #0
 8003044:	eba6 0807 	sub.w	r8, r6, r7
 8003048:	608b      	str	r3, [r1, #8]
 800304a:	f1b8 0f00 	cmp.w	r8, #0
 800304e:	dd9c      	ble.n	8002f8a <__sflush_r+0x1a>
 8003050:	6a21      	ldr	r1, [r4, #32]
 8003052:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003054:	4643      	mov	r3, r8
 8003056:	463a      	mov	r2, r7
 8003058:	4628      	mov	r0, r5
 800305a:	47b0      	blx	r6
 800305c:	2800      	cmp	r0, #0
 800305e:	dc06      	bgt.n	800306e <__sflush_r+0xfe>
 8003060:	89a3      	ldrh	r3, [r4, #12]
 8003062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003066:	81a3      	strh	r3, [r4, #12]
 8003068:	f04f 30ff 	mov.w	r0, #4294967295
 800306c:	e78e      	b.n	8002f8c <__sflush_r+0x1c>
 800306e:	4407      	add	r7, r0
 8003070:	eba8 0800 	sub.w	r8, r8, r0
 8003074:	e7e9      	b.n	800304a <__sflush_r+0xda>
 8003076:	bf00      	nop
 8003078:	20400001 	.word	0x20400001

0800307c <_fflush_r>:
 800307c:	b538      	push	{r3, r4, r5, lr}
 800307e:	690b      	ldr	r3, [r1, #16]
 8003080:	4605      	mov	r5, r0
 8003082:	460c      	mov	r4, r1
 8003084:	b913      	cbnz	r3, 800308c <_fflush_r+0x10>
 8003086:	2500      	movs	r5, #0
 8003088:	4628      	mov	r0, r5
 800308a:	bd38      	pop	{r3, r4, r5, pc}
 800308c:	b118      	cbz	r0, 8003096 <_fflush_r+0x1a>
 800308e:	6983      	ldr	r3, [r0, #24]
 8003090:	b90b      	cbnz	r3, 8003096 <_fflush_r+0x1a>
 8003092:	f7ff fa15 	bl	80024c0 <__sinit>
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <_fflush_r+0x6c>)
 8003098:	429c      	cmp	r4, r3
 800309a:	d11b      	bne.n	80030d4 <_fflush_r+0x58>
 800309c:	686c      	ldr	r4, [r5, #4]
 800309e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0ef      	beq.n	8003086 <_fflush_r+0xa>
 80030a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030a8:	07d0      	lsls	r0, r2, #31
 80030aa:	d404      	bmi.n	80030b6 <_fflush_r+0x3a>
 80030ac:	0599      	lsls	r1, r3, #22
 80030ae:	d402      	bmi.n	80030b6 <_fflush_r+0x3a>
 80030b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030b2:	f7ff faa3 	bl	80025fc <__retarget_lock_acquire_recursive>
 80030b6:	4628      	mov	r0, r5
 80030b8:	4621      	mov	r1, r4
 80030ba:	f7ff ff59 	bl	8002f70 <__sflush_r>
 80030be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030c0:	07da      	lsls	r2, r3, #31
 80030c2:	4605      	mov	r5, r0
 80030c4:	d4e0      	bmi.n	8003088 <_fflush_r+0xc>
 80030c6:	89a3      	ldrh	r3, [r4, #12]
 80030c8:	059b      	lsls	r3, r3, #22
 80030ca:	d4dd      	bmi.n	8003088 <_fflush_r+0xc>
 80030cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ce:	f7ff fa96 	bl	80025fe <__retarget_lock_release_recursive>
 80030d2:	e7d9      	b.n	8003088 <_fflush_r+0xc>
 80030d4:	4b05      	ldr	r3, [pc, #20]	; (80030ec <_fflush_r+0x70>)
 80030d6:	429c      	cmp	r4, r3
 80030d8:	d101      	bne.n	80030de <_fflush_r+0x62>
 80030da:	68ac      	ldr	r4, [r5, #8]
 80030dc:	e7df      	b.n	800309e <_fflush_r+0x22>
 80030de:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <_fflush_r+0x74>)
 80030e0:	429c      	cmp	r4, r3
 80030e2:	bf08      	it	eq
 80030e4:	68ec      	ldreq	r4, [r5, #12]
 80030e6:	e7da      	b.n	800309e <_fflush_r+0x22>
 80030e8:	08003444 	.word	0x08003444
 80030ec:	08003464 	.word	0x08003464
 80030f0:	08003424 	.word	0x08003424

080030f4 <_lseek_r>:
 80030f4:	b538      	push	{r3, r4, r5, lr}
 80030f6:	4d07      	ldr	r5, [pc, #28]	; (8003114 <_lseek_r+0x20>)
 80030f8:	4604      	mov	r4, r0
 80030fa:	4608      	mov	r0, r1
 80030fc:	4611      	mov	r1, r2
 80030fe:	2200      	movs	r2, #0
 8003100:	602a      	str	r2, [r5, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	f7fd fbe8 	bl	80008d8 <_lseek>
 8003108:	1c43      	adds	r3, r0, #1
 800310a:	d102      	bne.n	8003112 <_lseek_r+0x1e>
 800310c:	682b      	ldr	r3, [r5, #0]
 800310e:	b103      	cbz	r3, 8003112 <_lseek_r+0x1e>
 8003110:	6023      	str	r3, [r4, #0]
 8003112:	bd38      	pop	{r3, r4, r5, pc}
 8003114:	200000f0 	.word	0x200000f0

08003118 <__swhatbuf_r>:
 8003118:	b570      	push	{r4, r5, r6, lr}
 800311a:	460e      	mov	r6, r1
 800311c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003120:	2900      	cmp	r1, #0
 8003122:	b096      	sub	sp, #88	; 0x58
 8003124:	4614      	mov	r4, r2
 8003126:	461d      	mov	r5, r3
 8003128:	da08      	bge.n	800313c <__swhatbuf_r+0x24>
 800312a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	602a      	str	r2, [r5, #0]
 8003132:	061a      	lsls	r2, r3, #24
 8003134:	d410      	bmi.n	8003158 <__swhatbuf_r+0x40>
 8003136:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800313a:	e00e      	b.n	800315a <__swhatbuf_r+0x42>
 800313c:	466a      	mov	r2, sp
 800313e:	f000 f8bb 	bl	80032b8 <_fstat_r>
 8003142:	2800      	cmp	r0, #0
 8003144:	dbf1      	blt.n	800312a <__swhatbuf_r+0x12>
 8003146:	9a01      	ldr	r2, [sp, #4]
 8003148:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800314c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003150:	425a      	negs	r2, r3
 8003152:	415a      	adcs	r2, r3
 8003154:	602a      	str	r2, [r5, #0]
 8003156:	e7ee      	b.n	8003136 <__swhatbuf_r+0x1e>
 8003158:	2340      	movs	r3, #64	; 0x40
 800315a:	2000      	movs	r0, #0
 800315c:	6023      	str	r3, [r4, #0]
 800315e:	b016      	add	sp, #88	; 0x58
 8003160:	bd70      	pop	{r4, r5, r6, pc}
	...

08003164 <__smakebuf_r>:
 8003164:	898b      	ldrh	r3, [r1, #12]
 8003166:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003168:	079d      	lsls	r5, r3, #30
 800316a:	4606      	mov	r6, r0
 800316c:	460c      	mov	r4, r1
 800316e:	d507      	bpl.n	8003180 <__smakebuf_r+0x1c>
 8003170:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003174:	6023      	str	r3, [r4, #0]
 8003176:	6123      	str	r3, [r4, #16]
 8003178:	2301      	movs	r3, #1
 800317a:	6163      	str	r3, [r4, #20]
 800317c:	b002      	add	sp, #8
 800317e:	bd70      	pop	{r4, r5, r6, pc}
 8003180:	ab01      	add	r3, sp, #4
 8003182:	466a      	mov	r2, sp
 8003184:	f7ff ffc8 	bl	8003118 <__swhatbuf_r>
 8003188:	9900      	ldr	r1, [sp, #0]
 800318a:	4605      	mov	r5, r0
 800318c:	4630      	mov	r0, r6
 800318e:	f7ff fa57 	bl	8002640 <_malloc_r>
 8003192:	b948      	cbnz	r0, 80031a8 <__smakebuf_r+0x44>
 8003194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003198:	059a      	lsls	r2, r3, #22
 800319a:	d4ef      	bmi.n	800317c <__smakebuf_r+0x18>
 800319c:	f023 0303 	bic.w	r3, r3, #3
 80031a0:	f043 0302 	orr.w	r3, r3, #2
 80031a4:	81a3      	strh	r3, [r4, #12]
 80031a6:	e7e3      	b.n	8003170 <__smakebuf_r+0xc>
 80031a8:	4b0d      	ldr	r3, [pc, #52]	; (80031e0 <__smakebuf_r+0x7c>)
 80031aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	6020      	str	r0, [r4, #0]
 80031b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031b4:	81a3      	strh	r3, [r4, #12]
 80031b6:	9b00      	ldr	r3, [sp, #0]
 80031b8:	6163      	str	r3, [r4, #20]
 80031ba:	9b01      	ldr	r3, [sp, #4]
 80031bc:	6120      	str	r0, [r4, #16]
 80031be:	b15b      	cbz	r3, 80031d8 <__smakebuf_r+0x74>
 80031c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031c4:	4630      	mov	r0, r6
 80031c6:	f000 f889 	bl	80032dc <_isatty_r>
 80031ca:	b128      	cbz	r0, 80031d8 <__smakebuf_r+0x74>
 80031cc:	89a3      	ldrh	r3, [r4, #12]
 80031ce:	f023 0303 	bic.w	r3, r3, #3
 80031d2:	f043 0301 	orr.w	r3, r3, #1
 80031d6:	81a3      	strh	r3, [r4, #12]
 80031d8:	89a0      	ldrh	r0, [r4, #12]
 80031da:	4305      	orrs	r5, r0
 80031dc:	81a5      	strh	r5, [r4, #12]
 80031de:	e7cd      	b.n	800317c <__smakebuf_r+0x18>
 80031e0:	08002459 	.word	0x08002459

080031e4 <__malloc_lock>:
 80031e4:	4801      	ldr	r0, [pc, #4]	; (80031ec <__malloc_lock+0x8>)
 80031e6:	f7ff ba09 	b.w	80025fc <__retarget_lock_acquire_recursive>
 80031ea:	bf00      	nop
 80031ec:	200000e4 	.word	0x200000e4

080031f0 <__malloc_unlock>:
 80031f0:	4801      	ldr	r0, [pc, #4]	; (80031f8 <__malloc_unlock+0x8>)
 80031f2:	f7ff ba04 	b.w	80025fe <__retarget_lock_release_recursive>
 80031f6:	bf00      	nop
 80031f8:	200000e4 	.word	0x200000e4

080031fc <_free_r>:
 80031fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80031fe:	2900      	cmp	r1, #0
 8003200:	d044      	beq.n	800328c <_free_r+0x90>
 8003202:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003206:	9001      	str	r0, [sp, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	f1a1 0404 	sub.w	r4, r1, #4
 800320e:	bfb8      	it	lt
 8003210:	18e4      	addlt	r4, r4, r3
 8003212:	f7ff ffe7 	bl	80031e4 <__malloc_lock>
 8003216:	4a1e      	ldr	r2, [pc, #120]	; (8003290 <_free_r+0x94>)
 8003218:	9801      	ldr	r0, [sp, #4]
 800321a:	6813      	ldr	r3, [r2, #0]
 800321c:	b933      	cbnz	r3, 800322c <_free_r+0x30>
 800321e:	6063      	str	r3, [r4, #4]
 8003220:	6014      	str	r4, [r2, #0]
 8003222:	b003      	add	sp, #12
 8003224:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003228:	f7ff bfe2 	b.w	80031f0 <__malloc_unlock>
 800322c:	42a3      	cmp	r3, r4
 800322e:	d908      	bls.n	8003242 <_free_r+0x46>
 8003230:	6825      	ldr	r5, [r4, #0]
 8003232:	1961      	adds	r1, r4, r5
 8003234:	428b      	cmp	r3, r1
 8003236:	bf01      	itttt	eq
 8003238:	6819      	ldreq	r1, [r3, #0]
 800323a:	685b      	ldreq	r3, [r3, #4]
 800323c:	1949      	addeq	r1, r1, r5
 800323e:	6021      	streq	r1, [r4, #0]
 8003240:	e7ed      	b.n	800321e <_free_r+0x22>
 8003242:	461a      	mov	r2, r3
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	b10b      	cbz	r3, 800324c <_free_r+0x50>
 8003248:	42a3      	cmp	r3, r4
 800324a:	d9fa      	bls.n	8003242 <_free_r+0x46>
 800324c:	6811      	ldr	r1, [r2, #0]
 800324e:	1855      	adds	r5, r2, r1
 8003250:	42a5      	cmp	r5, r4
 8003252:	d10b      	bne.n	800326c <_free_r+0x70>
 8003254:	6824      	ldr	r4, [r4, #0]
 8003256:	4421      	add	r1, r4
 8003258:	1854      	adds	r4, r2, r1
 800325a:	42a3      	cmp	r3, r4
 800325c:	6011      	str	r1, [r2, #0]
 800325e:	d1e0      	bne.n	8003222 <_free_r+0x26>
 8003260:	681c      	ldr	r4, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	6053      	str	r3, [r2, #4]
 8003266:	4421      	add	r1, r4
 8003268:	6011      	str	r1, [r2, #0]
 800326a:	e7da      	b.n	8003222 <_free_r+0x26>
 800326c:	d902      	bls.n	8003274 <_free_r+0x78>
 800326e:	230c      	movs	r3, #12
 8003270:	6003      	str	r3, [r0, #0]
 8003272:	e7d6      	b.n	8003222 <_free_r+0x26>
 8003274:	6825      	ldr	r5, [r4, #0]
 8003276:	1961      	adds	r1, r4, r5
 8003278:	428b      	cmp	r3, r1
 800327a:	bf04      	itt	eq
 800327c:	6819      	ldreq	r1, [r3, #0]
 800327e:	685b      	ldreq	r3, [r3, #4]
 8003280:	6063      	str	r3, [r4, #4]
 8003282:	bf04      	itt	eq
 8003284:	1949      	addeq	r1, r1, r5
 8003286:	6021      	streq	r1, [r4, #0]
 8003288:	6054      	str	r4, [r2, #4]
 800328a:	e7ca      	b.n	8003222 <_free_r+0x26>
 800328c:	b003      	add	sp, #12
 800328e:	bd30      	pop	{r4, r5, pc}
 8003290:	200000e8 	.word	0x200000e8

08003294 <_read_r>:
 8003294:	b538      	push	{r3, r4, r5, lr}
 8003296:	4d07      	ldr	r5, [pc, #28]	; (80032b4 <_read_r+0x20>)
 8003298:	4604      	mov	r4, r0
 800329a:	4608      	mov	r0, r1
 800329c:	4611      	mov	r1, r2
 800329e:	2200      	movs	r2, #0
 80032a0:	602a      	str	r2, [r5, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f7fd fab8 	bl	8000818 <_read>
 80032a8:	1c43      	adds	r3, r0, #1
 80032aa:	d102      	bne.n	80032b2 <_read_r+0x1e>
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	b103      	cbz	r3, 80032b2 <_read_r+0x1e>
 80032b0:	6023      	str	r3, [r4, #0]
 80032b2:	bd38      	pop	{r3, r4, r5, pc}
 80032b4:	200000f0 	.word	0x200000f0

080032b8 <_fstat_r>:
 80032b8:	b538      	push	{r3, r4, r5, lr}
 80032ba:	4d07      	ldr	r5, [pc, #28]	; (80032d8 <_fstat_r+0x20>)
 80032bc:	2300      	movs	r3, #0
 80032be:	4604      	mov	r4, r0
 80032c0:	4608      	mov	r0, r1
 80032c2:	4611      	mov	r1, r2
 80032c4:	602b      	str	r3, [r5, #0]
 80032c6:	f7fd faec 	bl	80008a2 <_fstat>
 80032ca:	1c43      	adds	r3, r0, #1
 80032cc:	d102      	bne.n	80032d4 <_fstat_r+0x1c>
 80032ce:	682b      	ldr	r3, [r5, #0]
 80032d0:	b103      	cbz	r3, 80032d4 <_fstat_r+0x1c>
 80032d2:	6023      	str	r3, [r4, #0]
 80032d4:	bd38      	pop	{r3, r4, r5, pc}
 80032d6:	bf00      	nop
 80032d8:	200000f0 	.word	0x200000f0

080032dc <_isatty_r>:
 80032dc:	b538      	push	{r3, r4, r5, lr}
 80032de:	4d06      	ldr	r5, [pc, #24]	; (80032f8 <_isatty_r+0x1c>)
 80032e0:	2300      	movs	r3, #0
 80032e2:	4604      	mov	r4, r0
 80032e4:	4608      	mov	r0, r1
 80032e6:	602b      	str	r3, [r5, #0]
 80032e8:	f7fd faeb 	bl	80008c2 <_isatty>
 80032ec:	1c43      	adds	r3, r0, #1
 80032ee:	d102      	bne.n	80032f6 <_isatty_r+0x1a>
 80032f0:	682b      	ldr	r3, [r5, #0]
 80032f2:	b103      	cbz	r3, 80032f6 <_isatty_r+0x1a>
 80032f4:	6023      	str	r3, [r4, #0]
 80032f6:	bd38      	pop	{r3, r4, r5, pc}
 80032f8:	200000f0 	.word	0x200000f0

080032fc <_init>:
 80032fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fe:	bf00      	nop
 8003300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003302:	bc08      	pop	{r3}
 8003304:	469e      	mov	lr, r3
 8003306:	4770      	bx	lr

08003308 <_fini>:
 8003308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330a:	bf00      	nop
 800330c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800330e:	bc08      	pop	{r3}
 8003310:	469e      	mov	lr, r3
 8003312:	4770      	bx	lr
