$date
  Thu Sep 22 03:27:20 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2 $end
$var reg 8 ! d0[7:0] $end
$var reg 8 " d1[7:0] $end
$var reg 1 # s $end
$var reg 8 $ y[7:0] $end
$upscope $end
$enddefinitions $end
#0
b01100111 !
b10001101 "
1#
b10001101 $
#2000000
b11000111 !
b01110101 "
b01110101 $
#4000000
b11001100 !
b11100110 "
b11100110 $
#6000000
