("4bit_or:/\t4bit_or project schematic" (("open" (nil hierarchy "/{project 4bit_or schematic }:a"))) (((-4.0125 1.28125) (2.6 5.51875)) "a" "Schematics" 71))("4bit_and:/\t4bit_and project schematic" (("open" (nil hierarchy "/{project 4bit_and schematic }:a"))) (((-3.35625 -2.75625) (4.56875 2.31875)) "a" "Schematics" 69))("4bit_and:/\t4bit_and project layout" (("open" (nil hierarchy "/{project 4bit_and layout }:a"))) (((-5.41 -17.085) (61.509 11.253)) "a" "VLS-GXL" 67))("and:/\tand project schematic" (("open" (nil hierarchy "/{project and schematic }:r"))) (((-3.7875 -1.14375) (4.9125 1.95625)) "r" "Schematics XL" 59))("and:/\tand project layout" (("open" (nil hierarchy "/{project and layout }:a"))) (((-5.914 -1.777) (7.5 3.903)) "a" "VLS-GXL" 62))("cmos_inv:/\tcmos_inv project schematic" (("open" (nil hierarchy "/{project cmos_inv schematic }:r"))) (((-4.3 -1.9) (4.0625 1.0875)) "r" "Schematics XL" 48))("xor:/\txor project schematic" (("open" (nil hierarchy "/{project xor schematic }:r"))) (((-7.69375 -3.74375) (9.63125 2.44375)) "r" "Schematics XL" 45))("1b_fullAdder:/\t1b_fullAdder project layout_pinless" (("open" (nil hierarchy "/{project 1b_fullAdder layout_pinless }:a"))) (((-10.962 -1.518) (56.458 28.833)) "a" "VLS-GXL" 47))("1b_fullAdder:/\t1b_fullAdder project schematic" (("open" (nil hierarchy "/{project 1b_fullAdder schematic }:r"))) (((-3.5375 -5.175) (8.975 1.4375)) "r" "Schematics XL" 37))("1b_fullAdder:/\t1b_fullAdder project layout" (("open" (nil hierarchy "/{project 1b_fullAdder layout }:a"))) (((-12.116 -1.518) (54.647 28.833)) "a" "VLS-GXL" 40))