INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
