#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Mar 19 21:21:05 2018
# Process ID: 6528
# Current directory: C:/Users/hamze/Desktop/display_8X8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6380 C:\Users\hamze\Desktop\display_8X8\display_8X8.xpr
# Log file: C:/Users/hamze/Desktop/display_8X8/vivado.log
# Journal file: C:/Users/hamze/Desktop/display_8X8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hamze/Desktop/display_8X8/display_8X8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 824.680 ; gain = 97.391
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_8x8
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 834.598 ; gain = 9.918
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 834.598 ; gain = 9.918
run 10 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 835.852 ; gain = 1.254
run 50 ms
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 848.938 ; gain = 13.086
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 19 21:34:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Mon Mar 19 21:34:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 19 21:47:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Mon Mar 19 21:47:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
WARNING: [VRFC 10-756] identifier reset_out_temp is used before its declaration [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_8x8
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 895.668 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 895.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
WARNING: [VRFC 10-756] identifier reset_out_temp is used before its declaration [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_8x8
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 895.668 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 895.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 895.668 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 895.668 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 11:09:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 11:09:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 11:43:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 11:43:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 11:52:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 11:52:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:13:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 12:13:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:17:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 12:17:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hamze/Desktop/display_8X8/.Xil/Vivado-6528-win7VM/dcp1/top.xdc]
Finished Parsing XDC File [C:/Users/hamze/Desktop/display_8X8/.Xil/Vivado-6528-win7VM/dcp1/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1099.402 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1099.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1194.406 ; gain = 298.738
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
WARNING: [VRFC 10-756] identifier reset_out_temp is used before its declaration [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port row_select on this module [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv:39]
ERROR: [VRFC 10-2063] Module <display_8x8> not found while processing module instance <display_8x8_0> [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
WARNING: [VRFC 10-756] identifier reset_out_temp is used before its declaration [C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/display_8x8.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sources_1/imports/Desktop/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Desktop/display_8X8/display_8X8.srcs/sim_1/imports/Desktop/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a796ce4e5784f34bcef0f908fde8ff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_8x8
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Desktop/display_8X8/display_8X8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1584.422 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Mar 20 12:23:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:24:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:30:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 12:30:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:33:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 12:33:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 20 12:43:38 2018] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/synth_1/runme.log
[Tue Mar 20 12:43:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Desktop/display_8X8/display_8X8.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 20 12:48:57 2018...
