# ğŸ‘‹ Hi, I'm Shahd

Computer Science graduate with hands-on experience in chip design and functional verification.  
I worked on Saudi Arabiaâ€™s first locally developed RISC-V core, focusing on instruction-level verification using **SystemVerilog**, **Synopsys VCS**, and **Spike**.

---

## ğŸ› ï¸ Tools & Skills

- SystemVerilog Â· UVM Â· RTL Design  
- Synopsys VCS Â· Spike Trace Analysis  
- Python Â· Git Â· Makefiles Â· Linux

---

## ğŸš€ Highlights

- Contributed to the first locally developed RISC-V chip  
- Built and maintained SystemVerilog testbenches  
- Verified execution of floating-point instructions (F-extension)  
- Parsed simulation logs and validated results against the Spike reference model

---
