#ifndef _REGISTERS_MAP_INC_
#define _REGISTERS_MAP_INC_
#include "registers_map.h"

#define PAGE0(a)	0+a
#define PAGE1(a)	0x100+a
#define PAGE2(a)	0x200+a
#define PAGE3(a)	0x300+a
#define PAGE4(a)	0x400+a
#define PAGE5(a)    0x500+a
#define PAGE6(a)    0x600+a
#define PAGE8(a)    0x800+a
#define PAGE9(a)    0x900+a

#define REG(a,b)	volatile unsigned char xdata a _at_ b
#define REGDEF(a,b) volatile a##_STRUCT xdata a _at_ b


//page 3
REG(ALERT_STATUS_1,PAGE3(0x10));
REG(ALERT_STATUS_2,PAGE3(0x11));
REG(ALERT_MASK_LOW,PAGE3(0x12));
REG(ALERT_MASK_HIGH,PAGE3(0x13));
REG(POWER_STATUS_MASK,PAGE3(0x14));
REG(FAULT_STATUS_MASK,PAGE3(0x15));
REG(CONFIG_STANDARD_OUTPUT,PAGE3(0x18));
REG(TCPC_CONTROL,PAGE3(0x19));
REG(ROLE_CONTROL,PAGE3(0x1A));
REG(FAULT_CONTROL,PAGE3(0x1B));
REG(POWER_CONTROL,PAGE3(0x1C));
REG(CC_STATUS,PAGE3(0x1D));
REG(POWER_STATUS,PAGE3(0x1E));
REG(FAULT_STATUS,PAGE3(0x1F));
REG(COMMAND,PAGE3(0x23));
REG(MESSAGE_HEADER_INFO,PAGE3(0x2E));
REG(RECEIVE_DETECT,PAGE3(0x2F));
REG(RECEIVE_BYTE_COUNT,PAGE3(0x30));
REG(RX_BUFF_FRAME_TYPE,PAGE3(0x31));
REG(RECEIVED_HEADER_LOW,PAGE3(0x32));
REG(RECEIVED_HEADER_HIGH,PAGE3(0x33));
REG(RECEIVED_DATA_OBJECTS,PAGE3(0x34));
REG(TRANSMIT,PAGE3(0x50));
REG(TRANSMIT_BYTE_COUNT,PAGE3(0x51));
REG(TRANSMIT_HEADER_LOW,PAGE3(0x52));
REG(TRANSMIT_HEADER_HIGH,PAGE3(0x53));
REG(TRANSMIT_DATA_OBJECTS,PAGE3(0x54));
REG(VBUS_VOLTAGE_L,PAGE3(0x70));
REG(VBUS_VOLTAGE_H,PAGE3(0x71));
REG(VBUS_SINK_DISCONNECT_THRESHOLD_L,PAGE3(0x72));
REG(VBUS_SINK_DISCONNECT_THRESHOLD_H,PAGE3(0x73));
REG(VBUS_STOP_DISCHARGE_THRESHOLD_L,PAGE3(0x74));
REG(VBUS_STOP_DISCHARGE_THRESHOLD_H,PAGE3(0x75));
REG(VBUS_VOLTAGE_ALARM_HI_CFG_L,PAGE3(0x76));
REG(VBUS_VOLTAGE_ALARM_HI_CFG_H,PAGE3(0x77));
REG(VBUS_VOLTAGE_ALARM_LO_CFG_L,PAGE3(0x78));
REG(VBUS_VOLTAGE_ALARM_LO_CFG_H,PAGE3(0x79));

REG(SFT_HD_RST_EN, PAGE3(0x80));
REG(REG_OPTION_CTR, PAGE3(0x81));
REG(ALERT_CLR_ADDR_SET, PAGE3(0x82));
REG(REG_OPTION_CTR_1, PAGE3(0x83));
REG(ALERT_STATUS_3, PAGE3(0x84));
REG(ALERT_STATUS_4, PAGE3(0x85));
REG(ALERT_STATUS_5, PAGE3(0x86));

REG(HD_RST_SEND_RDY_TIMER_BYTE0, PAGE3(0x88));
REG(HD_RST_SEND_RDY_TIMER_BYTE1, PAGE3(0x89));
REG(GOODCRC_BUS_IDLE_TIMER_BYTE_0, PAGE3(0x8A));
REG(GOODCRC_BUS_IDLE_TIMER_BYTE_1, PAGE3(0x8B));
REG(TX_MSG_BUS_IDLE_TIMER_BYTE_0, PAGE3(0x8C));
REG(TX_MSG_BUS_IDLE_TIMER_BYTE_1, PAGE3(0x8D));
REG(TX_MSG_BUS_IDLE_TIMER_BYTE_2, PAGE3(0x8E));
REG(TX_RETRY_COUNTER, PAGE3(0x8F));

//REG(ALERT_STATUS_COMBO_4, PAGE3(0x9C));
//REG(ALERT_STATUS_COMBO_5, PAGE3(0x9D));
REG(ALERT_MASK_REG_0, PAGE3(0x9E));
REG(ALERT_MASK_REG_1, PAGE3(0x9F));

REG(BMC_PHY_CTR0, PAGE3(0xA0));
REG(BMC_PHY_CTR1, PAGE3(0xA1));
REG(BMC_PHY_CTR2, PAGE3(0xA2));
REG(BMC_PHY_CTR3, PAGE3(0xA3));
REG(BMC_PHY_CTR4, PAGE3(0xA4));
REG(BMC_PHY_CTR5, PAGE3(0xA5));
REG(BMC_PHY_CTR6, PAGE3(0xA6));
REG(BMC_PHY_CTR7, PAGE3(0xA7));
REG(BMC_PHY_CTR8, PAGE3(0xAA));
REG(BMC_PHY_CTR9, PAGE3(0xAB));
REG(BMC_PHY_CTR10, PAGE3(0xAC));
REG(BMC_PHY_CTR11, PAGE3(0xAD));

REG(GDCRC_TIMER_BYTE0, PAGE3(0xB0));
REG(GDCRC_TIMER_BYTE1, PAGE3(0xB1));
REG(GOODCRC_RECEIVE_TIMER_BYTE0, PAGE3(0xB2));
REG(GOODCRC_RECEIVE_TIMER_BYTE1, PAGE3(0xB3));
REG(GDCRC_HEADER_BYTE_L, PAGE3(0xB4));
REG(GDCRC_HEADER_BYTE_H, PAGE3(0xB5));
REG(HD_CB_RTY_COUNT, PAGE3(0xB6));

REG(HD_RST_RTY_TIMER_BYTE0, PAGE3(0xBA));
REG(HD_RST_RTY_TIMER_BYTE1, PAGE3(0xBB));
REG(BIST_CONT_MODE_BYTE0, PAGE3(0xBC));
REG(BIST_CONT_MODE_BYTE1, PAGE3(0xBD));
REG(BIST_CONT_MODE_BYTE2, PAGE3(0xBE));
REG(BIST_CONT_MODE_CTR, PAGE3(0xBF));

REG(TX_RX_Debug_Port_Index, PAGE3(0xC0));
REG(TX_RX_Debut_Port_Output, PAGE3(0xC1));

REG(REG_VENDOR_CTRL0, PAGE3(0xD5));
REG(REG_VENDOR_CTRL1, PAGE3(0xD6));
REG(REG_VENDOR_CTRL2, PAGE3(0xD7));
REG(REG_VENDOR_CTRL3, PAGE3(0xD8));
REG(REG_VENDOR_CTRL4, PAGE3(0xD9));

REG(REGDD, PAGE3(0xDD));

//page 0
REG(POWER_ON_RESET, PAGE0(0x5B));

//page 1
REG(AOP_REG_PDC_63_56, PAGE1(0x07));
REG(AOP_REG_PDC_79_72, PAGE1(0x09));

REG(AOP_REG_ANATOP_7_0, PAGE1(0x20));

REG(REG_EQTX_31_24, PAGE1(0x56));

REG(REG_TUSB_DRV_15_8, PAGE1(0x86));

REG(REG_EQRX_23_16, PAGE1(0x93));
REG(REG_EQRX_31_24, PAGE1(0x94));

REG(REG_RUSB_DRV_7_0, PAGE1(0xC4));
REG(REG_RUSB_DRV_15_8, PAGE1(0xC5));
REG(REG_RUSB_DRV_23_16, PAGE1(0xC6));

REG(PDC_STAT_7_0, PAGE1(0xE2));
REG(PDC_STAT_15_8, PAGE1(0xE3));
REG(PDC_STAT_23_16, PAGE1(0xE4));
REG(PDC_STAT_31_24, PAGE1(0xE5));

REG(CHIP_ID_L, PAGE1(0xF0));
REG(CHIP_ID_H, PAGE1(0xF1));
REG(REVISION_L, PAGE1(0xF2));
REG(REVISION_H, PAGE1(0xF3));

//page 2
REG(AOI_REG_ANATOP_15_8, PAGE2(0x01));
REG(AOI_REG_ANATOP_31_24, PAGE2(0x03));
REG(AOI_REG_ANATOP_39_32, PAGE2(0x04));
REG(AOI_REG_ANATOP_47_40, PAGE2(0x05));

REG(AOI_REG_ANATOP_63_56, PAGE2(0x07));

REG(AOI_REG_PDC_15_8, PAGE2(0x09));
REG(AOI_REG_PDC_23_16, PAGE2(0x0A));
REG(AOI_REG_PDC_31_24, PAGE2(0x0B));
REG(AOI_REG_PDC_39_32, PAGE2(0x0C));

REG(AOI_REG_PDC_79_72, PAGE2(0x11));

REG(AOI_REG_PDC_95_88, PAGE2(0x13));

REG(REG_MI2C_MODE, PAGE2(0x1F));
REG(REG_GPIO_SEL, PAGE2(0x20));
REG(REG_GPIO_OUT, PAGE2(0x21));
REG(REG_GPIO_OEB, PAGE2(0x22));
REG(REG_GPIO_ODEN, PAGE2(0x23));
REG(REG_GPIO_IVEN, PAGE2(0x24));
REG(REG_GPIOP_SEL, PAGE2(0x25));
REG(REG_GPIOP_OUT, PAGE2(0x26));
REG(REG_GPIOP_OEB, PAGE2(0x27));

REG(REG_IOMODE_CTL, PAGE2(0x2A));

REG(REG_IRQ_SRC_CTL, PAGE2(0x2E));
REG(REG_STRETCH, PAGE2(0x2F));

REG(REG_HPD_TOG, PAGE2(0x45));
REG(REGHPD, PAGE2(0x46));
REG(REG_WID_SEL, PAGE2(0x47));

REG(DEBUG_SEL, PAGE2(0x4F));

REG(FUNC_IRQ_MASK, PAGE2(0x52));

REG(FUNC_IRQ_STATUS, PAGE2(0x72));
REG(I2C_OFFSET, PAGE2(0x73));
REG(I2C_WRDATA, PAGE2(0x74));
REG(STA_P2_75, PAGE2(0x75));
REG(GPIO_RD_BACK, PAGE2(0x76));

REG(CTLIRQ_CTL, PAGE2(0x9C));
REG(CTL_IRQ, PAGE2(0x9D));
REG(ADDRCFG0, PAGE2(0xB0));
REG(ADDRCFG4, PAGE2(0xB4));

REG(MI2CSLV_ADDR,PAGE2(0xc0));
REG(MI2C_OFFSET,PAGE2(0xc1));
REG(MI2C_WDATA,PAGE2(0xc2));
REG(MI2C_RDATA,PAGE2(0xc3));
REG(MI2C_LEN,PAGE2(0xc4));
REG(MI2C_CTL,PAGE2(0xc5));

REG(READSPI_ADDRL,PAGE2(0xc9));
REG(READSPI_ADDRH,PAGE2(0xca));
REG(READSPI_ADDRE,PAGE2(0xcb));
REG(READSPI_READY,PAGE2(0xcc));
REG(READSPI_DATA,PAGE2(0xcd));
REG(MPU_HOLD_MODE, PAGE2(0xD0));
REG(TO_MPU_OFFSET, PAGE2(0xD1));
REG(TO_MPU_WRDATA, PAGE2(0xD2));
REG(FROM_MPU_RDATA, PAGE2(0xD3));

REG(CTL_DEBUG_SEL, PAGE2(0xDE));

REG(DEBUG_IN, PAGE2(0xE9));
REG(TESTI2CADDR, PAGE2(0xEA));
REG(MPU_CTL, PAGE2(0xF0));

//page 6
REG(REG_DEBOUNCE_CTRL0, PAGE6(0x00));
REG(REG_DEBOUNCE_CTRL1, PAGE6(0x01));
REG(REG_DEBOUNCE_CTRL2, PAGE6(0x02));
REG(REG_DEBOUNCE_CTRL3, PAGE6(0x03));
REG(REG_DEBOUNCE_CTRL4, PAGE6(0x04));
REG(REG_DEBOUNCE_CTRL5, PAGE6(0x05));
REG(REG_DEBOUNCE_CTRL6, PAGE6(0x06));
REG(REG_DLPF_CTRL0, PAGE6(0x07));
REG(REG_DET_CTRL0, PAGE6(0x08));
REG(REG_DET_CTRL1, PAGE6(0x09));
REG(REG_DET_CTRL2, PAGE6(0x0A));
REG(REG_DET_CTRL3, PAGE6(0x0B));
REG(REG_DET_CTRL4, PAGE6(0x0C));
REG(REG_DET_CTRL5, PAGE6(0x0D));
REG(REG_DET_CTRL6, PAGE6(0x0E));

REG(REG_CC_DET_INT_MASK0, PAGE6(0x10));
REG(REG_CC_DET_INT_MASK1, PAGE6(0x11));
REG(REG_CC_DET_INT_MASK2, PAGE6(0x12));
REG(REG_CC_DET_INT_MASK3, PAGE6(0x13));
REG(REG_CC_DET_INT_MASK4, PAGE6(0x14));
REG(REG_CC_DET_INT_MASK5, PAGE6(0x15));

REG(CC_DET_IRQ_STATUS0, PAGE6(0x20));
REG(CC_DET_IRQ_STATUS1, PAGE6(0x21));
REG(CC_DET_IRQ_STATUS2, PAGE6(0x22));
REG(CC_DET_IRQ_STATUS3, PAGE6(0x23));
REG(CC_DET_IRQ_STATUS4, PAGE6(0x24));
REG(CC_DET_IRQ_STATUS5, PAGE6(0x25));

REG(CC_DET_IRQ_INT0, PAGE6(0x28));
REG(CC_DET_IRQ_INT1, PAGE6(0x29));
REG(CC_DET_IRQ_INT2, PAGE6(0x2A));
REG(CC_DET_IRQ_INT3, PAGE6(0x2B));
REG(CC_DET_IRQ_INT4, PAGE6(0x2C));
REG(CC_DET_IRQ_INT5, PAGE6(0x2D));

REG(REG_CC1_DCC, PAGE6(0x30));
REG(REG_CC2_DCC, PAGE6(0x31));
REG(REG_VBUS_DCC, PAGE6(0x32));
REG(REG_VCONN_DCC, PAGE6(0x33));
REG(REG_TMP_VBUS_VOL_7_0, PAGE6(0x34));
REG(REG_TMP_VBUS_VOL_15_8, PAGE6(0x35));
REG(REG_CC_STATUS, PAGE6(0x36));
REG(REG_POWER_STATUS, PAGE6(0x37));
REG(FAULT_STATUS_TRIG, PAGE6(0x38));
REG(OTHER_CTRL0, PAGE6(0x39));
REG(REG_SET_CLR, PAGE6(0x3A));
REG(OTHER_CTRL1, PAGE6(0x3B));

REG(OTHER_CTRL3, PAGE6(0x3D));
REG(CC_DET_DBG_SEL, PAGE6(0x3E));
REG(CC_DET_DBG_OUT, PAGE6(0x3F));

REG(VENDOR_ID_L,PAGE6(0x40));
REG(VENDOR_ID_H,PAGE6(0x41));
REG(PRODUCT_ID_L,PAGE6(0x42));
REG(PRODUCT_ID_H,PAGE6(0x43));
REG(DEVICE_ID_L,PAGE6(0x44));
REG(DEVICE_ID_H,PAGE6(0x45));
REG(USBTYPEC_REV_L,PAGE6(0x46));
REG(USBTYPEC_REV_H,PAGE6(0x47));
REG(USBPD_REV_VER_L,PAGE6(0x48));
REG(USBPD_REV_VER_H,PAGE6(0x49));
REG(PD_INTERFACE_REV_L,PAGE6(0x4A));
REG(PD_INTERFACE_REV_H,PAGE6(0x4B));
REG(DEVICE_CAPABILITIES_1,PAGE6(0x4C));
REG(DEVICE_CAPABILITIES_2,PAGE6(0x4D));
REG(DEVICE_CAPABILITIES_3,PAGE6(0x4E));
REG(DEVICE_CAPABILITIES_4,PAGE6(0x4F));
REG(STANDARD_INPUT_CAPABILITIES,PAGE6(0x50));
REG(STANDARD_OUTPUT_CAPABILITIES,PAGE6(0x51));

#endif