spawn ./lc3bsim6 ucode6.txt asrc.obj
LC-3b Simulator

Loading Control Store from file: ucode6.txt

Read 171 words from program into memory.

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 0
PC              : 0x3000
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x0000
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x0000
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  0
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  00000000000000000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x0000
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  0
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  00000000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x0000
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 1
PC              : 0x3000
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3002
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x0000
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x0000
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  0
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  00000000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x0000
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 2
PC              : 0x3002
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3002
DE_IR           :  0x0e06
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3002
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x0000
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x0000
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 3
PC              : 0x3002
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3004
DE_IR           :  0xa245
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3002
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0e06
AGEX_DRID       :  7
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3002
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x0000
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 4
PC              : 0x3002
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3004
DE_IR           :  0xa245
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3004
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xa245
AGEX_DRID       :  1
AGEX_CS         :  00000000000000000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3002
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x300e
MEM_CC          :  2
MEM_IR          :  0x0e06
MEM_DRID        :  7
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3002
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 5
PC              : 0x300e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3004
DE_IR           :  0xa245
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3004
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xa245
AGEX_DRID       :  1
AGEX_CS         :  00000000000000000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3004
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x008a
MEM_CC          :  2
MEM_IR          :  0xa245
MEM_DRID        :  1
MEM_CS          :  00000000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3002
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x300e
SR_IR           :  0x0e06
SR_DRID         :  7
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 6
PC              : 0x3010
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3010
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3004
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xa245
AGEX_DRID       :  1
AGEX_CS         :  00000000000000000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3004
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x008a
MEM_CC          :  2
MEM_IR          :  0xa245
MEM_DRID        :  1
MEM_CS          :  00000000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3004
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x008a
SR_IR           :  0xa245
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 7
PC              : 0x3010
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3012
DE_IR           :  0xe1f8
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3010
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3004
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x008a
MEM_CC          :  2
MEM_IR          :  0xa245
MEM_DRID        :  1
MEM_CS          :  00000000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3004
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x008a
SR_IR           :  0xa245
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 8
PC              : 0x3010
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3012
DE_IR           :  0xe1f8
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3012
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe1f8
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3010
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3010
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3004
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x008a
SR_IR           :  0xa245
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 9
PC              : 0x3010
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3012
DE_IR           :  0xe1f8
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3012
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe1f8
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3012
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3002
MEM_CC          :  2
MEM_IR          :  0xe1f8
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3010
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3010
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 10
PC              : 0x3012
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3012
DE_IR           :  0xe1f8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3012
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe1f8
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3012
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3002
MEM_CC          :  2
MEM_IR          :  0xe1f8
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3012
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3002
SR_IR           :  0xe1f8
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 11
PC              : 0x3014
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3014
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3012
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe1f8
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3012
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3002
MEM_CC          :  2
MEM_IR          :  0xe1f8
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3012
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3002
SR_IR           :  0xe1f8
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 12
PC              : 0x3014
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3014
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3014
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3012
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3002
MEM_CC          :  2
MEM_IR          :  0xe1f8
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3012
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3002
SR_IR           :  0xe1f8
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 13
PC              : 0x3014
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3014
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3014
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3014
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3012
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3002
SR_IR           :  0xe1f8
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 14
PC              : 0x3014
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3002
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3014
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3014
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3014
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3014
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 15
PC              : 0x3016
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3002
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3016
DE_IR           :  0x5260
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3014
AGEX_SR1        :  0x3002
AGEX_SR2        :  0x3002
AGEX_CC         :  2
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3014
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3014
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 16
PC              : 0x3018
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3002
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3018
DE_IR           :  0xe494
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3016
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3002
AGEX_CC         :  2
AGEX_IR         :  0x5260
AGEX_DRID       :  1
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3014
MEM_ALU_RESULT  :  0x3002
MEM_ADDRESS     :  0x3002
MEM_CC          :  2
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3014
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 17
PC              : 0x301a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3002
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301a
DE_IR           :  0x6680
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3018
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe494
AGEX_DRID       :  2
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3016
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00c0
MEM_CC          :  2
MEM_IR          :  0x5260
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3014
SR_DATA         :  0xa245
SR_ALU_RESULT   :  0x3002
SR_ADDRESS      :  0x3002
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 18
PC              : 0x301a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301a
DE_IR           :  0x6680
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6680
AGEX_DRID       :  3
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3018
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3140
MEM_CC          :  2
MEM_IR          :  0xe494
MEM_DRID        :  2
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3016
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00c0
SR_IR           :  0x5260
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 19
PC              : 0x301a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301a
DE_IR           :  0x6680
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x6680
AGEX_DRID       :  3
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x301a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x6680
MEM_DRID        :  3
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3018
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3140
SR_IR           :  0xe494
SR_DRID         :  2
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 20
PC              : 0x301a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301a
DE_IR           :  0x6680
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6680
AGEX_DRID       :  3
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x301a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  4
MEM_IR          :  0x6680
MEM_DRID        :  3
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x301a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6680
SR_DRID         :  3
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 21
PC              : 0x301c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301c
DE_IR           :  0x5920
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301a
AGEX_SR1        :  0x3140
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6680
AGEX_DRID       :  3
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x301a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x6680
MEM_DRID        :  3
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x301a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6680
SR_DRID         :  3
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 22
PC              : 0x301e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301e
DE_IR           :  0x993f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0xa245
AGEX_CC         :  2
AGEX_IR         :  0x5920
AGEX_DRID       :  4
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x301a
MEM_ALU_RESULT  :  0x3140
MEM_ADDRESS     :  0x3140
MEM_CC          :  2
MEM_IR          :  0x6680
MEM_DRID        :  3
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x301a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x6680
SR_DRID         :  3
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 23
PC              : 0x301e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301e
DE_IR           :  0x993f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x993f
AGEX_DRID       :  4
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x301c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0040
MEM_CC          :  2
MEM_IR          :  0x5920
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x301a
SR_DATA         :  0xa138
SR_ALU_RESULT   :  0x3140
SR_ADDRESS      :  0x3140
SR_IR           :  0x6680
SR_DRID         :  3
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 24
PC              : 0x301e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301e
DE_IR           :  0x993f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x993f
AGEX_DRID       :  4
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x301e
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x007e
MEM_CC          :  2
MEM_IR          :  0x993f
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x301c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0040
SR_IR           :  0x5920
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 25
PC              : 0x301e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x301e
DE_IR           :  0x993f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x993f
AGEX_DRID       :  4
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x301e
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x007e
MEM_CC          :  2
MEM_IR          :  0x993f
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x301e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x007e
SR_IR           :  0x993f
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 26
PC              : 0x3020
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3020
DE_IR           :  0x6a83
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x301e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x993f
AGEX_DRID       :  4
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x301e
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x007e
MEM_CC          :  4
MEM_IR          :  0x993f
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x301e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x007e
SR_IR           :  0x993f
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 27
PC              : 0x3020
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3022
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3020
AGEX_SR1        :  0x3140
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6a83
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x301e
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x007e
MEM_CC          :  2
MEM_IR          :  0x993f
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x301e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x007e
SR_IR           :  0x993f
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 28
PC              : 0x3022
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3022
DE_IR           :  0x6e84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3022
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3020
MEM_ALU_RESULT  :  0x8a00
MEM_ADDRESS     :  0x3146
MEM_CC          :  2
MEM_IR          :  0x6a83
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x301e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x007e
SR_IR           :  0x993f
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 29
PC              : 0x3024
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x0000
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3024
DE_IR           :  0xe093
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3022
AGEX_SR1        :  0x3140
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x6e84
AGEX_DRID       :  7
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3022
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3020
SR_DATA         :  0x7654
SR_ALU_RESULT   :  0x8a00
SR_ADDRESS      :  0x3146
SR_IR           :  0x6a83
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 30
PC              : 0x3026
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3026
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3024
AGEX_SR1        :  0x3140
AGEX_SR2        :  0xa245
AGEX_CC         :  4
AGEX_IR         :  0xe093
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3022
MEM_ALU_RESULT  :  0x1400
MEM_ADDRESS     :  0x3148
MEM_CC          :  2
MEM_IR          :  0x6e84
MEM_DRID        :  7
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3022
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 31
PC              : 0x3026
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3026
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3026
AGEX_SR1        :  0xa245
AGEX_SR2        :  0xa245
AGEX_CC         :  1
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3024
MEM_ALU_RESULT  :  0x0628
MEM_ADDRESS     :  0x314a
MEM_CC          :  4
MEM_IR          :  0xe093
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3022
SR_DATA         :  0x0001
SR_ALU_RESULT   :  0x1400
SR_ADDRESS      :  0x3148
SR_IR           :  0x6e84
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 32
PC              : 0x3026
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xa245
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3026
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3026
AGEX_SR1        :  0xa245
AGEX_SR2        :  0xa245
AGEX_CC         :  1
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3026
MEM_ALU_RESULT  :  0xa245
MEM_ADDRESS     :  0xa245
MEM_CC          :  1
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3024
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0628
SR_ADDRESS      :  0x314a
SR_IR           :  0xe093
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 33
PC              : 0x3026
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314a
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3026
DE_IR           :  0x6000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3026
AGEX_SR1        :  0xa245
AGEX_SR2        :  0xa245
AGEX_CC         :  1
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3026
MEM_ALU_RESULT  :  0xa245
MEM_ADDRESS     :  0xa245
MEM_CC          :  1
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3026
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa245
SR_ADDRESS      :  0xa245
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 34
PC              : 0x3028
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314a
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3028
DE_IR           :  0x1220
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3026
AGEX_SR1        :  0x314a
AGEX_SR2        :  0x314a
AGEX_CC         :  1
AGEX_IR         :  0x6000
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3026
MEM_ALU_RESULT  :  0xa245
MEM_ADDRESS     :  0xa245
MEM_CC          :  1
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3026
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa245
SR_ADDRESS      :  0xa245
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 35
PC              : 0x3028
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314a
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3028
DE_IR           :  0x1220
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3028
AGEX_SR1        :  0x314a
AGEX_SR2        :  0x314a
AGEX_CC         :  1
AGEX_IR         :  0x1220
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3026
MEM_ALU_RESULT  :  0x314a
MEM_ADDRESS     :  0x314a
MEM_CC          :  1
MEM_IR          :  0x6000
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3026
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa245
SR_ADDRESS      :  0xa245
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 36
PC              : 0x3028
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314a
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3028
DE_IR           :  0x1220
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3028
AGEX_SR1        :  0x314a
AGEX_SR2        :  0x314a
AGEX_CC         :  1
AGEX_IR         :  0x1220
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3028
MEM_ALU_RESULT  :  0x314a
MEM_ADDRESS     :  0x0040
MEM_CC          :  1
MEM_IR          :  0x1220
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3026
SR_DATA         :  0x0003
SR_ALU_RESULT   :  0x314a
SR_ADDRESS      :  0x314a
SR_IR           :  0x6000
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 37
PC              : 0x3028
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3028
DE_IR           :  0x1220
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3028
AGEX_SR1        :  0x314a
AGEX_SR2        :  0x314a
AGEX_CC         :  1
AGEX_IR         :  0x1220
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3028
MEM_ALU_RESULT  :  0x314a
MEM_ADDRESS     :  0x0040
MEM_CC          :  1
MEM_IR          :  0x1220
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3028
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314a
SR_ADDRESS      :  0x0040
SR_IR           :  0x1220
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 38
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302a
DE_IR           :  0x0201
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3028
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0x1220
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3028
MEM_ALU_RESULT  :  0x314a
MEM_ADDRESS     :  0x0040
MEM_CC          :  1
MEM_IR          :  0x1220
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3028
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314a
SR_ADDRESS      :  0x0040
SR_IR           :  0x1220
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 39
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302a
DE_IR           :  0x0201
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x302a
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0201
AGEX_DRID       :  1
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3028
MEM_ALU_RESULT  :  0x0003
MEM_ADDRESS     :  0x0040
MEM_CC          :  1
MEM_IR          :  0x1220
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3028
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314a
SR_ADDRESS      :  0x0040
SR_IR           :  0x1220
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 40
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302a
DE_IR           :  0x0201
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x302a
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0201
AGEX_DRID       :  1
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302a
MEM_ALU_RESULT  :  0x0006
MEM_ADDRESS     :  0x302c
MEM_CC          :  1
MEM_IR          :  0x0201
MEM_DRID        :  1
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3028
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0003
SR_ADDRESS      :  0x0040
SR_IR           :  0x1220
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 41
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302a
DE_IR           :  0x0201
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x302a
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0201
AGEX_DRID       :  1
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302a
MEM_ALU_RESULT  :  0x0006
MEM_ADDRESS     :  0x302c
MEM_CC          :  1
MEM_IR          :  0x0201
MEM_DRID        :  1
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0006
SR_ADDRESS      :  0x302c
SR_IR           :  0x0201
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 42
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x302a
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0x0201
AGEX_DRID       :  1
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x302a
MEM_ALU_RESULT  :  0x0006
MEM_ADDRESS     :  0x302c
MEM_CC          :  1
MEM_IR          :  0x0201
MEM_DRID        :  1
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0006
SR_ADDRESS      :  0x302c
SR_IR           :  0x0201
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 43
PC              : 0x302a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x302c
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302a
MEM_ALU_RESULT  :  0x0006
MEM_ADDRESS     :  0x302c
MEM_CC          :  1
MEM_IR          :  0x0201
MEM_DRID        :  1
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x302a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0006
SR_ADDRESS      :  0x302c
SR_IR           :  0x0201
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 44
PC              : 0x302c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x302c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x302c
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302c
MEM_ALU_RESULT  :  0x0060
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0006
SR_ADDRESS      :  0x302c
SR_IR           :  0x0201
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 45
PC              : 0x302e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x302e
DE_IR           :  0x903f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x302c
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302c
MEM_ALU_RESULT  :  0x0060
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0060
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 46
PC              : 0x3030
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3030
DE_IR           :  0x1021
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x302e
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x903f
AGEX_DRID       :  0
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x302c
MEM_ALU_RESULT  :  0x0060
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0060
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 47
PC              : 0x3030
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3030
DE_IR           :  0x1021
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3030
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0x1021
AGEX_DRID       :  0
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x302e
MEM_ALU_RESULT  :  0xfffc
MEM_ADDRESS     :  0x007e
MEM_CC          :  1
MEM_IR          :  0x903f
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x302c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0060
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 48
PC              : 0x3030
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0003
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3030
DE_IR           :  0x1021
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3030
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0x1021
AGEX_DRID       :  0
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3030
MEM_ALU_RESULT  :  0x0004
MEM_ADDRESS     :  0x0042
MEM_CC          :  1
MEM_IR          :  0x1021
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x302e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffc
SR_ADDRESS      :  0x007e
SR_IR           :  0x903f
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 49
PC              : 0x3030
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffc
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3030
DE_IR           :  0x1021
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3030
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x0003
AGEX_CC         :  1
AGEX_IR         :  0x1021
AGEX_DRID       :  0
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3030
MEM_ALU_RESULT  :  0x0004
MEM_ADDRESS     :  0x0042
MEM_CC          :  1
MEM_IR          :  0x1021
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3030
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0004
SR_ADDRESS      :  0x0042
SR_IR           :  0x1021
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 50
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffc
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3032
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3030
AGEX_SR1        :  0xfffc
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x1021
AGEX_DRID       :  0
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3030
MEM_ALU_RESULT  :  0x0004
MEM_ADDRESS     :  0x0042
MEM_CC          :  1
MEM_IR          :  0x1021
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3030
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0004
SR_ADDRESS      :  0x0042
SR_IR           :  0x1021
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 51
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffc
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3032
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3032
AGEX_SR1        :  0xfffc
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3030
MEM_ALU_RESULT  :  0xfffd
MEM_ADDRESS     :  0x0042
MEM_CC          :  4
MEM_IR          :  0x1021
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3030
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0004
SR_ADDRESS      :  0x0042
SR_IR           :  0x1021
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 52
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffc
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3032
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3032
AGEX_SR1        :  0xfffc
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3032
MEM_ALU_RESULT  :  0xfff8
MEM_ADDRESS     :  0x3034
MEM_CC          :  4
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3030
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffd
SR_ADDRESS      :  0x0042
SR_IR           :  0x1021
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 53
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3032
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3032
AGEX_SR1        :  0xfffc
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3032
MEM_ALU_RESULT  :  0xfff8
MEM_ADDRESS     :  0x3034
MEM_CC          :  4
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3032
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff8
SR_ADDRESS      :  0x3034
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 54
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3034
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3032
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3032
MEM_ALU_RESULT  :  0xfff8
MEM_ADDRESS     :  0x3034
MEM_CC          :  4
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3032
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff8
SR_ADDRESS      :  0x3034
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 55
PC              : 0x3032
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3034
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3034
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3032
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3034
MEM_CC          :  4
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3032
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff8
SR_ADDRESS      :  0x3034
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 56
PC              : 0x3034
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3034
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3034
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3034
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3032
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3034
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 57
PC              : 0x3036
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3036
DE_IR           :  0x1201
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3034
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3034
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3034
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 58
PC              : 0x3038
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3038
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3036
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x1201
AGEX_DRID       :  1
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3034
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3034
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 59
PC              : 0x3038
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3038
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3038
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3036
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0002
MEM_CC          :  4
MEM_IR          :  0x1201
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3034
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 60
PC              : 0x3038
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfffd
1: 0x0003
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3038
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3038
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3038
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303a
MEM_CC          :  4
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3036
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0002
SR_IR           :  0x1201
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 61
PC              : 0x3038
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3038
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3038
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0003
AGEX_CC         :  4
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3038
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303a
MEM_CC          :  4
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3038
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303a
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 62
PC              : 0x3038
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303a
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3038
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3038
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303a
MEM_CC          :  4
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3038
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303a
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 63
PC              : 0x3038
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303a
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x303a
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3038
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303a
MEM_CC          :  2
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3038
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303a
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 64
PC              : 0x3038
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x303a
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x303a
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303a
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303c
MEM_CC          :  2
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3038
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303a
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 65
PC              : 0x303a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303a
DE_IR           :  0x4801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x303a
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303a
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303c
MEM_CC          :  2
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303c
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 66
PC              : 0x303a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303c
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x303a
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x303a
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303c
MEM_CC          :  2
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303c
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 67
PC              : 0x303a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x303c
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303a
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x303c
MEM_CC          :  2
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x303a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303c
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 68
PC              : 0x303c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x0001

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x303c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x303c
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x303c
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 69
PC              : 0x303e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x303e
DE_IR           :  0xea87
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x303c
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303c
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 70
PC              : 0x3040
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3040
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x303e
AGEX_SR1        :  0x3140
AGEX_SR2        :  0x7654
AGEX_CC         :  2
AGEX_IR         :  0xea87
AGEX_DRID       :  5
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x303c
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 71
PC              : 0x3040
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3040
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3040
AGEX_SR1        :  0x7654
AGEX_SR2        :  0x7654
AGEX_CC         :  2
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x303e
MEM_ALU_RESULT  :  0xa000
MEM_ADDRESS     :  0x314c
MEM_CC          :  2
MEM_IR          :  0xea87
MEM_DRID        :  5
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x303c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 72
PC              : 0x3040
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7654
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3040
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3040
AGEX_SR1        :  0x7654
AGEX_SR2        :  0x7654
AGEX_CC         :  2
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3040
MEM_ALU_RESULT  :  0x7654
MEM_ADDRESS     :  0x7654
MEM_CC          :  2
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x303e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa000
SR_ADDRESS      :  0x314c
SR_IR           :  0xea87
SR_DRID         :  5
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 73
PC              : 0x3040
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x314c
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3040
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3040
AGEX_SR1        :  0x7654
AGEX_SR2        :  0x7654
AGEX_CC         :  2
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3040
MEM_ALU_RESULT  :  0x7654
MEM_ADDRESS     :  0x7654
MEM_CC          :  2
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3040
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7654
SR_ADDRESS      :  0x7654
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 74
PC              : 0x3042
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x314c
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3042
DE_IR           :  0x1b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3040
AGEX_SR1        :  0x314c
AGEX_SR2        :  0x314c
AGEX_CC         :  2
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3040
MEM_ALU_RESULT  :  0x7654
MEM_ADDRESS     :  0x7654
MEM_CC          :  2
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3040
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7654
SR_ADDRESS      :  0x7654
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 75
PC              : 0x3042
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x314c
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3042
DE_IR           :  0x1b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3042
AGEX_SR1        :  0x314c
AGEX_SR2        :  0x303a
AGEX_CC         :  2
AGEX_IR         :  0x1b6f
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3040
MEM_ALU_RESULT  :  0x314c
MEM_ADDRESS     :  0x314c
MEM_CC          :  2
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3040
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7654
SR_ADDRESS      :  0x7654
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 76
PC              : 0x3042
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x314c
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3042
DE_IR           :  0x1b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3042
AGEX_SR1        :  0x314c
AGEX_SR2        :  0x303a
AGEX_CC         :  2
AGEX_IR         :  0x1b6f
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3042
MEM_ALU_RESULT  :  0x315b
MEM_ADDRESS     :  0x00de
MEM_CC          :  2
MEM_IR          :  0x1b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3040
SR_DATA         :  0x7ff0
SR_ALU_RESULT   :  0x314c
SR_ADDRESS      :  0x314c
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 77
PC              : 0x3042
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7ff0
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3042
DE_IR           :  0x1b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3042
AGEX_SR1        :  0x314c
AGEX_SR2        :  0x303a
AGEX_CC         :  2
AGEX_IR         :  0x1b6f
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3042
MEM_ALU_RESULT  :  0x315b
MEM_ADDRESS     :  0x00de
MEM_CC          :  2
MEM_IR          :  0x1b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3042
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x315b
SR_ADDRESS      :  0x00de
SR_IR           :  0x1b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 78
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7ff0
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3044
DE_IR           :  0x0c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3042
AGEX_SR1        :  0x7ff0
AGEX_SR2        :  0x303a
AGEX_CC         :  1
AGEX_IR         :  0x1b6f
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3042
MEM_ALU_RESULT  :  0x315b
MEM_ADDRESS     :  0x00de
MEM_CC          :  2
MEM_IR          :  0x1b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3042
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x315b
SR_ADDRESS      :  0x00de
SR_IR           :  0x1b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 79
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7ff0
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3044
DE_IR           :  0x0c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3044
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0c01
AGEX_DRID       :  6
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3042
MEM_ALU_RESULT  :  0x7fff
MEM_ADDRESS     :  0x00de
MEM_CC          :  1
MEM_IR          :  0x1b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3042
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x315b
SR_ADDRESS      :  0x00de
SR_IR           :  0x1b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 80
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7ff0
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3044
DE_IR           :  0x0c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3044
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0c01
AGEX_DRID       :  6
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3044
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3046
MEM_CC          :  1
MEM_IR          :  0x0c01
MEM_DRID        :  6
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3042
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7fff
SR_ADDRESS      :  0x00de
SR_IR           :  0x1b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 81
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3044
DE_IR           :  0x0c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3044
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0c01
AGEX_DRID       :  6
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3044
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3046
MEM_CC          :  1
MEM_IR          :  0x0c01
MEM_DRID        :  6
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3044
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3046
SR_IR           :  0x0c01
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 82
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3046
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3044
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0c01
AGEX_DRID       :  6
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3044
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3046
MEM_CC          :  1
MEM_IR          :  0x0c01
MEM_DRID        :  6
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3044
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3046
SR_IR           :  0x0c01
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 83
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3046
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3046
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3044
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3046
MEM_CC          :  1
MEM_IR          :  0x0c01
MEM_DRID        :  6
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3044
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3046
SR_IR           :  0x0c01
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 84
PC              : 0x3044
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3046
DE_IR           :  0x4801
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3046
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3046
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3048
MEM_CC          :  1
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3044
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3046
SR_IR           :  0x0c01
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 85
PC              : 0x3046
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3046
DE_IR           :  0x4801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3046
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3046
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3048
MEM_CC          :  1
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3046
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3048
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 86
PC              : 0x3046
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3048
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3046
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x4801
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3046
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3048
MEM_CC          :  1
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3046
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3048
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 87
PC              : 0x3046
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3048
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3048
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3046
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0x3048
MEM_CC          :  1
MEM_IR          :  0x4801
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3046
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3048
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 88
PC              : 0x3048
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x303a

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3048
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3048
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3048
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3046
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0x3048
SR_IR           :  0x4801
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 89
PC              : 0x304a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304a
DE_IR           :  0xe1de
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3048
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3048
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3048
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 90
PC              : 0x304c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304c
DE_IR           :  0x2c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304a
AGEX_SR1        :  0x3046
AGEX_SR2        :  0xfffd
AGEX_CC         :  1
AGEX_IR         :  0xe1de
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3048
MEM_ALU_RESULT  :  0xffa0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3048
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 91
PC              : 0x304c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304c
DE_IR           :  0x2c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304c
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x2c01
AGEX_DRID       :  6
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3006
MEM_CC          :  1
MEM_IR          :  0xe1de
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3048
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffa0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 92
PC              : 0x304c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xfffd
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304c
DE_IR           :  0x2c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304c
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x2c01
AGEX_DRID       :  6
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304c
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0xfffe
MEM_CC          :  1
MEM_IR          :  0x2c01
MEM_DRID        :  6
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3006
SR_IR           :  0xe1de
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 93
PC              : 0x304c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304c
DE_IR           :  0x2c01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304c
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x2c01
AGEX_DRID       :  6
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304c
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0xfffe
MEM_CC          :  1
MEM_IR          :  0x2c01
MEM_DRID        :  6
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0xfffe
SR_IR           :  0x2c01
SR_DRID         :  6
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 94
PC              : 0x304e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304e
DE_IR           :  0xdd88
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304c
AGEX_SR1        :  0x3006
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x2c01
AGEX_DRID       :  6
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x304c
MEM_ALU_RESULT  :  0xfffa
MEM_ADDRESS     :  0xfffe
MEM_CC          :  1
MEM_IR          :  0x2c01
MEM_DRID        :  6
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0xfffe
SR_IR           :  0x2c01
SR_DRID         :  6
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 95
PC              : 0x304e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304e
DE_IR           :  0xdd88
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdd88
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304c
MEM_ALU_RESULT  :  0x600c
MEM_ADDRESS     :  0x3007
MEM_CC          :  1
MEM_IR          :  0x2c01
MEM_DRID        :  6
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x304c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffa
SR_ADDRESS      :  0xfffe
SR_IR           :  0x2c01
SR_DRID         :  6
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 96
PC              : 0x304e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x0000
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304e
DE_IR           :  0xdd88
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdd88
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0110
MEM_CC          :  1
MEM_IR          :  0xdd88
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304c
SR_DATA         :  0x007f
SR_ALU_RESULT   :  0x600c
SR_ADDRESS      :  0x3007
SR_IR           :  0x2c01
SR_DRID         :  6
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 97
PC              : 0x304e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x007f
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x304e
DE_IR           :  0xdd88
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304e
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdd88
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x304e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0110
MEM_CC          :  1
MEM_IR          :  0xdd88
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0110
SR_IR           :  0xdd88
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 98
PC              : 0x3050
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x007f
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3050
DE_IR           :  0x2e00
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x304e
AGEX_SR1        :  0x007f
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdd88
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x304e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0110
MEM_CC          :  1
MEM_IR          :  0xdd88
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x304e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0110
SR_IR           :  0xdd88
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 99
PC              : 0x3052
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x007f
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3052
DE_IR           :  0xdfc8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3050
AGEX_SR1        :  0x3006
AGEX_SR2        :  0x3046
AGEX_CC         :  1
AGEX_IR         :  0x2e00
AGEX_DRID       :  7
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x304e
MEM_ALU_RESULT  :  0x7f00
MEM_ADDRESS     :  0x0110
MEM_CC          :  1
MEM_IR          :  0xdd88
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x304e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0110
SR_IR           :  0xdd88
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 100
PC              : 0x3052
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x007f
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3052
DE_IR           :  0xdfc8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3052
AGEX_SR1        :  0x3046
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdfc8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3050
MEM_ALU_RESULT  :  0x3006
MEM_ADDRESS     :  0x3006
MEM_CC          :  1
MEM_IR          :  0x2e00
MEM_DRID        :  7
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x304e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7f00
SR_ADDRESS      :  0x0110
SR_IR           :  0xdd88
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 101
PC              : 0x3052
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0x3046

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3052
DE_IR           :  0xdfc8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3052
AGEX_SR1        :  0x3046
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdfc8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3052
MEM_ALU_RESULT  :  0x4600
MEM_ADDRESS     :  0x0190
MEM_CC          :  1
MEM_IR          :  0xdfc8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3050
SR_DATA         :  0xffff
SR_ALU_RESULT   :  0x3006
SR_ADDRESS      :  0x3006
SR_IR           :  0x2e00
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 102
PC              : 0x3052
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3052
DE_IR           :  0xdfc8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3052
AGEX_SR1        :  0x3046
AGEX_SR2        :  0x3006
AGEX_CC         :  1
AGEX_IR         :  0xdfc8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3052
MEM_ALU_RESULT  :  0x4600
MEM_ADDRESS     :  0x0190
MEM_CC          :  1
MEM_IR          :  0xdfc8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3052
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4600
SR_ADDRESS      :  0x0190
SR_IR           :  0xdfc8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 103
PC              : 0x3054
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3054
DE_IR           :  0xdfd8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3052
AGEX_SR1        :  0xffff
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0xdfc8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3052
MEM_ALU_RESULT  :  0x4600
MEM_ADDRESS     :  0x0190
MEM_CC          :  1
MEM_IR          :  0xdfc8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3052
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4600
SR_ADDRESS      :  0x0190
SR_IR           :  0xdfc8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 104
PC              : 0x3054
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3054
DE_IR           :  0xdfd8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3054
AGEX_SR1        :  0xffff
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0xdfd8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3052
MEM_ALU_RESULT  :  0xff00
MEM_ADDRESS     :  0x0190
MEM_CC          :  4
MEM_IR          :  0xdfc8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3052
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4600
SR_ADDRESS      :  0x0190
SR_IR           :  0xdfc8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 105
PC              : 0x3054
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3054
DE_IR           :  0xdfd8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3054
AGEX_SR1        :  0xffff
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0xdfd8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3054
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x01b0
MEM_CC          :  4
MEM_IR          :  0xdfd8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3052
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xff00
SR_ADDRESS      :  0x0190
SR_IR           :  0xdfc8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 106
PC              : 0x3054
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xff00

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3054
DE_IR           :  0xdfd8
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3054
AGEX_SR1        :  0xffff
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0xdfd8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3054
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x01b0
MEM_CC          :  4
MEM_IR          :  0xdfd8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3054
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x01b0
SR_IR           :  0xdfd8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 107
PC              : 0x3056
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xff00

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3056
DE_IR           :  0x1d87
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3054
AGEX_SR1        :  0xff00
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0xdfd8
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3054
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x01b0
MEM_CC          :  4
MEM_IR          :  0xdfd8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3054
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x01b0
SR_IR           :  0xdfd8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 108
PC              : 0x3056
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xff00

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3056
DE_IR           :  0x1d87
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3056
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0xff00
AGEX_CC         :  4
AGEX_IR         :  0x1d87
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3054
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x01b0
MEM_CC          :  4
MEM_IR          :  0xdfd8
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3054
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x01b0
SR_IR           :  0xdfd8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 109
PC              : 0x3056
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0xff00

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3056
DE_IR           :  0x1d87
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3056
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0xff00
AGEX_CC         :  4
AGEX_IR         :  0x1d87
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3056
MEM_ALU_RESULT  :  0x7e00
MEM_ADDRESS     :  0x010e
MEM_CC          :  4
MEM_IR          :  0x1d87
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3054
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x01b0
SR_IR           :  0xdfd8
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 110
PC              : 0x3056
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3056
DE_IR           :  0x1d87
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3056
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0xff00
AGEX_CC         :  4
AGEX_IR         :  0x1d87
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3056
MEM_ALU_RESULT  :  0x7e00
MEM_ADDRESS     :  0x010e
MEM_CC          :  4
MEM_IR          :  0x1d87
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3056
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7e00
SR_ADDRESS      :  0x010e
SR_IR           :  0x1d87
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 111
PC              : 0x3058
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3058
DE_IR           :  0x9dbf
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3056
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x1d87
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3056
MEM_ALU_RESULT  :  0x7e00
MEM_ADDRESS     :  0x010e
MEM_CC          :  4
MEM_IR          :  0x1d87
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3056
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7e00
SR_ADDRESS      :  0x010e
SR_IR           :  0x1d87
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 112
PC              : 0x3058
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3058
DE_IR           :  0x9dbf
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3058
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x9dbf
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3056
MEM_ALU_RESULT  :  0x7fff
MEM_ADDRESS     :  0x010e
MEM_CC          :  1
MEM_IR          :  0x1d87
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3056
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7e00
SR_ADDRESS      :  0x010e
SR_IR           :  0x1d87
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 113
PC              : 0x3058
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7f00
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3058
DE_IR           :  0x9dbf
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3058
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x9dbf
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3058
MEM_ALU_RESULT  :  0x80ff
MEM_ADDRESS     :  0x017e
MEM_CC          :  1
MEM_IR          :  0x9dbf
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3056
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7fff
SR_ADDRESS      :  0x010e
SR_IR           :  0x1d87
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 114
PC              : 0x3058
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7fff
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3058
DE_IR           :  0x9dbf
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3058
AGEX_SR1        :  0x7f00
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x9dbf
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3058
MEM_ALU_RESULT  :  0x80ff
MEM_ADDRESS     :  0x017e
MEM_CC          :  1
MEM_IR          :  0x9dbf
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3058
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x80ff
SR_ADDRESS      :  0x017e
SR_IR           :  0x9dbf
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 115
PC              : 0x305a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7fff
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305a
DE_IR           :  0x1da3
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3058
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x9dbf
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3058
MEM_ALU_RESULT  :  0x80ff
MEM_ADDRESS     :  0x017e
MEM_CC          :  1
MEM_IR          :  0x9dbf
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3058
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x80ff
SR_ADDRESS      :  0x017e
SR_IR           :  0x9dbf
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 116
PC              : 0x305a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7fff
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305a
DE_IR           :  0x1da3
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305a
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0xa138
AGEX_CC         :  1
AGEX_IR         :  0x1da3
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3058
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x017e
MEM_CC          :  1
MEM_IR          :  0x9dbf
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3058
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x80ff
SR_ADDRESS      :  0x017e
SR_IR           :  0x9dbf
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 117
PC              : 0x305a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x7fff
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305a
DE_IR           :  0x1da3
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305a
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0xa138
AGEX_CC         :  1
AGEX_IR         :  0x1da3
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305a
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0146
MEM_CC          :  1
MEM_IR          :  0x1da3
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3058
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x017e
SR_IR           :  0x9dbf
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 118
PC              : 0x305a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305a
DE_IR           :  0x1da3
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305a
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0xa138
AGEX_CC         :  1
AGEX_IR         :  0x1da3
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305a
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0146
MEM_CC          :  1
MEM_IR          :  0x1da3
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0146
SR_IR           :  0x1da3
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 119
PC              : 0x305c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305c
DE_IR           :  0x5dbd
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305a
AGEX_SR1        :  0x8000
AGEX_SR2        :  0xa138
AGEX_CC         :  4
AGEX_IR         :  0x1da3
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x305a
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0146
MEM_CC          :  1
MEM_IR          :  0x1da3
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0146
SR_IR           :  0x1da3
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 120
PC              : 0x305c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305c
DE_IR           :  0x5dbd
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305c
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x5dbd
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305a
MEM_ALU_RESULT  :  0x8003
MEM_ADDRESS     :  0x0146
MEM_CC          :  4
MEM_IR          :  0x1da3
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x305a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0146
SR_IR           :  0x1da3
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 121
PC              : 0x305c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305c
DE_IR           :  0x5dbd
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305c
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x5dbd
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305c
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x017a
MEM_CC          :  4
MEM_IR          :  0x5dbd
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8003
SR_ADDRESS      :  0x0146
SR_IR           :  0x1da3
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 122
PC              : 0x305c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8003
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305c
DE_IR           :  0x5dbd
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305c
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x5dbd
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305c
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x017a
MEM_CC          :  4
MEM_IR          :  0x5dbd
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x017a
SR_IR           :  0x5dbd
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 123
PC              : 0x305e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8003
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305e
DE_IR           :  0x9da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305c
AGEX_SR1        :  0x8003
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x5dbd
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x305c
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x017a
MEM_CC          :  4
MEM_IR          :  0x5dbd
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x017a
SR_IR           :  0x5dbd
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 124
PC              : 0x305e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8003
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305e
DE_IR           :  0x9da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305e
AGEX_SR1        :  0x8003
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x9da1
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305c
MEM_ALU_RESULT  :  0x8001
MEM_ADDRESS     :  0x017a
MEM_CC          :  4
MEM_IR          :  0x5dbd
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x305c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x017a
SR_IR           :  0x5dbd
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 125
PC              : 0x305e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8003
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305e
DE_IR           :  0x9da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305e
AGEX_SR1        :  0x8003
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x9da1
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305e
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x9da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8001
SR_ADDRESS      :  0x017a
SR_IR           :  0x5dbd
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 126
PC              : 0x305e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x305e
DE_IR           :  0x9da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305e
AGEX_SR1        :  0x8003
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x9da1
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305e
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x9da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x9da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 127
PC              : 0x3060
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3060
DE_IR           :  0x1da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x305e
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x9da1
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x305e
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x9da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x9da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 128
PC              : 0x3060
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3060
DE_IR           :  0x1da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3060
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1da1
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x305e
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x9da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x305e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x9da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 129
PC              : 0x3060
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3060
DE_IR           :  0x1da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3060
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1da1
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3060
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x1da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x305e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x0142
SR_IR           :  0x9da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 130
PC              : 0x3060
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3060
DE_IR           :  0x1da1
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3060
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1da1
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3060
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x1da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3060
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x1da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 131
PC              : 0x3060
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3062
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3060
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1da1
AGEX_DRID       :  6
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3060
MEM_ALU_RESULT  :  0x8002
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x1da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3060
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x1da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 132
PC              : 0x3062
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3062
DE_IR           :  0x1185
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3062
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x00ff
AGEX_CC         :  4
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3060
MEM_ALU_RESULT  :  0x8001
MEM_ADDRESS     :  0x0142
MEM_CC          :  4
MEM_IR          :  0x1da1
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3060
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8002
SR_ADDRESS      :  0x0142
SR_IR           :  0x1da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 133
PC              : 0x3062
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8000
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3062
DE_IR           :  0x1185
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3062
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x1185
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3062
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  4
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3060
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8001
SR_ADDRESS      :  0x0142
SR_IR           :  0x1da1
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 134
PC              : 0x3062
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3062
DE_IR           :  0x1185
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3062
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x1185
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3062
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x010a
MEM_CC          :  4
MEM_IR          :  0x1185
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3062
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 135
PC              : 0x3064
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3064
DE_IR           :  0x5260
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3062
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x7fff
AGEX_CC         :  4
AGEX_IR         :  0x1185
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3062
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x010a
MEM_CC          :  4
MEM_IR          :  0x1185
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3062
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x010a
SR_IR           :  0x1185
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 136
PC              : 0x3066
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3066
DE_IR           :  0x1261
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3064
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3006
AGEX_CC         :  4
AGEX_IR         :  0x5260
AGEX_DRID       :  1
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3062
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x010a
MEM_CC          :  4
MEM_IR          :  0x1185
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3062
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x010a
SR_IR           :  0x1185
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 137
PC              : 0x3066
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3066
DE_IR           :  0x1261
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3066
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1261
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3064
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00c0
MEM_CC          :  4
MEM_IR          :  0x5260
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3062
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x010a
SR_IR           :  0x1185
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 138
PC              : 0x3066
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3066
DE_IR           :  0x1261
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3066
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0x1261
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3066
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  4
MEM_IR          :  0x1261
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3064
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00c0
SR_IR           :  0x5260
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 139
PC              : 0x3066
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3066
DE_IR           :  0x1261
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3066
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x1261
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3066
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  4
MEM_IR          :  0x1261
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3066
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1261
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 140
PC              : 0x3068
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3068
DE_IR           :  0xd24f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3066
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x1261
AGEX_DRID       :  1
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3066
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  2
MEM_IR          :  0x1261
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3066
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1261
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 141
PC              : 0x3068
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3068
DE_IR           :  0xd24f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3068
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0xd24f
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3066
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  2
MEM_IR          :  0x1261
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3066
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1261
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 142
PC              : 0x3068
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3068
DE_IR           :  0xd24f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3068
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0xd24f
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3068
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x009e
MEM_CC          :  2
MEM_IR          :  0xd24f
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3066
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1261
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 143
PC              : 0x3068
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3068
DE_IR           :  0xd24f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3068
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0xd24f
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3068
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x009e
MEM_CC          :  2
MEM_IR          :  0xd24f
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3068
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x009e
SR_IR           :  0xd24f
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 144
PC              : 0x3068
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306a
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3068
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0xd24f
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3068
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x009e
MEM_CC          :  2
MEM_IR          :  0xd24f
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3068
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x009e
SR_IR           :  0xd24f
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 145
PC              : 0x306a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306a
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x306a
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3068
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x009e
MEM_CC          :  1
MEM_IR          :  0xd24f
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3068
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x009e
SR_IR           :  0xd24f
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 146
PC              : 0x306a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306a
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x306a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3068
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x009e
SR_IR           :  0xd24f
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 147
PC              : 0x306a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306a
DE_IR           :  0x0801
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x306a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x306c
MEM_CC          :  1
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 148
PC              : 0x306a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x306a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0x0801
AGEX_DRID       :  4
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x306a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x306c
MEM_CC          :  1
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x306c
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 149
PC              : 0x306a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x306c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x306c
MEM_CC          :  4
MEM_IR          :  0x0801
MEM_DRID        :  4
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x306a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x306c
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 150
PC              : 0x306c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x306c
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x306c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x306c
SR_IR           :  0x0801
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 151
PC              : 0x306e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x306e
DE_IR           :  0xd27f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x306c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 152
PC              : 0x3070
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3070
DE_IR           :  0xd251
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x306e
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x00ff
AGEX_CC         :  4
AGEX_IR         :  0xd27f
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x306c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 153
PC              : 0x3070
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3070
DE_IR           :  0xd251
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3070
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0xd251
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x306e
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x00fe
MEM_CC          :  4
MEM_IR          :  0xd27f
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x306c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 154
PC              : 0x3070
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0x8000
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3070
DE_IR           :  0xd251
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3070
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0xd251
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3070
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x00a2
MEM_CC          :  4
MEM_IR          :  0xd251
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x306e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x00fe
SR_IR           :  0xd27f
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 155
PC              : 0x3070
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0xffff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3070
DE_IR           :  0xd251
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3070
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0xd251
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3070
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x00a2
MEM_CC          :  4
MEM_IR          :  0xd251
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3070
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x00a2
SR_IR           :  0xd251
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 156
PC              : 0x3072
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0xffff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3072
DE_IR           :  0x1001
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3070
AGEX_SR1        :  0xffff
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0xd251
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3070
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x00a2
MEM_CC          :  4
MEM_IR          :  0xd251
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3070
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x00a2
SR_IR           :  0xd251
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 157
PC              : 0x3072
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0xffff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3072
DE_IR           :  0x1001
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3072
AGEX_SR1        :  0x0000
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x1001
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3070
MEM_ALU_RESULT  :  0x7fff
MEM_ADDRESS     :  0x00a2
MEM_CC          :  4
MEM_IR          :  0xd251
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3070
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x00a2
SR_IR           :  0xd251
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 158
PC              : 0x3072
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x0000
1: 0xffff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3072
DE_IR           :  0x1001
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3072
AGEX_SR1        :  0x0000
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x1001
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3072
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x0002
MEM_CC          :  4
MEM_IR          :  0x1001
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3070
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7fff
SR_ADDRESS      :  0x00a2
SR_IR           :  0xd251
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 159
PC              : 0x3072
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3072
DE_IR           :  0x1001
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3072
AGEX_SR1        :  0x0000
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x1001
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3072
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x0002
MEM_CC          :  4
MEM_IR          :  0x1001
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3072
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x0002
SR_IR           :  0x1001
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 160
PC              : 0x3074
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3074
DE_IR           :  0x1006
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3072
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x7fff
AGEX_CC         :  1
AGEX_IR         :  0x1001
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3072
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x0002
MEM_CC          :  4
MEM_IR          :  0x1001
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3072
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x0002
SR_IR           :  0x1001
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 161
PC              : 0x3074
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3074
DE_IR           :  0x1006
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3074
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x8001
AGEX_CC         :  1
AGEX_IR         :  0x1006
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3072
MEM_ALU_RESULT  :  0x7fff
MEM_ADDRESS     :  0x0002
MEM_CC          :  1
MEM_IR          :  0x1001
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3072
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x0002
SR_IR           :  0x1001
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 162
PC              : 0x3074
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3074
DE_IR           :  0x1006
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3074
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x8001
AGEX_CC         :  1
AGEX_IR         :  0x1006
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3074
MEM_ALU_RESULT  :  0x8001
MEM_ADDRESS     :  0x000c
MEM_CC          :  1
MEM_IR          :  0x1006
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3072
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7fff
SR_ADDRESS      :  0x0002
SR_IR           :  0x1001
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 163
PC              : 0x3074
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x7fff
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3074
DE_IR           :  0x1006
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3074
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x8001
AGEX_CC         :  1
AGEX_IR         :  0x1006
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3074
MEM_ALU_RESULT  :  0x8001
MEM_ADDRESS     :  0x000c
MEM_CC          :  1
MEM_IR          :  0x1006
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3074
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8001
SR_ADDRESS      :  0x000c
SR_IR           :  0x1006
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 164
PC              : 0x3076
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x7fff
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3076
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3074
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x8001
AGEX_CC         :  1
AGEX_IR         :  0x1006
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3074
MEM_ALU_RESULT  :  0x8001
MEM_ADDRESS     :  0x000c
MEM_CC          :  1
MEM_IR          :  0x1006
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3074
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8001
SR_ADDRESS      :  0x000c
SR_IR           :  0x1006
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 165
PC              : 0x3076
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x7fff
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3076
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3076
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x7fff
AGEX_CC         :  1
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3074
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x000c
MEM_CC          :  1
MEM_IR          :  0x1006
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3074
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8001
SR_ADDRESS      :  0x000c
SR_IR           :  0x1006
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 166
PC              : 0x3076
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x7fff
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3076
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3076
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x7fff
AGEX_CC         :  1
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3076
MEM_ALU_RESULT  :  0xfffe
MEM_ADDRESS     :  0x3078
MEM_CC          :  1
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3074
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x000c
SR_IR           :  0x1006
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 167
PC              : 0x3076
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3076
DE_IR           :  0x0a01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3076
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x7fff
AGEX_CC         :  1
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3076
MEM_ALU_RESULT  :  0xfffe
MEM_ADDRESS     :  0x3078
MEM_CC          :  1
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3076
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffe
SR_ADDRESS      :  0x3078
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 168
PC              : 0x3076
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3078
DE_IR           :  0x0e01
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3076
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x7fff
AGEX_CC         :  2
AGEX_IR         :  0x0a01
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3076
MEM_ALU_RESULT  :  0xfffe
MEM_ADDRESS     :  0x3078
MEM_CC          :  1
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3076
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffe
SR_ADDRESS      :  0x3078
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 169
PC              : 0x3076
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3078
DE_IR           :  0x0e01
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3078
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x7fff
AGEX_CC         :  2
AGEX_IR         :  0x0e01
AGEX_DRID       :  7
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3076
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3078
MEM_CC          :  2
MEM_IR          :  0x0a01
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3076
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffe
SR_ADDRESS      :  0x3078
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 170
PC              : 0x3076
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3078
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3078
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x7fff
AGEX_CC         :  2
AGEX_IR         :  0x0e01
AGEX_DRID       :  7
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3078
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x307a
MEM_CC          :  2
MEM_IR          :  0x0e01
MEM_DRID        :  7
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3076
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3078
SR_IR           :  0x0a01
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 171
PC              : 0x3078
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3078
DE_IR           :  0x0e01
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3078
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3078
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x307a
MEM_CC          :  2
MEM_IR          :  0x0e01
MEM_DRID        :  7
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3078
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x307a
SR_IR           :  0x0e01
SR_DRID         :  7
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 172
PC              : 0x3078
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307a
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3078
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x7fff
AGEX_CC         :  2
AGEX_IR         :  0x0e01
AGEX_DRID       :  7
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3078
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3078
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x307a
SR_IR           :  0x0e01
SR_DRID         :  7
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 173
PC              : 0x3078
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307a
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x307a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3078
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x307a
MEM_CC          :  2
MEM_IR          :  0x0e01
MEM_DRID        :  7
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3078
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 174
PC              : 0x307a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x307a
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x307a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3078
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x307a
SR_IR           :  0x0e01
SR_DRID         :  7
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 175
PC              : 0x307c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307c
DE_IR           :  0xd27e
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 176
PC              : 0x307e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307e
DE_IR           :  0x1e7f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307c
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x8001
AGEX_CC         :  2
AGEX_IR         :  0xd27e
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x307a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 177
PC              : 0x307e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307e
DE_IR           :  0x1e7f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307e
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0x1e7f
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307c
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00fc
MEM_CC          :  2
MEM_IR          :  0xd27e
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x307a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 178
PC              : 0x307e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x7fff
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307e
DE_IR           :  0x1e7f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307e
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0x1e7f
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307e
MEM_ALU_RESULT  :  0x7ffe
MEM_ADDRESS     :  0x00fe
MEM_CC          :  2
MEM_IR          :  0x1e7f
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00fc
SR_IR           :  0xd27e
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 179
PC              : 0x307e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x307e
DE_IR           :  0x1e7f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307e
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x00ff
AGEX_CC         :  2
AGEX_IR         :  0x1e7f
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307e
MEM_ALU_RESULT  :  0x7ffe
MEM_ADDRESS     :  0x00fe
MEM_CC          :  2
MEM_IR          :  0x1e7f
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7ffe
SR_ADDRESS      :  0x00fe
SR_IR           :  0x1e7f
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 180
PC              : 0x3080
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3080
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x307e
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x00ff
AGEX_CC         :  1
AGEX_IR         :  0x1e7f
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x307e
MEM_ALU_RESULT  :  0x7ffe
MEM_ADDRESS     :  0x00fe
MEM_CC          :  2
MEM_IR          :  0x1e7f
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7ffe
SR_ADDRESS      :  0x00fe
SR_IR           :  0x1e7f
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 181
PC              : 0x3080
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3080
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3080
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x307e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00fe
MEM_CC          :  1
MEM_IR          :  0x1e7f
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x307e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x7ffe
SR_ADDRESS      :  0x00fe
SR_IR           :  0x1e7f
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 182
PC              : 0x3080
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x00ff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3080
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3080
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3080
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3082
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x307e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00fe
SR_IR           :  0x1e7f
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 183
PC              : 0x3080
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3080
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3080
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3080
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3082
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3080
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3082
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 184
PC              : 0x3080
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3082
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3080
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3080
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3082
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3080
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3082
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 185
PC              : 0x3080
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3082
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3082
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3080
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3082
MEM_CC          :  2
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3080
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3082
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 186
PC              : 0x3082
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3082
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3082
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3082
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3080
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3082
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 187
PC              : 0x3084
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3084
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3082
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3082
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3082
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 188
PC              : 0x3084
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3086
DE_IR           :  0xe064
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3084
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3082
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3082
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 189
PC              : 0x3084
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3086
DE_IR           :  0xe064
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3086
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe064
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3084
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3084
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3082
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 190
PC              : 0x3084
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3086
DE_IR           :  0xe064
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3086
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe064
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3086
MEM_ALU_RESULT  :  0x0010
MEM_ADDRESS     :  0x314e
MEM_CC          :  2
MEM_IR          :  0xe064
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3084
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3084
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 191
PC              : 0x3086
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3086
DE_IR           :  0xe064
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3086
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe064
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3086
MEM_ALU_RESULT  :  0x0010
MEM_ADDRESS     :  0x314e
MEM_CC          :  2
MEM_IR          :  0xe064
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3086
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0010
SR_ADDRESS      :  0x314e
SR_IR           :  0xe064
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 192
PC              : 0x3088
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3088
DE_IR           :  0x2200
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3086
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xe064
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3086
MEM_ALU_RESULT  :  0x0010
MEM_ADDRESS     :  0x314e
MEM_CC          :  2
MEM_IR          :  0xe064
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3086
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0010
SR_ADDRESS      :  0x314e
SR_IR           :  0xe064
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 193
PC              : 0x3088
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3088
DE_IR           :  0x2200
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3088
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0x2200
AGEX_DRID       :  1
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3086
MEM_ALU_RESULT  :  0x0010
MEM_ADDRESS     :  0x314e
MEM_CC          :  2
MEM_IR          :  0xe064
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3086
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0010
SR_ADDRESS      :  0x314e
SR_IR           :  0xe064
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 194
PC              : 0x3088
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3088
DE_IR           :  0x2200
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3088
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0x2200
AGEX_DRID       :  1
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3088
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x2200
MEM_DRID        :  1
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3086
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0010
SR_ADDRESS      :  0x314e
SR_IR           :  0xe064
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 195
PC              : 0x3088
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x314e
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3088
DE_IR           :  0x2200
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3088
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0x2200
AGEX_DRID       :  1
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3088
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x2200
MEM_DRID        :  1
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3088
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x2200
SR_DRID         :  1
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 196
PC              : 0x3088
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x314e
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308a
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3088
AGEX_SR1        :  0x314e
AGEX_SR2        :  0x0001
AGEX_CC         :  2
AGEX_IR         :  0x2200
AGEX_DRID       :  1
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3088
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0x2200
MEM_DRID        :  1
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3088
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x2200
SR_DRID         :  1
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 197
PC              : 0x308a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x314e
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308a
DE_IR           :  0xd248
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308a
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3088
MEM_ALU_RESULT  :  0x314e
MEM_ADDRESS     :  0x314e
MEM_CC          :  2
MEM_IR          :  0x2200
MEM_DRID        :  1
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3088
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0x2200
SR_DRID         :  1
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 198
PC              : 0x308a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x314e
1: 0x0001
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308a
DE_IR           :  0xd248
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308a
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x314e
AGEX_CC         :  2
AGEX_IR         :  0xd248
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3088
SR_DATA         :  0x0017
SR_ALU_RESULT   :  0x314e
SR_ADDRESS      :  0x314e
SR_IR           :  0x2200
SR_DRID         :  1
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 199
PC              : 0x308a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314e
1: 0x0017
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308a
DE_IR           :  0xd248
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308a
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x314e
AGEX_CC         :  2
AGEX_IR         :  0xd248
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308a
MEM_ALU_RESULT  :  0x0100
MEM_ADDRESS     :  0x0090
MEM_CC          :  2
MEM_IR          :  0xd248
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 200
PC              : 0x308c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314e
1: 0x0017
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308c
DE_IR           :  0xe1bf
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308a
AGEX_SR1        :  0x0017
AGEX_SR2        :  0x314e
AGEX_CC         :  1
AGEX_IR         :  0xd248
AGEX_DRID       :  1
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x308a
MEM_ALU_RESULT  :  0x0100
MEM_ADDRESS     :  0x0090
MEM_CC          :  2
MEM_IR          :  0xd248
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0100
SR_ADDRESS      :  0x0090
SR_IR           :  0xd248
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 201
PC              : 0x308e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314e
1: 0x0017
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308e
DE_IR           :  0x203f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308c
AGEX_SR1        :  0x8001
AGEX_SR2        :  0x314e
AGEX_CC         :  1
AGEX_IR         :  0xe1bf
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x308a
MEM_ALU_RESULT  :  0x1700
MEM_ADDRESS     :  0x0090
MEM_CC          :  1
MEM_IR          :  0xd248
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x308a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0100
SR_ADDRESS      :  0x0090
SR_IR           :  0xd248
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 202
PC              : 0x308e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314e
1: 0x0017
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308e
DE_IR           :  0x203f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308e
AGEX_SR1        :  0x314e
AGEX_SR2        :  0x314e
AGEX_CC         :  1
AGEX_IR         :  0x203f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308c
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x300a
MEM_CC          :  1
MEM_IR          :  0xe1bf
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x308a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1700
SR_ADDRESS      :  0x0090
SR_IR           :  0xd248
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 203
PC              : 0x308e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x314e
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308e
DE_IR           :  0x203f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308e
AGEX_SR1        :  0x314e
AGEX_SR2        :  0x314e
AGEX_CC         :  1
AGEX_IR         :  0x203f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x314d
MEM_CC          :  1
MEM_IR          :  0x203f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x300a
SR_IR           :  0xe1bf
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 204
PC              : 0x308e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300a
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x308e
DE_IR           :  0x203f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308e
AGEX_SR1        :  0x314e
AGEX_SR2        :  0x314e
AGEX_CC         :  1
AGEX_IR         :  0x203f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x314d
MEM_CC          :  1
MEM_IR          :  0x203f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x314d
SR_IR           :  0x203f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 205
PC              : 0x3090
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300a
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3090
DE_IR           :  0x1240
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x308e
AGEX_SR1        :  0x300a
AGEX_SR2        :  0x300a
AGEX_CC         :  1
AGEX_IR         :  0x203f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x308e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x314d
MEM_CC          :  1
MEM_IR          :  0x203f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x314d
SR_IR           :  0x203f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 206
PC              : 0x3090
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300a
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3090
DE_IR           :  0x1240
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3090
AGEX_SR1        :  0x1700
AGEX_SR2        :  0x300a
AGEX_CC         :  1
AGEX_IR         :  0x1240
AGEX_DRID       :  1
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x308e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3009
MEM_CC          :  1
MEM_IR          :  0x203f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x308e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x314d
SR_IR           :  0x203f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 207
PC              : 0x3090
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300a
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3090
DE_IR           :  0x1240
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3090
AGEX_SR1        :  0x1700
AGEX_SR2        :  0x300a
AGEX_CC         :  1
AGEX_IR         :  0x1240
AGEX_DRID       :  1
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3090
MEM_ALU_RESULT  :  0x470a
MEM_ADDRESS     :  0x0080
MEM_CC          :  1
MEM_IR          :  0x1240
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x308e
SR_DATA         :  0x0032
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3009
SR_IR           :  0x203f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 208
PC              : 0x3090
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3090
DE_IR           :  0x1240
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3090
AGEX_SR1        :  0x1700
AGEX_SR2        :  0x300a
AGEX_CC         :  1
AGEX_IR         :  0x1240
AGEX_DRID       :  1
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3090
MEM_ALU_RESULT  :  0x470a
MEM_ADDRESS     :  0x0080
MEM_CC          :  1
MEM_IR          :  0x1240
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3090
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x470a
SR_ADDRESS      :  0x0080
SR_IR           :  0x1240
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 209
PC              : 0x3090
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3092
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3090
AGEX_SR1        :  0x1700
AGEX_SR2        :  0x0032
AGEX_CC         :  1
AGEX_IR         :  0x1240
AGEX_DRID       :  1
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3090
MEM_ALU_RESULT  :  0x470a
MEM_ADDRESS     :  0x0080
MEM_CC          :  1
MEM_IR          :  0x1240
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3090
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x470a
SR_ADDRESS      :  0x0080
SR_IR           :  0x1240
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 210
PC              : 0x3092
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3092
DE_IR           :  0xee5f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3092
AGEX_SR1        :  0xa138
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3090
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x0080
MEM_CC          :  1
MEM_IR          :  0x1240
MEM_DRID        :  1
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3090
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x470a
SR_ADDRESS      :  0x0080
SR_IR           :  0x1240
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 211
PC              : 0x3094
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1700
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3094
DE_IR           :  0x73c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3092
AGEX_SR1        :  0x1700
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xee5f
AGEX_DRID       :  7
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3092
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3090
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x0080
SR_IR           :  0x1240
SR_DRID         :  1
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 212
PC              : 0x3094
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3094
DE_IR           :  0x73c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3094
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1700
AGEX_CC         :  1
AGEX_IR         :  0x73c0
AGEX_DRID       :  1
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3092
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0xee5f
MEM_DRID        :  7
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3092
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 213
PC              : 0x3094
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3094
DE_IR           :  0x73c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3094
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x73c0
AGEX_DRID       :  1
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3094
MEM_ALU_RESULT  :  0x1700
MEM_ADDRESS     :  0x0000
MEM_CC          :  1
MEM_IR          :  0x73c0
MEM_DRID        :  1
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3092
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3150
SR_IR           :  0xee5f
SR_DRID         :  7
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 214
PC              : 0x3094
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3094
DE_IR           :  0x73c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3094
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x73c0
AGEX_DRID       :  1
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3094
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x0000
MEM_CC          :  1
MEM_IR          :  0x73c0
MEM_DRID        :  1
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3094
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1700
SR_ADDRESS      :  0x0000
SR_IR           :  0x73c0
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 215
PC              : 0x3096
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3096
DE_IR           :  0x61c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3094
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x73c0
AGEX_DRID       :  1
AGEX_CS         :  10111011100001110000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3094
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x0000
MEM_CC          :  1
MEM_IR          :  0x73c0
MEM_DRID        :  1
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3094
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x0000
SR_IR           :  0x73c0
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 216
PC              : 0x3098
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3098
DE_IR           :  0x65c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3096
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x0032
AGEX_CC         :  1
AGEX_IR         :  0x61c0
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3094
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x73c0
MEM_DRID        :  1
MEM_CS          :  00001110000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3094
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x0000
SR_IR           :  0x73c0
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 217
PC              : 0x3098
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  1
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3098
DE_IR           :  0x65c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3096
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x0032
AGEX_CC         :  1
AGEX_IR         :  0x61c0
AGEX_DRID       :  0
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3094
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x73c0
MEM_DRID        :  1
MEM_CS          :  00001110000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3094
SR_DATA         :  0xfeed
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x3150
SR_IR           :  0x73c0
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 218
PC              : 0x309a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x309a
DE_IR           :  0x67c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3098
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x3140
AGEX_CC         :  1
AGEX_IR         :  0x65c0
AGEX_DRID       :  2
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3096
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x61c0
MEM_DRID        :  0
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3094
SR_DATA         :  0xffff
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x3150
SR_IR           :  0x73c0
SR_DRID         :  1
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 219
PC              : 0x309c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x0032
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x309c
DE_IR           :  0x69c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x309a
AGEX_SR1        :  0x3150
AGEX_SR2        :  0xa138
AGEX_CC         :  1
AGEX_IR         :  0x67c0
AGEX_DRID       :  3
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3098
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x65c0
MEM_DRID        :  2
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3096
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x61c0
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 220
PC              : 0x309e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x3140
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x309e
DE_IR           :  0x6bc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x309c
AGEX_SR1        :  0x3150
AGEX_SR2        :  0xffff
AGEX_CC         :  1
AGEX_IR         :  0x69c0
AGEX_DRID       :  4
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x309a
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x67c0
MEM_DRID        :  3
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3098
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x65c0
SR_DRID         :  2
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 221
PC              : 0x30a0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0xa138
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a0
DE_IR           :  0x6dc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x309e
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x7fff
AGEX_CC         :  1
AGEX_IR         :  0x6bc0
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x309c
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x69c0
MEM_DRID        :  4
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x309a
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x67c0
SR_DRID         :  3
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 222
PC              : 0x30a0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xffff
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a2
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a0
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x8001
AGEX_CC         :  1
AGEX_IR         :  0x6dc0
AGEX_DRID       :  6
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x309e
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x6bc0
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x309c
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x69c0
SR_DRID         :  4
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 223
PC              : 0x30a2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x7fff
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a2
DE_IR           :  0x5b60
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x3150
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a0
MEM_ALU_RESULT  :  0x3150
MEM_ADDRESS     :  0x3150
MEM_CC          :  1
MEM_IR          :  0x6dc0
MEM_DRID        :  6
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x309e
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x6bc0
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 224
PC              : 0x30a2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x1732
6: 0x8001
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a2
DE_IR           :  0x5b60
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a2
AGEX_SR1        :  0x7fff
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x5b60
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a2
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a0
SR_DATA         :  0x1732
SR_ALU_RESULT   :  0x3150
SR_ADDRESS      :  0x3150
SR_IR           :  0x6dc0
SR_DRID         :  6
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 225
PC              : 0x30a4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x1732
6: 0x1732
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a4
DE_IR           :  0x5fe0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x5b60
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30a2
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00c0
MEM_CC          :  1
MEM_IR          :  0x5b60
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 226
PC              : 0x30a6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x1732
6: 0x1732
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a6
DE_IR           :  0x1fff
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a4
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30a2
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00c0
MEM_CC          :  1
MEM_IR          :  0x5b60
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30a2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00c0
SR_IR           :  0x5b60
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 227
PC              : 0x30a6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x1732
6: 0x1732
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a6
DE_IR           :  0x1fff
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a6
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x3150
AGEX_CC         :  1
AGEX_IR         :  0x1fff
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30a2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00c0
SR_IR           :  0x5b60
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 228
PC              : 0x30a6
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x3150

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a6
DE_IR           :  0x1fff
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a6
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x3150
AGEX_CC         :  1
AGEX_IR         :  0x1fff
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a6
MEM_ALU_RESULT  :  0x314f
MEM_ADDRESS     :  0x01fe
MEM_CC          :  1
MEM_IR          :  0x1fff
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 229
PC              : 0x30a6
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a6
DE_IR           :  0x1fff
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a6
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x3150
AGEX_CC         :  2
AGEX_IR         :  0x1fff
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a6
MEM_ALU_RESULT  :  0x314f
MEM_ADDRESS     :  0x01fe
MEM_CC          :  1
MEM_IR          :  0x1fff
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314f
SR_ADDRESS      :  0x01fe
SR_IR           :  0x1fff
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 230
PC              : 0x30a8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a8
DE_IR           :  0x9fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a6
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x1fff
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30a6
MEM_ALU_RESULT  :  0x314f
MEM_ADDRESS     :  0x01fe
MEM_CC          :  2
MEM_IR          :  0x1fff
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314f
SR_ADDRESS      :  0x01fe
SR_IR           :  0x1fff
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 231
PC              : 0x30a8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a8
DE_IR           :  0x9fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a8
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x9fe2
AGEX_DRID       :  7
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a6
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x01fe
MEM_CC          :  2
MEM_IR          :  0x1fff
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30a6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x314f
SR_ADDRESS      :  0x01fe
SR_IR           :  0x1fff
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 232
PC              : 0x30a8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a8
DE_IR           :  0x9fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a8
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x9fe2
AGEX_DRID       :  7
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a8
MEM_ALU_RESULT  :  0x0002
MEM_ADDRESS     :  0x01c4
MEM_CC          :  2
MEM_IR          :  0x9fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x01fe
SR_IR           :  0x1fff
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 233
PC              : 0x30a8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30a8
DE_IR           :  0x9fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a8
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x9fe2
AGEX_DRID       :  7
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a8
MEM_ALU_RESULT  :  0x0002
MEM_ADDRESS     :  0x01c4
MEM_CC          :  2
MEM_IR          :  0x9fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0002
SR_ADDRESS      :  0x01c4
SR_IR           :  0x9fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 234
PC              : 0x30aa
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30aa
DE_IR           :  0x5fe7
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30a8
AGEX_SR1        :  0xffff
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x9fe2
AGEX_DRID       :  7
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30a8
MEM_ALU_RESULT  :  0x0002
MEM_ADDRESS     :  0x01c4
MEM_CC          :  2
MEM_IR          :  0x9fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0002
SR_ADDRESS      :  0x01c4
SR_IR           :  0x9fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 235
PC              : 0x30aa
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30aa
DE_IR           :  0x5fe7
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30aa
AGEX_SR1        :  0xffff
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x5fe7
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30a8
MEM_ALU_RESULT  :  0xfffd
MEM_ADDRESS     :  0x01c4
MEM_CC          :  4
MEM_IR          :  0x9fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30a8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0002
SR_ADDRESS      :  0x01c4
SR_IR           :  0x9fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 236
PC              : 0x30aa
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xffff

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30aa
DE_IR           :  0x5fe7
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30aa
AGEX_SR1        :  0xffff
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x5fe7
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30aa
MEM_ALU_RESULT  :  0x0007
MEM_ADDRESS     :  0x01ce
MEM_CC          :  4
MEM_IR          :  0x5fe7
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30a8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffd
SR_ADDRESS      :  0x01c4
SR_IR           :  0x9fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 237
PC              : 0x30aa
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xfffd

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30aa
DE_IR           :  0x5fe7
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30aa
AGEX_SR1        :  0xffff
AGEX_SR2        :  0xffff
AGEX_CC         :  4
AGEX_IR         :  0x5fe7
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30aa
MEM_ALU_RESULT  :  0x0007
MEM_ADDRESS     :  0x01ce
MEM_CC          :  4
MEM_IR          :  0x5fe7
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30aa
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0007
SR_ADDRESS      :  0x01ce
SR_IR           :  0x5fe7
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 238
PC              : 0x30ac
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xfffd

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ac
DE_IR           :  0xe802
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30aa
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0xfffd
AGEX_CC         :  4
AGEX_IR         :  0x5fe7
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30aa
MEM_ALU_RESULT  :  0x0007
MEM_ADDRESS     :  0x01ce
MEM_CC          :  4
MEM_IR          :  0x5fe7
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30aa
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0007
SR_ADDRESS      :  0x01ce
SR_IR           :  0x5fe7
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 239
PC              : 0x30ae
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xfffd

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ae
DE_IR           :  0xe03c
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ac
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0xe802
AGEX_DRID       :  4
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30aa
MEM_ALU_RESULT  :  0x0005
MEM_ADDRESS     :  0x01ce
MEM_CC          :  4
MEM_IR          :  0x5fe7
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30aa
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0007
SR_ADDRESS      :  0x01ce
SR_IR           :  0x5fe7
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 240
PC              : 0x30b0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0xfffd

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b0
DE_IR           :  0xc000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ae
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0xe03c
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30ac
MEM_ALU_RESULT  :  0x5cc8
MEM_ADDRESS     :  0x30b0
MEM_CC          :  4
MEM_IR          :  0xe802
MEM_DRID        :  4
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30aa
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0005
SR_ADDRESS      :  0x01ce
SR_IR           :  0x5fe7
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 241
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x1732
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b0
DE_IR           :  0xc000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0xc000
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ae
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x3126
MEM_CC          :  4
MEM_IR          :  0xe03c
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30ac
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x5cc8
SR_ADDRESS      :  0x30b0
SR_IR           :  0xe802
SR_DRID         :  4
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 242
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x1732
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b0
DE_IR           :  0xc000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xc000
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b0
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x1732
MEM_CC          :  4
MEM_IR          :  0xc000
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ae
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x3126
SR_IR           :  0xe03c
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 243
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b0
DE_IR           :  0xc000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xc000
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b0
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x1732
MEM_CC          :  1
MEM_IR          :  0xc000
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x1732
SR_IR           :  0xc000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 244
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b2
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b0
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc000
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30b0
MEM_ALU_RESULT  :  0x1732
MEM_ADDRESS     :  0x1732
MEM_CC          :  1
MEM_IR          :  0xc000
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x1732
SR_IR           :  0xc000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 245
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b2
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b0
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x3126
MEM_CC          :  1
MEM_IR          :  0xc000
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30b0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1732
SR_ADDRESS      :  0x1732
SR_IR           :  0xc000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 246
PC              : 0x3126
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30b2
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b2
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x30b2
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x3126
SR_IR           :  0xc000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 247
PC              : 0x3128
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3128
DE_IR           :  0x1ffb
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b2
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x30b2
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x30b2
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 248
PC              : 0x3128
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312a
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3128
AGEX_SR1        :  0x0005
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1ffb
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30b2
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x30b2
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x30b2
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 249
PC              : 0x312a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312a
DE_IR           :  0x0a05
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x312a
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x0005
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3128
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01f6
MEM_CC          :  1
MEM_IR          :  0x1ffb
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30b2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x30b2
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 250
PC              : 0x312a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0005

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312a
DE_IR           :  0x0a05
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x312a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0a05
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312a
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3128
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01f6
SR_IR           :  0x1ffb
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 251
PC              : 0x312a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312a
DE_IR           :  0x0a05
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x312a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0x0a05
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312a
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0x0a05
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 252
PC              : 0x312a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x0a05
AGEX_DRID       :  5
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x312a
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0x0a05
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x3134
SR_IR           :  0x0a05
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 253
PC              : 0x312a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312a
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x3134
MEM_CC          :  2
MEM_IR          :  0x0a05
MEM_DRID        :  5
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x312a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x3134
SR_IR           :  0x0a05
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 254
PC              : 0x312a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x312c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312c
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x3134
SR_IR           :  0x0a05
SR_DRID         :  5
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 255
PC              : 0x312c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312c
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x312c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312c
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 256
PC              : 0x312c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312e
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x312c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312c
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 257
PC              : 0x312c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312e
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312e
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312c
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x312c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 258
PC              : 0x312c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x312e
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312e
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312e
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312e
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 259
PC              : 0x312e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x312e
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x312e
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312e
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312e
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312e
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 260
PC              : 0x312e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3130
DE_IR           :  0x1b61
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x312e
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x312e
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312e
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312e
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 261
PC              : 0x312e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3130
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3130
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x312e
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x312e
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x312e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312e
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 262
PC              : 0x312e
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3130
DE_IR           :  0x1b61
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3130
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3130
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  2
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x312e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x312e
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 263
PC              : 0x3130
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3130
DE_IR           :  0x1b61
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3130
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3130
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3130
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 264
PC              : 0x3132
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3132
DE_IR           :  0x1fc4
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3130
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3130
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  2
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3130
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 265
PC              : 0x3134
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3134
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3132
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x30b0
AGEX_CC         :  2
AGEX_IR         :  0x1fc4
AGEX_DRID       :  7
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3130
MEM_ALU_RESULT  :  0x0001
MEM_ADDRESS     :  0x00c2
MEM_CC          :  2
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3130
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 266
PC              : 0x3134
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0000
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3134
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3134
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3132
MEM_ALU_RESULT  :  0x30b0
MEM_ADDRESS     :  0x0188
MEM_CC          :  2
MEM_IR          :  0x1fc4
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3130
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0001
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 267
PC              : 0x3134
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3134
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3134
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3134
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3132
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b0
SR_ADDRESS      :  0x0188
SR_IR           :  0x1fc4
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 268
PC              : 0x3134
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3134
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3134
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3134
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  2
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3134
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 269
PC              : 0x3134
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3136
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3134
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3134
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0000
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3134
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 270
PC              : 0x3134
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3136
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3136
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3134
MEM_ALU_RESULT  :  0x30b0
MEM_ADDRESS     :  0x30b0
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3134
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0000
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 271
PC              : 0x30b0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3136
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3136
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3136
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3134
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b0
SR_ADDRESS      :  0x30b0
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 272
PC              : 0x30b2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b2
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3136
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3136
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3136
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 273
PC              : 0x30b2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b4
DE_IR           :  0x5fe0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3136
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3136
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 274
PC              : 0x30b2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b4
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b4
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b2
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x30b2
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3136
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 275
PC              : 0x30b2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30b4
DE_IR           :  0x5fe0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b4
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30b0
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x30b2
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 276
PC              : 0x30b4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b4
DE_IR           :  0x5fe0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b4
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b4
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 277
PC              : 0x30b6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b6
DE_IR           :  0x1fec
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b4
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30b4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 278
PC              : 0x30b6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b6
DE_IR           :  0x1fec
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b6
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x30b0
AGEX_CC         :  1
AGEX_IR         :  0x1fec
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30b4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 279
PC              : 0x30b6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b6
DE_IR           :  0x1fec
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b6
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x30b0
AGEX_CC         :  1
AGEX_IR         :  0x1fec
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b6
MEM_ALU_RESULT  :  0x30bc
MEM_ADDRESS     :  0x01d8
MEM_CC          :  1
MEM_IR          :  0x1fec
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 280
PC              : 0x30b6
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b6
DE_IR           :  0x1fec
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b6
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x30b0
AGEX_CC         :  1
AGEX_IR         :  0x1fec
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b6
MEM_ALU_RESULT  :  0x30bc
MEM_ADDRESS     :  0x01d8
MEM_CC          :  1
MEM_IR          :  0x1fec
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30bc
SR_ADDRESS      :  0x01d8
SR_IR           :  0x1fec
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 281
PC              : 0x30b8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30b8
DE_IR           :  0x483f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b6
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x30b0
AGEX_CC         :  2
AGEX_IR         :  0x1fec
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30b6
MEM_ALU_RESULT  :  0x30bc
MEM_ADDRESS     :  0x01d8
MEM_CC          :  1
MEM_IR          :  0x1fec
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30bc
SR_ADDRESS      :  0x01d8
SR_IR           :  0x1fec
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 282
PC              : 0x30b8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ba
DE_IR           :  0x5fe0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30b8
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x483f
AGEX_DRID       :  7
AGEX_CS         :  01111000001010001010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30b6
MEM_ALU_RESULT  :  0x000c
MEM_ADDRESS     :  0x01d8
MEM_CC          :  2
MEM_IR          :  0x1fec
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30b6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30bc
SR_ADDRESS      :  0x01d8
SR_IR           :  0x1fec
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 283
PC              : 0x30b8
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ba
DE_IR           :  0x5fe0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ba
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30b8
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3136
MEM_CC          :  2
MEM_IR          :  0x483f
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30b6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x000c
SR_ADDRESS      :  0x01d8
SR_IR           :  0x1fec
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 284
PC              : 0x3136
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x000c

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30ba
DE_IR           :  0x5fe0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ba
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ba
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  2
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30b8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3136
SR_IR           :  0x483f
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 285
PC              : 0x3138
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3138
DE_IR           :  0x1b61
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ba
AGEX_SR1        :  0x000c
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ba
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  2
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ba
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 286
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3138
AGEX_SR1        :  0x0001
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30ba
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ba
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 287
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3138
MEM_ALU_RESULT  :  0x0002
MEM_ADDRESS     :  0x00c2
MEM_CC          :  1
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30ba
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 288
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0001
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3138
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0002
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 289
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 290
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 291
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 292
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 293
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 294
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 295
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 296
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30b8
MEM_ADDRESS     :  0x30b8
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 297
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30b8
MEM_ADDRESS     :  0x30b8
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b8
SR_ADDRESS      :  0x30b8
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 298
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30b8
MEM_ADDRESS     :  0x30b8
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b8
SR_ADDRESS      :  0x30b8
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 299
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30b8
MEM_ADDRESS     :  0x30b8
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b8
SR_ADDRESS      :  0x30b8
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 300
PC              : 0x30b8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b8
SR_ADDRESS      :  0x30b8
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 301
PC              : 0x30ba
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ba
DE_IR           :  0x5fe0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30b8
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 302
PC              : 0x30bc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30bc
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ba
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 303
PC              : 0x30bc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30bc
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30bc
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x0002
AGEX_CC         :  1
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ba
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 304
PC              : 0x30bc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x30b8

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30bc
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30bc
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x0002
AGEX_CC         :  1
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30bc
MEM_ALU_RESULT  :  0x30c5
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ba
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 305
PC              : 0x30bc
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30bc
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30bc
AGEX_SR1        :  0x30b8
AGEX_SR2        :  0x0002
AGEX_CC         :  1
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30bc
MEM_ALU_RESULT  :  0x30c5
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30bc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c5
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 306
PC              : 0x30be
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30be
DE_IR           :  0xe83c
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30bc
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0002
AGEX_CC         :  2
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30bc
MEM_ALU_RESULT  :  0x30c5
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30bc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c5
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 307
PC              : 0x30c0
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c0
DE_IR           :  0x4100
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30be
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x30b0
AGEX_CC         :  2
AGEX_IR         :  0xe83c
AGEX_DRID       :  4
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30bc
MEM_ALU_RESULT  :  0x000d
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30bc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c5
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 308
PC              : 0x30c0
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c0
DE_IR           :  0x4100
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c0
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x4100
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30be
MEM_ALU_RESULT  :  0x0003
MEM_ADDRESS     :  0x3136
MEM_CC          :  2
MEM_IR          :  0xe83c
MEM_DRID        :  4
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30bc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x000d
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 309
PC              : 0x30c0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x30b0
5: 0x0002
6: 0x1732
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c0
DE_IR           :  0x4100
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c0
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x4100
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c0
MEM_ALU_RESULT  :  0x30b0
MEM_ADDRESS     :  0x30b0
MEM_CC          :  2
MEM_IR          :  0x4100
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30be
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0003
SR_ADDRESS      :  0x3136
SR_IR           :  0xe83c
SR_DRID         :  4
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 310
PC              : 0x30c0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c0
DE_IR           :  0x4100
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c0
AGEX_SR1        :  0x30b0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x4100
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c0
MEM_ALU_RESULT  :  0x30b0
MEM_ADDRESS     :  0x30b0
MEM_CC          :  2
MEM_IR          :  0x4100
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b0
SR_ADDRESS      :  0x30b0
SR_IR           :  0x4100
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 311
PC              : 0x30c0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c2
DE_IR           :  0xee39
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c0
AGEX_SR1        :  0x3136
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x4100
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30c0
MEM_ALU_RESULT  :  0x30b0
MEM_ADDRESS     :  0x30b0
MEM_CC          :  1
MEM_IR          :  0x4100
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b0
SR_ADDRESS      :  0x30b0
SR_IR           :  0x4100
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 312
PC              : 0x30c0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c2
DE_IR           :  0xee39
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0xee39
AGEX_DRID       :  7
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c0
MEM_ALU_RESULT  :  0x3136
MEM_ADDRESS     :  0x3136
MEM_CC          :  1
MEM_IR          :  0x4100
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30c0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30b0
SR_ADDRESS      :  0x30b0
SR_IR           :  0x4100
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 313
PC              : 0x3136
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30c2
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0xee39
AGEX_DRID       :  7
AGEX_CS         :  01011000000000000010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c2
MEM_ALU_RESULT  :  0x0018
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0xee39
MEM_DRID        :  7
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3136
SR_ADDRESS      :  0x3136
SR_IR           :  0x4100
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 314
PC              : 0x3138
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3138
DE_IR           :  0x1b61
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c2
MEM_ALU_RESULT  :  0x0018
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0xee39
MEM_DRID        :  7
MEM_CS          :  00000000010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0018
SR_ADDRESS      :  0x3134
SR_IR           :  0xee39
SR_DRID         :  7
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 315
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3138
AGEX_SR1        :  0x0002
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30c2
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0018
SR_ADDRESS      :  0x3134
SR_IR           :  0xee39
SR_DRID         :  7
SR_CS           :  0010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 316
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3138
MEM_ALU_RESULT  :  0x0003
MEM_ADDRESS     :  0x00c2
MEM_CC          :  1
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30c2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 317
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0002
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3138
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0003
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 318
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 319
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 320
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 321
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 322
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 323
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 324
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 325
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c0
MEM_ADDRESS     :  0x30c0
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 326
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c0
MEM_ADDRESS     :  0x30c0
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c0
SR_ADDRESS      :  0x30c0
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 327
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c0
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c0
MEM_ADDRESS     :  0x30c0
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c0
SR_ADDRESS      :  0x30c0
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 328
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c0
SR_ADDRESS      :  0x30c0
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 329
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c0
MEM_ADDRESS     :  0x30c0
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 330
PC              : 0x30c0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c0
SR_ADDRESS      :  0x30c0
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 331
PC              : 0x30c2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c2
DE_IR           :  0xee39
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 332
PC              : 0x30c4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c4
DE_IR           :  0x1fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c2
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x30c0
AGEX_CC         :  1
AGEX_IR         :  0xee39
AGEX_DRID       :  7
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 333
PC              : 0x30c4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c4
DE_IR           :  0x1fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c4
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1fe2
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c2
MEM_ALU_RESULT  :  0x0018
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0xee39
MEM_DRID        :  7
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 334
PC              : 0x30c4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c0

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c4
DE_IR           :  0x1fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c4
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1fe2
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c4
MEM_ALU_RESULT  :  0x30c2
MEM_ADDRESS     :  0x01c4
MEM_CC          :  1
MEM_IR          :  0x1fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0018
SR_ADDRESS      :  0x3134
SR_IR           :  0xee39
SR_DRID         :  7
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 335
PC              : 0x30c4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3134

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c4
DE_IR           :  0x1fe2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c4
AGEX_SR1        :  0x30c0
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1fe2
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c4
MEM_ALU_RESULT  :  0x30c2
MEM_ADDRESS     :  0x01c4
MEM_CC          :  1
MEM_IR          :  0x1fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c2
SR_ADDRESS      :  0x01c4
SR_IR           :  0x1fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 336
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3134

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c6
DE_IR           :  0x41c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c4
AGEX_SR1        :  0x3134
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1fe2
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30c4
MEM_ALU_RESULT  :  0x30c2
MEM_ADDRESS     :  0x01c4
MEM_CC          :  1
MEM_IR          :  0x1fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c2
SR_ADDRESS      :  0x01c4
SR_IR           :  0x1fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 337
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3134

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c6
DE_IR           :  0x41c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c6
AGEX_SR1        :  0x3134
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x41c0
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c4
MEM_ALU_RESULT  :  0x3136
MEM_ADDRESS     :  0x01c4
MEM_CC          :  1
MEM_IR          :  0x1fe2
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30c4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c2
SR_ADDRESS      :  0x01c4
SR_IR           :  0x1fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 338
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3134

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c6
DE_IR           :  0x41c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c6
AGEX_SR1        :  0x3134
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x41c0
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c6
MEM_ALU_RESULT  :  0x3134
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0x41c0
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3136
SR_ADDRESS      :  0x01c4
SR_IR           :  0x1fe2
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 339
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3136

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c6
DE_IR           :  0x41c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c6
AGEX_SR1        :  0x3134
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x41c0
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c6
MEM_ALU_RESULT  :  0x3134
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0x41c0
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3134
SR_ADDRESS      :  0x3134
SR_IR           :  0x41c0
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 340
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3136

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c8
DE_IR           :  0x1b7c
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c6
AGEX_SR1        :  0x3136
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x41c0
AGEX_DRID       :  7
AGEX_CS         :  10001000001010001010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30c6
MEM_ALU_RESULT  :  0x3134
MEM_ADDRESS     :  0x3134
MEM_CC          :  1
MEM_IR          :  0x41c0
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3134
SR_ADDRESS      :  0x3134
SR_IR           :  0x41c0
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 341
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3136

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c8
DE_IR           :  0x1b7c
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c8
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x3136
AGEX_CC         :  1
AGEX_IR         :  0x1b7c
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c6
MEM_ALU_RESULT  :  0x3136
MEM_ADDRESS     :  0x3136
MEM_CC          :  1
MEM_IR          :  0x41c0
MEM_DRID        :  7
MEM_CS          :  01010001010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30c6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3134
SR_ADDRESS      :  0x3134
SR_IR           :  0x41c0
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 342
PC              : 0x3136
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x3136

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30c8
DE_IR           :  0x1b7c
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c8
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x3136
AGEX_CC         :  1
AGEX_IR         :  0x1b7c
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c8
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x00f8
MEM_CC          :  1
MEM_IR          :  0x1b7c
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3136
SR_ADDRESS      :  0x3136
SR_IR           :  0x41c0
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 343
PC              : 0x3138
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3138
DE_IR           :  0x1b61
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c8
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x3136
AGEX_CC         :  1
AGEX_IR         :  0x1b7c
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c8
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x00f8
MEM_CC          :  1
MEM_IR          :  0x1b7c
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x00f8
SR_IR           :  0x1b7c
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 344
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3138
AGEX_SR1        :  0x0003
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1b61
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30c8
MEM_ALU_RESULT  :  0xffff
MEM_ADDRESS     :  0x00f8
MEM_CC          :  1
MEM_IR          :  0x1b7c
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x00f8
SR_IR           :  0x1b7c
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 345
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3138
MEM_ALU_RESULT  :  0x0004
MEM_ADDRESS     :  0x00c2
MEM_CC          :  1
MEM_IR          :  0x1b61
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30c8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xffff
SR_ADDRESS      :  0x00f8
SR_IR           :  0x1b7c
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 346
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0003
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3138
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0004
SR_ADDRESS      :  0x00c2
SR_IR           :  0x1b61
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 347
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313a
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 348
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313a
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 349
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313a
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313a
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 350
PC              : 0x313a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313a
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 351
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313c
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 352
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313c
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 353
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c6
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313c
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x313c
MEM_CC          :  1
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 354
PC              : 0x313c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x313c
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 355
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x313e
DE_IR           :  0xc1c0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c6
MEM_ADDRESS     :  0x30c6
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 356
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x313e
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xc1c0
AGEX_DRID       :  0
AGEX_CS         :  10001000001010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c6
MEM_ADDRESS     :  0x30c6
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c6
SR_ADDRESS      :  0x30c6
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 357
PC              : 0x313e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x313e
MEM_ALU_RESULT  :  0x30c6
MEM_ADDRESS     :  0x30c6
MEM_CC          :  1
MEM_IR          :  0xc1c0
MEM_DRID        :  0
MEM_CS          :  01010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c6
SR_ADDRESS      :  0x30c6
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 358
PC              : 0x30c6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3140
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x313e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30c6
SR_ADDRESS      :  0x30c6
SR_IR           :  0xc1c0
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 359
PC              : 0x30c8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30c8
DE_IR           :  0x1b7c
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3140
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 360
PC              : 0x30ca
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ca
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30c8
AGEX_SR1        :  0x0004
AGEX_SR2        :  0x3136
AGEX_CC         :  1
AGEX_IR         :  0x1b7c
AGEX_DRID       :  5
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3140
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  1
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 361
PC              : 0x30ca
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ca
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ca
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30c8
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00f8
MEM_CC          :  1
MEM_IR          :  0x1b7c
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3140
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 362
PC              : 0x30ca
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0004
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ca
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ca
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ca
MEM_ALU_RESULT  :  0x624c
MEM_ADDRESS     :  0x30cc
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30c8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00f8
SR_IR           :  0x1b7c
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 363
PC              : 0x30ca
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ca
DE_IR           :  0x0401
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ca
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ca
MEM_ALU_RESULT  :  0x624c
MEM_ADDRESS     :  0x30cc
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ca
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x624c
SR_ADDRESS      :  0x30cc
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 364
PC              : 0x30ca
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30cc
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ca
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0x0401
AGEX_DRID       :  2
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30ca
MEM_ALU_RESULT  :  0x624c
MEM_ADDRESS     :  0x30cc
MEM_CC          :  1
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ca
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x624c
SR_ADDRESS      :  0x30cc
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 365
PC              : 0x30ca
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30cc
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30cc
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ca
MEM_ALU_RESULT  :  0x624c
MEM_ADDRESS     :  0x30cc
MEM_CC          :  2
MEM_IR          :  0x0401
MEM_DRID        :  2
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30ca
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x624c
SR_ADDRESS      :  0x30cc
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 366
PC              : 0x30cc
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30cc
DE_IR           :  0xf025
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30cc
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c6
AGEX_CC         :  2
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30cc
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ca
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x624c
SR_ADDRESS      :  0x30cc
SR_IR           :  0x0401
SR_DRID         :  2
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 367
PC              : 0x30ce
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ce
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30cc
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30cc
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30cc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 368
PC              : 0x30ce
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d0
DE_IR           :  0x5da0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ce
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x0000
AGEX_DRID       :  0
AGEX_CS         :  01011000010010000000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30cc
MEM_ALU_RESULT  :  0x24c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  2
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30cc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 369
PC              : 0x30ce
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d0
DE_IR           :  0x5da0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5da0
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ce
MEM_ALU_RESULT  :  0x3126
MEM_ADDRESS     :  0x30ce
MEM_CC          :  2
MEM_IR          :  0x0000
MEM_DRID        :  0
MEM_CS          :  10010000000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30cc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x24c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 370
PC              : 0x30ce
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x30d0
DE_IR           :  0x5da0
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5da0
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d0
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0140
MEM_CC          :  2
MEM_IR          :  0x5da0
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ce
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3126
SR_ADDRESS      :  0x30ce
SR_IR           :  0x0000
SR_DRID         :  0
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 371
PC              : 0x30d0
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d0
DE_IR           :  0x5da0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5da0
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d0
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0140
MEM_CC          :  2
MEM_IR          :  0x5da0
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0140
SR_IR           :  0x5da0
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 372
PC              : 0x30d2
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d2
DE_IR           :  0x9dad
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d0
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x5da0
AGEX_DRID       :  6
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d0
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0140
MEM_CC          :  2
MEM_IR          :  0x5da0
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0140
SR_IR           :  0x5da0
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 373
PC              : 0x30d2
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d2
DE_IR           :  0x9dad
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x9dad
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d0
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0140
MEM_CC          :  2
MEM_IR          :  0x5da0
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0140
SR_IR           :  0x5da0
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 374
PC              : 0x30d2
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x1732
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d2
DE_IR           :  0x9dad
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x9dad
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d2
MEM_ALU_RESULT  :  0x173f
MEM_ADDRESS     :  0x015a
MEM_CC          :  2
MEM_IR          :  0x9dad
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0140
SR_IR           :  0x5da0
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 375
PC              : 0x30d2
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x0000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d2
DE_IR           :  0x9dad
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d2
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x9dad
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d2
MEM_ALU_RESULT  :  0x173f
MEM_ADDRESS     :  0x015a
MEM_CC          :  2
MEM_IR          :  0x9dad
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x173f
SR_ADDRESS      :  0x015a
SR_IR           :  0x9dad
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 376
PC              : 0x30d4
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x0000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d4
DE_IR           :  0xdd8d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d2
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0x9dad
AGEX_DRID       :  6
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d2
MEM_ALU_RESULT  :  0x173f
MEM_ADDRESS     :  0x015a
MEM_CC          :  2
MEM_IR          :  0x9dad
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x173f
SR_ADDRESS      :  0x015a
SR_IR           :  0x9dad
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 377
PC              : 0x30d4
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x0000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d4
DE_IR           :  0xdd8d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d4
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xdd8d
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d2
MEM_ALU_RESULT  :  0x000d
MEM_ADDRESS     :  0x015a
MEM_CC          :  2
MEM_IR          :  0x9dad
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x173f
SR_ADDRESS      :  0x015a
SR_IR           :  0x9dad
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 378
PC              : 0x30d4
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x0000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d4
DE_IR           :  0xdd8d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d4
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xdd8d
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x011a
MEM_CC          :  2
MEM_IR          :  0xdd8d
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x000d
SR_ADDRESS      :  0x015a
SR_IR           :  0x9dad
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 379
PC              : 0x30d4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x000d
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d4
DE_IR           :  0xdd8d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d4
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x0000
AGEX_CC         :  2
AGEX_IR         :  0xdd8d
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x011a
MEM_CC          :  2
MEM_IR          :  0xdd8d
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x011a
SR_IR           :  0xdd8d
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 380
PC              : 0x30d6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x000d
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d6
DE_IR           :  0xd99d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d4
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xdd8d
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d4
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x011a
MEM_CC          :  2
MEM_IR          :  0xdd8d
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x011a
SR_IR           :  0xdd8d
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 381
PC              : 0x30d6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x000d
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d6
DE_IR           :  0xd99d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d6
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xd99d
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d4
MEM_ALU_RESULT  :  0xa000
MEM_ADDRESS     :  0x011a
MEM_CC          :  1
MEM_IR          :  0xdd8d
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x011a
SR_IR           :  0xdd8d
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 382
PC              : 0x30d6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0x000d
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d6
DE_IR           :  0xd99d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d6
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xd99d
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d6
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x013a
MEM_CC          :  1
MEM_IR          :  0xd99d
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa000
SR_ADDRESS      :  0x011a
SR_IR           :  0xdd8d
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 383
PC              : 0x30d6
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d6
DE_IR           :  0xd99d
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d6
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x0000
AGEX_CC         :  1
AGEX_IR         :  0xd99d
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d6
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x013a
MEM_CC          :  1
MEM_IR          :  0xd99d
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x013a
SR_IR           :  0xd99d
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 384
PC              : 0x30d8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d8
DE_IR           :  0x1921
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d6
AGEX_SR1        :  0xa000
AGEX_SR2        :  0x0000
AGEX_CC         :  4
AGEX_IR         :  0xd99d
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d6
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x013a
MEM_CC          :  1
MEM_IR          :  0xd99d
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x013a
SR_IR           :  0xd99d
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 385
PC              : 0x30d8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d8
DE_IR           :  0x1921
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d8
AGEX_SR1        :  0x3136
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x1921
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d6
MEM_ALU_RESULT  :  0x0005
MEM_ADDRESS     :  0x013a
MEM_CC          :  4
MEM_IR          :  0xd99d
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x013a
SR_IR           :  0xd99d
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 386
PC              : 0x30d8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3136
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d8
DE_IR           :  0x1921
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d8
AGEX_SR1        :  0x3136
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x1921
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d8
MEM_ALU_RESULT  :  0x3137
MEM_ADDRESS     :  0x0042
MEM_CC          :  4
MEM_IR          :  0x1921
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0005
SR_ADDRESS      :  0x013a
SR_IR           :  0xd99d
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 387
PC              : 0x30d8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0005
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30d8
DE_IR           :  0x1921
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d8
AGEX_SR1        :  0x3136
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x1921
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30d8
MEM_ALU_RESULT  :  0x3137
MEM_ADDRESS     :  0x0042
MEM_CC          :  4
MEM_IR          :  0x1921
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3137
SR_ADDRESS      :  0x0042
SR_IR           :  0x1921
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 388
PC              : 0x30da
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0005
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30da
DE_IR           :  0xdbb2
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30d8
AGEX_SR1        :  0x0005
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1921
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d8
MEM_ALU_RESULT  :  0x3137
MEM_ADDRESS     :  0x0042
MEM_CC          :  4
MEM_IR          :  0x1921
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30d8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3137
SR_ADDRESS      :  0x0042
SR_IR           :  0x1921
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 389
PC              : 0x30dc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0005
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30dc
DE_IR           :  0xdb7b
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30da
AGEX_SR1        :  0xa000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xdbb2
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30d8
MEM_ALU_RESULT  :  0x0006
MEM_ADDRESS     :  0x0042
MEM_CC          :  1
MEM_IR          :  0x1921
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x3137
SR_ADDRESS      :  0x0042
SR_IR           :  0x1921
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 390
PC              : 0x30dc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0005
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30dc
DE_IR           :  0xdb7b
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30dc
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xdb7b
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30da
MEM_ALU_RESULT  :  0xe800
MEM_ADDRESS     :  0x0164
MEM_CC          :  1
MEM_IR          :  0xdbb2
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30d8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0006
SR_ADDRESS      :  0x0042
SR_IR           :  0x1921
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 391
PC              : 0x30dc
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0000
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30dc
DE_IR           :  0xdb7b
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30dc
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xdb7b
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30dc
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00f6
MEM_CC          :  1
MEM_IR          :  0xdb7b
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30da
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xe800
SR_ADDRESS      :  0x0164
SR_IR           :  0xdbb2
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 392
PC              : 0x30dc
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xe800
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30dc
DE_IR           :  0xdb7b
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30dc
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0xdb7b
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30dc
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00f6
MEM_CC          :  1
MEM_IR          :  0xdb7b
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30dc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00f6
SR_IR           :  0xdb7b
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 393
PC              : 0x30de
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xe800
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30de
DE_IR           :  0x5b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30dc
AGEX_SR1        :  0xe800
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0xdb7b
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30dc
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00f6
MEM_CC          :  1
MEM_IR          :  0xdb7b
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30dc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00f6
SR_IR           :  0xdb7b
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 394
PC              : 0x30de
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xe800
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30de
DE_IR           :  0x5b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30de
AGEX_SR1        :  0xe800
AGEX_SR2        :  0x30c6
AGEX_CC         :  4
AGEX_IR         :  0x5b6f
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30dc
MEM_ALU_RESULT  :  0xfffd
MEM_ADDRESS     :  0x00f6
MEM_CC          :  4
MEM_IR          :  0xdb7b
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30dc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00f6
SR_IR           :  0xdb7b
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 395
PC              : 0x30de
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xe800
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30de
DE_IR           :  0x5b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30de
AGEX_SR1        :  0xe800
AGEX_SR2        :  0x30c6
AGEX_CC         :  4
AGEX_IR         :  0x5b6f
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30de
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00de
MEM_CC          :  4
MEM_IR          :  0x5b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30dc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfffd
SR_ADDRESS      :  0x00f6
SR_IR           :  0xdb7b
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 396
PC              : 0x30de
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xfffd
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30de
DE_IR           :  0x5b6f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30de
AGEX_SR1        :  0xe800
AGEX_SR2        :  0x30c6
AGEX_CC         :  4
AGEX_IR         :  0x5b6f
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30de
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00de
MEM_CC          :  4
MEM_IR          :  0x5b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30de
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00de
SR_IR           :  0x5b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 397
PC              : 0x30e0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xfffd
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e0
DE_IR           :  0x9b64
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30de
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x30c6
AGEX_CC         :  4
AGEX_IR         :  0x5b6f
AGEX_DRID       :  5
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30de
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x00de
MEM_CC          :  4
MEM_IR          :  0x5b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30de
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00de
SR_IR           :  0x5b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 398
PC              : 0x30e0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xfffd
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e0
DE_IR           :  0x9b64
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e0
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0006
AGEX_CC         :  4
AGEX_IR         :  0x9b64
AGEX_DRID       :  5
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30de
MEM_ALU_RESULT  :  0x000d
MEM_ADDRESS     :  0x00de
MEM_CC          :  4
MEM_IR          :  0x5b6f
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30de
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x00de
SR_IR           :  0x5b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 399
PC              : 0x30e0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0xfffd
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e0
DE_IR           :  0x9b64
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e0
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0006
AGEX_CC         :  4
AGEX_IR         :  0x9b64
AGEX_DRID       :  5
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e0
MEM_ALU_RESULT  :  0xfff9
MEM_ADDRESS     :  0x00c8
MEM_CC          :  4
MEM_IR          :  0x9b64
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30de
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x000d
SR_ADDRESS      :  0x00de
SR_IR           :  0x5b6f
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 400
PC              : 0x30e0
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x000d
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e0
DE_IR           :  0x9b64
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e0
AGEX_SR1        :  0xfffd
AGEX_SR2        :  0x0006
AGEX_CC         :  4
AGEX_IR         :  0x9b64
AGEX_DRID       :  5
AGEX_CS         :  00000110100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e0
MEM_ALU_RESULT  :  0xfff9
MEM_ADDRESS     :  0x00c8
MEM_CC          :  4
MEM_IR          :  0x9b64
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff9
SR_ADDRESS      :  0x00c8
SR_IR           :  0x9b64
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 401
PC              : 0x30e2
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x000d
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e2
DE_IR           :  0xdd08
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e0
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0x9b64
AGEX_DRID       :  5
AGEX_CS         :  00000110100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e0
MEM_ALU_RESULT  :  0xfff9
MEM_ADDRESS     :  0x00c8
MEM_CC          :  4
MEM_IR          :  0x9b64
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff9
SR_ADDRESS      :  0x00c8
SR_IR           :  0x9b64
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 402
PC              : 0x30e4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x000d
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e2
AGEX_SR1        :  0x0006
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xdd08
AGEX_DRID       :  6
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e0
MEM_ALU_RESULT  :  0x0009
MEM_ADDRESS     :  0x00c8
MEM_CC          :  1
MEM_IR          :  0x9b64
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff9
SR_ADDRESS      :  0x00c8
SR_IR           :  0x9b64
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 403
PC              : 0x30e4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x000d
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e4
AGEX_SR1        :  0xa000
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e2
MEM_ALU_RESULT  :  0x0600
MEM_ADDRESS     :  0x0010
MEM_CC          :  1
MEM_IR          :  0xdd08
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0009
SR_ADDRESS      :  0x00c8
SR_IR           :  0x9b64
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 404
PC              : 0x30e4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0xa000
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e4
AGEX_SR1        :  0xa000
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e4
MEM_ALU_RESULT  :  0xa006
MEM_ADDRESS     :  0x0108
MEM_CC          :  1
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0600
SR_ADDRESS      :  0x0010
SR_IR           :  0xdd08
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 405
PC              : 0x30e4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0x0600
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e4
AGEX_SR1        :  0xa000
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e4
MEM_ALU_RESULT  :  0xa006
MEM_ADDRESS     :  0x0108
MEM_CC          :  1
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa006
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 406
PC              : 0x30e6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0x0600
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e6
DE_IR           :  0xdb4c
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e4
AGEX_SR1        :  0x0600
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e4
MEM_ALU_RESULT  :  0xa006
MEM_ADDRESS     :  0x0108
MEM_CC          :  1
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa006
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 407
PC              : 0x30e8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0x0600
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e8
DE_IR           :  0x1d85
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e6
AGEX_SR1        :  0x0009
AGEX_SR2        :  0x0006
AGEX_CC         :  1
AGEX_IR         :  0xdb4c
AGEX_DRID       :  5
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e4
MEM_ALU_RESULT  :  0x0606
MEM_ADDRESS     :  0x0108
MEM_CC          :  1
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xa006
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 408
PC              : 0x30e8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0x0600
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e8
DE_IR           :  0x1d85
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e8
AGEX_SR1        :  0x0600
AGEX_SR2        :  0x0009
AGEX_CC         :  1
AGEX_IR         :  0x1d85
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e6
MEM_ALU_RESULT  :  0x9000
MEM_ADDRESS     :  0x0098
MEM_CC          :  1
MEM_IR          :  0xdb4c
MEM_DRID        :  5
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0606
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 409
PC              : 0x30e8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x0009
6: 0x0606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e8
DE_IR           :  0x1d85
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e8
AGEX_SR1        :  0x0600
AGEX_SR2        :  0x0009
AGEX_CC         :  1
AGEX_IR         :  0x1d85
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e8
MEM_ALU_RESULT  :  0x0609
MEM_ADDRESS     :  0x010a
MEM_CC          :  1
MEM_IR          :  0x1d85
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9000
SR_ADDRESS      :  0x0098
SR_IR           :  0xdb4c
SR_DRID         :  5
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 410
PC              : 0x30e8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x9000
6: 0x0606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30e8
DE_IR           :  0x1d85
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e8
AGEX_SR1        :  0x0606
AGEX_SR2        :  0x0009
AGEX_CC         :  1
AGEX_IR         :  0x1d85
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30e8
MEM_ALU_RESULT  :  0x0609
MEM_ADDRESS     :  0x010a
MEM_CC          :  1
MEM_IR          :  0x1d85
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0609
SR_ADDRESS      :  0x010a
SR_IR           :  0x1d85
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 411
PC              : 0x30ea
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x9000
6: 0x0606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ea
DE_IR           :  0x5920
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30e8
AGEX_SR1        :  0x0606
AGEX_SR2        :  0x9000
AGEX_CC         :  4
AGEX_IR         :  0x1d85
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e8
MEM_ALU_RESULT  :  0x060f
MEM_ADDRESS     :  0x010a
MEM_CC          :  1
MEM_IR          :  0x1d85
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30e8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0609
SR_ADDRESS      :  0x010a
SR_IR           :  0x1d85
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 412
PC              : 0x30ec
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x9000
6: 0x0606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ec
DE_IR           :  0x1930
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ea
AGEX_SR1        :  0x0006
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0x5920
AGEX_DRID       :  4
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30e8
MEM_ALU_RESULT  :  0x9606
MEM_ADDRESS     :  0x010a
MEM_CC          :  4
MEM_IR          :  0x1d85
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x060f
SR_ADDRESS      :  0x010a
SR_IR           :  0x1d85
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 413
PC              : 0x30ec
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x9000
6: 0x0606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ec
DE_IR           :  0x1930
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ec
AGEX_SR1        :  0x0006
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0x1930
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ea
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0040
MEM_CC          :  4
MEM_IR          :  0x5920
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30e8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9606
SR_ADDRESS      :  0x010a
SR_IR           :  0x1d85
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 414
PC              : 0x30ec
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0006
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ec
DE_IR           :  0x1930
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ec
AGEX_SR1        :  0x0006
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0x1930
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ec
MEM_ALU_RESULT  :  0xfff6
MEM_ADDRESS     :  0x0060
MEM_CC          :  4
MEM_IR          :  0x1930
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ea
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0040
SR_IR           :  0x5920
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 415
PC              : 0x30ec
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ec
DE_IR           :  0x1930
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ec
AGEX_SR1        :  0x0006
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0x1930
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ec
MEM_ALU_RESULT  :  0xfff6
MEM_ADDRESS     :  0x0060
MEM_CC          :  4
MEM_IR          :  0x1930
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ec
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff6
SR_ADDRESS      :  0x0060
SR_IR           :  0x1930
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 416
PC              : 0x30ee
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ee
DE_IR           :  0xd903
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ec
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x3126
AGEX_CC         :  2
AGEX_IR         :  0x1930
AGEX_DRID       :  4
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30ec
MEM_ALU_RESULT  :  0xfff6
MEM_ADDRESS     :  0x0060
MEM_CC          :  4
MEM_IR          :  0x1930
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ec
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff6
SR_ADDRESS      :  0x0060
SR_IR           :  0x1930
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 417
PC              : 0x30ee
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ee
DE_IR           :  0xd903
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ee
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0xd903
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ec
MEM_ALU_RESULT  :  0xfff0
MEM_ADDRESS     :  0x0060
MEM_CC          :  2
MEM_IR          :  0x1930
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30ec
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff6
SR_ADDRESS      :  0x0060
SR_IR           :  0x1930
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 418
PC              : 0x30ee
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ee
DE_IR           :  0xd903
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ee
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0xd903
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ee
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0006
MEM_CC          :  2
MEM_IR          :  0xd903
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ec
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xfff0
SR_ADDRESS      :  0x0060
SR_IR           :  0x1930
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 419
PC              : 0x30ee
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xfff0
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30ee
DE_IR           :  0xd903
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ee
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x1732
AGEX_CC         :  2
AGEX_IR         :  0xd903
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ee
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0006
MEM_CC          :  2
MEM_IR          :  0xd903
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ee
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0006
SR_IR           :  0xd903
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 420
PC              : 0x30f0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xfff0
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f0
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30ee
AGEX_SR1        :  0xfff0
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0xd903
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30ee
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0006
MEM_CC          :  2
MEM_IR          :  0xd903
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ee
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0006
SR_IR           :  0xd903
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 421
PC              : 0x30f0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xfff0
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f0
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f0
AGEX_SR1        :  0xfff0
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30ee
MEM_ALU_RESULT  :  0xff80
MEM_ADDRESS     :  0x0006
MEM_CC          :  4
MEM_IR          :  0xd903
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30ee
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0006
SR_IR           :  0xd903
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 422
PC              : 0x30f0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xfff0
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f0
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f0
AGEX_SR1        :  0xfff0
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f0
MEM_ALU_RESULT  :  0xf000
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30ee
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xff80
SR_ADDRESS      :  0x0006
SR_IR           :  0xd903
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 423
PC              : 0x30f0
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff80
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f0
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f0
AGEX_SR1        :  0xfff0
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f0
MEM_ALU_RESULT  :  0xf000
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xf000
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 424
PC              : 0x30f2
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff80
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f2
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f0
AGEX_SR1        :  0xff80
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f0
MEM_ALU_RESULT  :  0xf000
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xf000
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 425
PC              : 0x30f2
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff80
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f2
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f2
AGEX_SR1        :  0xff80
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f0
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xf000
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 426
PC              : 0x30f2
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff80
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f2
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f2
AGEX_SR1        :  0xff80
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f2
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f0
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 427
PC              : 0x30f2
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f2
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f2
AGEX_SR1        :  0xff80
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f2
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 428
PC              : 0x30f4
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f2
AGEX_SR1        :  0x8000
AGEX_SR2        :  0x3126
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f2
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 429
PC              : 0x30f4
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f4
AGEX_SR1        :  0x9606
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f2
MEM_ALU_RESULT  :  0x0080
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 430
PC              : 0x30f4
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8000
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f4
AGEX_SR1        :  0x9606
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f4
MEM_ALU_RESULT  :  0x1606
MEM_ADDRESS     :  0x0108
MEM_CC          :  4
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f2
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0080
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 431
PC              : 0x30f4
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f4
DE_IR           :  0x1d84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f4
AGEX_SR1        :  0x9606
AGEX_SR2        :  0x8000
AGEX_CC         :  4
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f4
MEM_ALU_RESULT  :  0x1606
MEM_ADDRESS     :  0x0108
MEM_CC          :  4
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1606
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 432
PC              : 0x30f6
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f6
DE_IR           :  0xe02e
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f4
AGEX_SR1        :  0x9606
AGEX_SR2        :  0x0080
AGEX_CC         :  1
AGEX_IR         :  0x1d84
AGEX_DRID       :  6
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f4
MEM_ALU_RESULT  :  0x1606
MEM_ADDRESS     :  0x0108
MEM_CC          :  4
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1606
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 433
PC              : 0x30f8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f8
DE_IR           :  0x3c00
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f6
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x3126
AGEX_CC         :  1
AGEX_IR         :  0xe02e
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f4
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x0108
MEM_CC          :  1
MEM_IR          :  0x1d84
MEM_DRID        :  6
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1606
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 434
PC              : 0x30f8
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9606
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f8
DE_IR           :  0x3c00
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f8
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x9606
AGEX_CC         :  1
AGEX_IR         :  0x3c00
AGEX_DRID       :  6
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f6
MEM_ALU_RESULT  :  0x8000
MEM_ADDRESS     :  0x3152
MEM_CC          :  1
MEM_IR          :  0xe02e
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f4
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x0108
SR_IR           :  0x1d84
SR_DRID         :  6
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 435
PC              : 0x30f8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3126
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f8
DE_IR           :  0x3c00
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f8
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x9606
AGEX_CC         :  1
AGEX_IR         :  0x3c00
AGEX_DRID       :  6
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f8
MEM_ALU_RESULT  :  0x9606
MEM_ADDRESS     :  0x3126
MEM_CC          :  1
MEM_IR          :  0x3c00
MEM_DRID        :  6
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f6
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8000
SR_ADDRESS      :  0x3152
SR_IR           :  0xe02e
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 436
PC              : 0x30f8
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30f8
DE_IR           :  0x3c00
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f8
AGEX_SR1        :  0x3126
AGEX_SR2        :  0x9686
AGEX_CC         :  4
AGEX_IR         :  0x3c00
AGEX_DRID       :  6
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30f8
MEM_ALU_RESULT  :  0x9606
MEM_ADDRESS     :  0x3126
MEM_CC          :  1
MEM_IR          :  0x3c00
MEM_DRID        :  6
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9606
SR_ADDRESS      :  0x3126
SR_IR           :  0x3c00
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 437
PC              : 0x30fa
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fa
DE_IR           :  0xd998
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30f8
AGEX_SR1        :  0x3152
AGEX_SR2        :  0x9686
AGEX_CC         :  4
AGEX_IR         :  0x3c00
AGEX_DRID       :  6
AGEX_CS         :  10101011100001100000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f8
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x3126
MEM_CC          :  4
MEM_IR          :  0x3c00
MEM_DRID        :  6
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30f8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9606
SR_ADDRESS      :  0x3126
SR_IR           :  0x3c00
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 438
PC              : 0x30fc
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fc
DE_IR           :  0xe02a
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fa
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x3152
AGEX_CC         :  4
AGEX_IR         :  0xd998
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30f8
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x3152
MEM_CC          :  4
MEM_IR          :  0x3c00
MEM_DRID        :  6
MEM_CS          :  00001100000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x3126
SR_IR           :  0x3c00
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 439
PC              : 0x30fe
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fe
DE_IR           :  0x3803
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fc
AGEX_SR1        :  0x3152
AGEX_SR2        :  0x3152
AGEX_CC         :  4
AGEX_IR         :  0xe02a
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30fa
MEM_ALU_RESULT  :  0x0096
MEM_ADDRESS     :  0x0130
MEM_CC          :  4
MEM_IR          :  0xd998
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30f8
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x3152
SR_IR           :  0x3c00
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 440
PC              : 0x30fe
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0080
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fe
DE_IR           :  0x3803
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fe
AGEX_SR1        :  0x3152
AGEX_SR2        :  0x0080
AGEX_CC         :  4
AGEX_IR         :  0x3803
AGEX_DRID       :  4
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30fc
MEM_ALU_RESULT  :  0x4800
MEM_ADDRESS     :  0x3150
MEM_CC          :  4
MEM_IR          :  0xe02a
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30fa
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0096
SR_ADDRESS      :  0x0130
SR_IR           :  0xd998
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 441
PC              : 0x30fe
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3152
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fe
DE_IR           :  0x3803
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fe
AGEX_SR1        :  0x3152
AGEX_SR2        :  0x0080
AGEX_CC         :  4
AGEX_IR         :  0x3803
AGEX_DRID       :  4
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30fe
MEM_ALU_RESULT  :  0x0080
MEM_ADDRESS     :  0x3155
MEM_CC          :  4
MEM_IR          :  0x3803
MEM_DRID        :  4
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30fc
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4800
SR_ADDRESS      :  0x3150
SR_IR           :  0xe02a
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 442
PC              : 0x30fe
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x30fe
DE_IR           :  0x3803
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fe
AGEX_SR1        :  0x3152
AGEX_SR2        :  0x0096
AGEX_CC         :  1
AGEX_IR         :  0x3803
AGEX_DRID       :  4
AGEX_CS         :  10101011100001100000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30fe
MEM_ALU_RESULT  :  0x0080
MEM_ADDRESS     :  0x3155
MEM_CC          :  4
MEM_IR          :  0x3803
MEM_DRID        :  4
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30fe
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0080
SR_ADDRESS      :  0x3155
SR_IR           :  0x3803
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 443
PC              : 0x30fe
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3100
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x30fe
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x0096
AGEX_CC         :  1
AGEX_IR         :  0x3803
AGEX_DRID       :  4
AGEX_CS         :  10101011100001100000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x30fe
MEM_ALU_RESULT  :  0x0096
MEM_ADDRESS     :  0x3155
MEM_CC          :  1
MEM_IR          :  0x3803
MEM_DRID        :  4
MEM_CS          :  00001100000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30fe
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0080
SR_ADDRESS      :  0x3155
SR_IR           :  0x3803
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 444
PC              : 0x3100
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3100
DE_IR           :  0xe187
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3100
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c6
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x30fe
MEM_ALU_RESULT  :  0x0096
MEM_ADDRESS     :  0x3153
MEM_CC          :  1
MEM_IR          :  0x3803
MEM_DRID        :  4
MEM_CS          :  00001100000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x30fe
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0096
SR_ADDRESS      :  0x3155
SR_IR           :  0x3803
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 445
PC              : 0x3102
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3102
DE_IR           :  0x7c3f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3100
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x3150
AGEX_CC         :  1
AGEX_IR         :  0xe187
AGEX_DRID       :  0
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3100
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x30fe
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0096
SR_ADDRESS      :  0x3153
SR_IR           :  0x3803
SR_DRID         :  4
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 446
PC              : 0x3102
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3102
DE_IR           :  0x7c3f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3102
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0x7c3f
AGEX_DRID       :  6
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3100
MEM_ALU_RESULT  :  0x4300
MEM_ADDRESS     :  0x300e
MEM_CC          :  1
MEM_IR          :  0xe187
MEM_DRID        :  0
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3100
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 447
PC              : 0x3102
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3150
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3102
DE_IR           :  0x7c3f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3102
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0x7c3f
AGEX_DRID       :  6
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3102
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x314e
MEM_CC          :  1
MEM_IR          :  0x7c3f
MEM_DRID        :  6
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3100
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4300
SR_ADDRESS      :  0x300e
SR_IR           :  0xe187
SR_DRID         :  0
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 448
PC              : 0x3102
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3102
DE_IR           :  0x7c3f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3102
AGEX_SR1        :  0x3150
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0x7c3f
AGEX_DRID       :  6
AGEX_CS         :  10111011100001110000
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3102
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x314e
MEM_CC          :  1
MEM_IR          :  0x7c3f
MEM_DRID        :  6
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3102
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x314e
SR_IR           :  0x7c3f
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 449
PC              : 0x3104
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3104
DE_IR           :  0xeb84
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3102
AGEX_SR1        :  0x300e
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0x7c3f
AGEX_DRID       :  6
AGEX_CS         :  10111011100001110000
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3102
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x314e
MEM_CC          :  1
MEM_IR          :  0x7c3f
MEM_DRID        :  6
MEM_CS          :  00001110000
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3102
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x314e
SR_IR           :  0x7c3f
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 450
PC              : 0x3106
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3106
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3104
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x9000
AGEX_CC         :  1
AGEX_IR         :  0xeb84
AGEX_DRID       :  5
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3102
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x300c
MEM_CC          :  1
MEM_IR          :  0x7c3f
MEM_DRID        :  6
MEM_CS          :  00001110000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3102
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x314e
SR_IR           :  0x7c3f
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 451
PC              : 0x3106
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  1
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3106
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3104
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x9000
AGEX_CC         :  1
AGEX_IR         :  0xeb84
AGEX_DRID       :  5
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3102
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x300c
MEM_CC          :  1
MEM_IR          :  0x7c3f
MEM_DRID        :  6
MEM_CS          :  00001110000
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3102
SR_DATA         :  0xfeed
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x300c
SR_IR           :  0x7c3f
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 452
PC              : 0x3106
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3106
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3106
AGEX_SR1        :  0x9000
AGEX_SR2        :  0x9000
AGEX_CC         :  1
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3104
MEM_ALU_RESULT  :  0x6860
MEM_ADDRESS     :  0x300c
MEM_CC          :  1
MEM_IR          :  0xeb84
MEM_DRID        :  5
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3102
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x300c
SR_IR           :  0x7c3f
SR_DRID         :  6
SR_CS           :  0000
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 453
PC              : 0x3106
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9000
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3106
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3106
AGEX_SR1        :  0x9000
AGEX_SR2        :  0x9000
AGEX_CC         :  1
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3106
MEM_ALU_RESULT  :  0x9000
MEM_ADDRESS     :  0x9000
MEM_CC          :  1
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3104
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x6860
SR_ADDRESS      :  0x300c
SR_IR           :  0xeb84
SR_DRID         :  5
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 454
PC              : 0x3106
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x300c
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3106
DE_IR           :  0x6b40
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3106
AGEX_SR1        :  0x9000
AGEX_SR2        :  0x9000
AGEX_CC         :  1
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3106
MEM_ALU_RESULT  :  0x9000
MEM_ADDRESS     :  0x9000
MEM_CC          :  1
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3106
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9000
SR_ADDRESS      :  0x9000
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 455
PC              : 0x3108
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x300c
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3108
DE_IR           :  0xe826
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3106
AGEX_SR1        :  0x300c
AGEX_SR2        :  0x300c
AGEX_CC         :  1
AGEX_IR         :  0x6b40
AGEX_DRID       :  5
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3106
MEM_ALU_RESULT  :  0x9000
MEM_ADDRESS     :  0x9000
MEM_CC          :  1
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3106
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9000
SR_ADDRESS      :  0x9000
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 456
PC              : 0x3108
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x300c
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310a
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3108
AGEX_SR1        :  0x300e
AGEX_SR2        :  0x0096
AGEX_CC         :  1
AGEX_IR         :  0xe826
AGEX_DRID       :  4
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3106
MEM_ALU_RESULT  :  0x300c
MEM_ADDRESS     :  0x300c
MEM_CC          :  1
MEM_IR          :  0x6b40
MEM_DRID        :  5
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3106
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9000
SR_ADDRESS      :  0x9000
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 457
PC              : 0x310a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x300c
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310a
DE_IR           :  0x213f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310a
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c6
AGEX_CC         :  1
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3108
MEM_ALU_RESULT  :  0x0380
MEM_ADDRESS     :  0x3154
MEM_CC          :  1
MEM_IR          :  0xe826
MEM_DRID        :  4
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3106
SR_DATA         :  0x9686
SR_ALU_RESULT   :  0x300c
SR_ADDRESS      :  0x300c
SR_IR           :  0x6b40
SR_DRID         :  5
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 458
PC              : 0x310a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0096
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310a
DE_IR           :  0x213f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310a
AGEX_SR1        :  0x0096
AGEX_SR2        :  0x300e
AGEX_CC         :  1
AGEX_IR         :  0x213f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310a
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3108
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0380
SR_ADDRESS      :  0x3154
SR_IR           :  0xe826
SR_DRID         :  4
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 459
PC              : 0x310a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310a
DE_IR           :  0x213f
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310a
AGEX_SR1        :  0x0096
AGEX_SR2        :  0x300e
AGEX_CC         :  4
AGEX_IR         :  0x213f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0095
MEM_CC          :  1
MEM_IR          :  0x213f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 460
PC              : 0x310c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310c
DE_IR           :  0xd008
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310a
AGEX_SR1        :  0x3154
AGEX_SR2        :  0x300e
AGEX_CC         :  4
AGEX_IR         :  0x213f
AGEX_DRID       :  0
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x310a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0095
MEM_CC          :  4
MEM_IR          :  0x213f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0095
SR_IR           :  0x213f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 461
PC              : 0x310c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310c
DE_IR           :  0xd008
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310c
AGEX_SR1        :  0x300e
AGEX_SR2        :  0x300e
AGEX_CC         :  4
AGEX_IR         :  0xd008
AGEX_DRID       :  0
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310a
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3153
MEM_CC          :  4
MEM_IR          :  0x213f
MEM_DRID        :  0
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x310a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0095
SR_IR           :  0x213f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 462
PC              : 0x310c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x300e
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310c
DE_IR           :  0xd008
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310c
AGEX_SR1        :  0x300e
AGEX_SR2        :  0x300e
AGEX_CC         :  4
AGEX_IR         :  0xd008
AGEX_DRID       :  0
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310c
MEM_ALU_RESULT  :  0x0e00
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd008
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310a
SR_DATA         :  0xff96
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3153
SR_IR           :  0x213f
SR_DRID         :  0
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 463
PC              : 0x310c
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xff96
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310c
DE_IR           :  0xd008
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310c
AGEX_SR1        :  0x300e
AGEX_SR2        :  0x300e
AGEX_CC         :  4
AGEX_IR         :  0xd008
AGEX_DRID       :  0
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310c
MEM_ALU_RESULT  :  0x0e00
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd008
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0e00
SR_ADDRESS      :  0x0010
SR_IR           :  0xd008
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 464
PC              : 0x310e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xff96
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x310e
DE_IR           :  0x293e
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310c
AGEX_SR1        :  0xff96
AGEX_SR2        :  0xff96
AGEX_CC         :  4
AGEX_IR         :  0xd008
AGEX_DRID       :  0
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x310c
MEM_ALU_RESULT  :  0x0e00
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd008
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0e00
SR_ADDRESS      :  0x0010
SR_IR           :  0xd008
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 465
PC              : 0x3110
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xff96
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3110
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x310e
AGEX_SR1        :  0x3154
AGEX_SR2        :  0x3154
AGEX_CC         :  4
AGEX_IR         :  0x293e
AGEX_DRID       :  4
AGEX_CS         :  10101000000001000111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x310c
MEM_ALU_RESULT  :  0x9600
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd008
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x310c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0e00
SR_ADDRESS      :  0x0010
SR_IR           :  0xd008
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 466
PC              : 0x3110
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xff96
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3110
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3110
AGEX_SR1        :  0x3154
AGEX_SR2        :  0xff96
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x310e
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x3152
MEM_CC          :  4
MEM_IR          :  0x293e
MEM_DRID        :  4
MEM_CS          :  00001000111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x310c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9600
SR_ADDRESS      :  0x0010
SR_IR           :  0xd008
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 467
PC              : 0x3110
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x3154
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3110
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3110
AGEX_SR1        :  0x3154
AGEX_SR2        :  0xff96
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3110
MEM_ALU_RESULT  :  0x5400
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x310e
SR_DATA         :  0xff86
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x3152
SR_IR           :  0x293e
SR_DRID         :  4
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 468
PC              : 0x3110
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff86
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3110
DE_IR           :  0xd908
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3110
AGEX_SR1        :  0x3154
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3110
MEM_ALU_RESULT  :  0x5400
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3110
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x5400
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 469
PC              : 0x3110
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff86
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3112
DE_IR           :  0xfeed
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3110
AGEX_SR1        :  0xff86
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0xd908
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3110
MEM_ALU_RESULT  :  0x5400
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3110
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x5400
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 470
PC              : 0x3112
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff86
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3112
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3112
AGEX_SR1        :  0x1732
AGEX_SR2        :  0x30c6
AGEX_CC         :  4
AGEX_IR         :  0xfeed
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3110
MEM_ALU_RESULT  :  0x8600
MEM_ADDRESS     :  0x0010
MEM_CC          :  4
MEM_IR          :  0xd908
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3110
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x5400
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 471
PC              : 0x3112
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0xff86
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3112
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3112
AGEX_SR1        :  0xff86
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3112
MEM_ALU_RESULT  :  0x4000
MEM_ADDRESS     :  0x01da
MEM_CC          :  4
MEM_IR          :  0xfeed
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3110
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x8600
SR_ADDRESS      :  0x0010
SR_IR           :  0xd908
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 472
PC              : 0x3112
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8600
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3112
DE_IR           :  0xd918
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3112
AGEX_SR1        :  0xff86
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3112
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3112
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4000
SR_ADDRESS      :  0x01da
SR_IR           :  0xfeed
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 473
PC              : 0x3114
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8600
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3114
DE_IR           :  0x1900
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3112
AGEX_SR1        :  0x8600
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0xd918
AGEX_DRID       :  4
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3112
MEM_ALU_RESULT  :  0x00ff
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3112
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 474
PC              : 0x3114
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8600
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3114
DE_IR           :  0x1900
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3114
AGEX_SR1        :  0x8600
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0x1900
AGEX_DRID       :  4
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3112
MEM_ALU_RESULT  :  0x0086
MEM_ADDRESS     :  0x0030
MEM_CC          :  4
MEM_IR          :  0xd918
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3112
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x00ff
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 475
PC              : 0x3114
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x8600
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3114
DE_IR           :  0x1900
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3114
AGEX_SR1        :  0x8600
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0x1900
AGEX_DRID       :  4
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3114
MEM_ALU_RESULT  :  0x1c00
MEM_ADDRESS     :  0x0000
MEM_CC          :  4
MEM_IR          :  0x1900
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3112
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0086
SR_ADDRESS      :  0x0030
SR_IR           :  0xd918
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 476
PC              : 0x3114
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0086
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3114
DE_IR           :  0x1900
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3114
AGEX_SR1        :  0x8600
AGEX_SR2        :  0x9600
AGEX_CC         :  4
AGEX_IR         :  0x1900
AGEX_DRID       :  4
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3114
MEM_ALU_RESULT  :  0x1c00
MEM_ADDRESS     :  0x0000
MEM_CC          :  4
MEM_IR          :  0x1900
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3114
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1c00
SR_ADDRESS      :  0x0000
SR_IR           :  0x1900
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 477
PC              : 0x3116
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0086
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3116
DE_IR           :  0xd170
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3114
AGEX_SR1        :  0x0086
AGEX_SR2        :  0x9600
AGEX_CC         :  1
AGEX_IR         :  0x1900
AGEX_DRID       :  4
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3114
MEM_ALU_RESULT  :  0x1c00
MEM_ADDRESS     :  0x0000
MEM_CC          :  4
MEM_IR          :  0x1900
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3114
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1c00
SR_ADDRESS      :  0x0000
SR_IR           :  0x1900
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 478
PC              : 0x3118
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0086
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3118
DE_IR           :  0x5fe0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3116
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x9600
AGEX_CC         :  1
AGEX_IR         :  0xd170
AGEX_DRID       :  0
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3114
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x0000
MEM_CC          :  1
MEM_IR          :  0x1900
MEM_DRID        :  4
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3114
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x1c00
SR_ADDRESS      :  0x0000
SR_IR           :  0x1900
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 479
PC              : 0x311a
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x0086
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311a
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3118
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x9600
AGEX_CC         :  1
AGEX_IR         :  0x5fe0
AGEX_DRID       :  7
AGEX_CS         :  00000101100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3116
MEM_ALU_RESULT  :  0x9686
MEM_ADDRESS     :  0x00e0
MEM_CC          :  1
MEM_IR          :  0xd170
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3114
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x0000
SR_IR           :  0x1900
SR_DRID         :  4
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 480
PC              : 0x311a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9600
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311a
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311a
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3118
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x01c0
MEM_CC          :  1
MEM_IR          :  0x5fe0
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3116
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x9686
SR_ADDRESS      :  0x00e0
SR_IR           :  0xd170
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 481
PC              : 0x311a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x30c6

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311a
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311a
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x9686
AGEX_CC         :  4
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311a
MEM_ALU_RESULT  :  0x30d3
MEM_ADDRESS     :  0x01da
MEM_CC          :  1
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3118
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x01c0
SR_IR           :  0x5fe0
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 482
PC              : 0x311a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311a
DE_IR           :  0x1fed
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311a
AGEX_SR1        :  0x30c6
AGEX_SR2        :  0x9686
AGEX_CC         :  4
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311a
MEM_ALU_RESULT  :  0x30d3
MEM_ADDRESS     :  0x01da
MEM_CC          :  4
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30d3
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 483
PC              : 0x311c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311c
DE_IR           :  0xdfcc
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311a
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x9686
AGEX_CC         :  2
AGEX_IR         :  0x1fed
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x311a
MEM_ALU_RESULT  :  0x30d3
MEM_ADDRESS     :  0x01da
MEM_CC          :  4
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30d3
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 484
PC              : 0x311c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311c
DE_IR           :  0xdfcc
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x9686
AGEX_CC         :  2
AGEX_IR         :  0xdfcc
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311a
MEM_ALU_RESULT  :  0x000d
MEM_ADDRESS     :  0x01da
MEM_CC          :  2
MEM_IR          :  0x1fed
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x311a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x30d3
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 485
PC              : 0x311c
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x0000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311c
DE_IR           :  0xdfcc
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x9686
AGEX_CC         :  2
AGEX_IR         :  0xdfcc
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0198
MEM_CC          :  2
MEM_IR          :  0xdfcc
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311a
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x000d
SR_ADDRESS      :  0x01da
SR_IR           :  0x1fed
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 486
PC              : 0x311c
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311c
DE_IR           :  0xdfcc
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311c
AGEX_SR1        :  0x0000
AGEX_SR2        :  0x9686
AGEX_CC         :  2
AGEX_IR         :  0xdfcc
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0198
MEM_CC          :  2
MEM_IR          :  0xdfcc
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0198
SR_IR           :  0xdfcc
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 487
PC              : 0x311e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311e
DE_IR           :  0x9007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311c
AGEX_SR1        :  0x000d
AGEX_SR2        :  0x9686
AGEX_CC         :  1
AGEX_IR         :  0xdfcc
AGEX_DRID       :  7
AGEX_CS         :  00000000000000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x311c
MEM_ALU_RESULT  :  0x0000
MEM_ADDRESS     :  0x0198
MEM_CC          :  2
MEM_IR          :  0xdfcc
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0198
SR_IR           :  0xdfcc
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 488
PC              : 0x311e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311e
DE_IR           :  0x9007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311e
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0x9007
AGEX_DRID       :  0
AGEX_CS         :  00000010100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311c
MEM_ALU_RESULT  :  0xd000
MEM_ADDRESS     :  0x0198
MEM_CC          :  1
MEM_IR          :  0xdfcc
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x311c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0000
SR_ADDRESS      :  0x0198
SR_IR           :  0xdfcc
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 489
PC              : 0x311e
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x000d

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311e
DE_IR           :  0x9007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311e
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0x9007
AGEX_DRID       :  0
AGEX_CS         :  00000010100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311e
MEM_ALU_RESULT  :  0x968b
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x9007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311c
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xd000
SR_ADDRESS      :  0x0198
SR_IR           :  0xdfcc
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 490
PC              : 0x311e
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xd000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x311e
DE_IR           :  0x9007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311e
AGEX_SR1        :  0x9686
AGEX_SR2        :  0x000d
AGEX_CC         :  1
AGEX_IR         :  0x9007
AGEX_DRID       :  0
AGEX_CS         :  00000010100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x311e
MEM_ALU_RESULT  :  0x968b
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x9007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x968b
SR_ADDRESS      :  0x000e
SR_IR           :  0x9007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 491
PC              : 0x3120
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xd000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3120
DE_IR           :  0xee1a
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x311e
AGEX_SR1        :  0x9686
AGEX_SR2        :  0xd000
AGEX_CC         :  4
AGEX_IR         :  0x9007
AGEX_DRID       :  0
AGEX_CS         :  00000010100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x311e
MEM_ALU_RESULT  :  0x968b
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x9007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x311e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x968b
SR_ADDRESS      :  0x000e
SR_IR           :  0x9007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 492
PC              : 0x3122
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xd000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3122
DE_IR           :  0x6fc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3120
AGEX_SR1        :  0x9686
AGEX_SR2        :  0xd000
AGEX_CC         :  4
AGEX_IR         :  0xee1a
AGEX_DRID       :  7
AGEX_CS         :  01011000000000000010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x311e
MEM_ALU_RESULT  :  0x4686
MEM_ADDRESS     :  0x000e
MEM_CC          :  4
MEM_IR          :  0x9007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x311e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x968b
SR_ADDRESS      :  0x000e
SR_IR           :  0x9007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 493
PC              : 0x3122
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x9686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xd000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3122
DE_IR           :  0x6fc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3122
AGEX_SR1        :  0xd000
AGEX_SR2        :  0xd000
AGEX_CC         :  4
AGEX_IR         :  0x6fc0
AGEX_DRID       :  7
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3120
MEM_ALU_RESULT  :  0x0025
MEM_ADDRESS     :  0x3154
MEM_CC          :  4
MEM_IR          :  0xee1a
MEM_DRID        :  7
MEM_CS          :  00000000010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x311e
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x4686
SR_ADDRESS      :  0x000e
SR_IR           :  0x9007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 494
PC              : 0x3122
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xd000

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3122
DE_IR           :  0x6fc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3122
AGEX_SR1        :  0xd000
AGEX_SR2        :  0xd000
AGEX_CC         :  4
AGEX_IR         :  0x6fc0
AGEX_DRID       :  7
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3122
MEM_ALU_RESULT  :  0xd000
MEM_ADDRESS     :  0xd000
MEM_CC          :  4
MEM_IR          :  0x6fc0
MEM_DRID        :  7
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3120
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x0025
SR_ADDRESS      :  0x3154
SR_IR           :  0xee1a
SR_DRID         :  7
SR_CS           :  0010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 495
PC              : 0x3122
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x3154

------------- Stall Signals -------------
ICACHE_R        :  0
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3122
DE_IR           :  0x6fc0
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3122
AGEX_SR1        :  0xd000
AGEX_SR2        :  0xd000
AGEX_CC         :  1
AGEX_IR         :  0x6fc0
AGEX_DRID       :  7
AGEX_CS         :  10111000000001010111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3122
MEM_ALU_RESULT  :  0xd000
MEM_ADDRESS     :  0xd000
MEM_CC          :  4
MEM_IR          :  0x6fc0
MEM_DRID        :  7
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3122
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xd000
SR_ADDRESS      :  0xd000
SR_IR           :  0x6fc0
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 496
PC              : 0x3124
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x3154

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3124
DE_IR           :  0x1007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3122
AGEX_SR1        :  0x3154
AGEX_SR2        :  0x3154
AGEX_CC         :  1
AGEX_IR         :  0x6fc0
AGEX_DRID       :  7
AGEX_CS         :  10111000000001010111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3122
MEM_ALU_RESULT  :  0xd000
MEM_ADDRESS     :  0xd000
MEM_CC          :  1
MEM_IR          :  0x6fc0
MEM_DRID        :  7
MEM_CS          :  00001010111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3122
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xd000
SR_ADDRESS      :  0xd000
SR_IR           :  0x6fc0
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 497
PC              : 0x3124
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x3154

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3124
DE_IR           :  0x1007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3124
AGEX_SR1        :  0x4686
AGEX_SR2        :  0x3154
AGEX_CC         :  1
AGEX_IR         :  0x1007
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3122
MEM_ALU_RESULT  :  0x3154
MEM_ADDRESS     :  0x3154
MEM_CC          :  1
MEM_IR          :  0x6fc0
MEM_DRID        :  7
MEM_CS          :  00001010111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3122
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xd000
SR_ADDRESS      :  0xd000
SR_IR           :  0x6fc0
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 498
PC              : 0x3124
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x3154

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3124
DE_IR           :  0x1007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3124
AGEX_SR1        :  0x4686
AGEX_SR2        :  0x3154
AGEX_CC         :  1
AGEX_IR         :  0x1007
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3124
MEM_ALU_RESULT  :  0x77da
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x1007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3122
SR_DATA         :  0xff84
SR_ALU_RESULT   :  0x3154
SR_ADDRESS      :  0x3154
SR_IR           :  0x6fc0
SR_DRID         :  7
SR_CS           :  0111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 499
PC              : 0x3124
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xff84

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  1
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3124
DE_IR           :  0x1007
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3124
AGEX_SR1        :  0x4686
AGEX_SR2        :  0x3154
AGEX_CC         :  1
AGEX_IR         :  0x1007
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3124
MEM_ALU_RESULT  :  0x77da
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x1007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3124
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x77da
SR_ADDRESS      :  0x000e
SR_IR           :  0x1007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 500
PC              : 0x3126
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xff84

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3126
DE_IR           :  0xf025
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3124
AGEX_SR1        :  0x4686
AGEX_SR2        :  0xff84
AGEX_CC         :  4
AGEX_IR         :  0x1007
AGEX_DRID       :  0
AGEX_CS         :  00000000100000001111
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3124
MEM_ALU_RESULT  :  0x77da
MEM_ADDRESS     :  0x000e
MEM_CC          :  1
MEM_IR          :  0x1007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3124
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x77da
SR_ADDRESS      :  0x000e
SR_IR           :  0x1007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 501
PC              : 0x3126
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xff84

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  1
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3128
DE_IR           :  0x1ffb
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3126
AGEX_SR1        :  0x4686
AGEX_SR2        :  0x4686
AGEX_CC         :  4
AGEX_IR         :  0xf025
AGEX_DRID       :  7
AGEX_CS         :  00000000000111011010
AGEX_V          :  1

------------- MEM  Latches --------------
MEM_NPC         :  0x3124
MEM_ALU_RESULT  :  0x460a
MEM_ADDRESS     :  0x000e
MEM_CC          :  4
MEM_IR          :  0x1007
MEM_DRID        :  0
MEM_CS          :  00000001111
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3124
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x77da
SR_ADDRESS      :  0x000e
SR_IR           :  0x1007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 502
PC              : 0x3126
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x4686
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xff84

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  1
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x3128
DE_IR           :  0x1ffb
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3128
AGEX_SR1        :  0xff84
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x1ffb
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3126
MEM_ALU_RESULT  :  0xd0c0
MEM_ADDRESS     :  0x004a
MEM_CC          :  4
MEM_IR          :  0xf025
MEM_DRID        :  7
MEM_CS          :  00111011010
MEM_V           :  1

------------- SR   Latches --------------
SR_NPC          :  0x3124
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0x460a
SR_ADDRESS      :  0x000e
SR_IR           :  0x1007
SR_DRID         :  0
SR_CS           :  1111
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 503
PC              : 0x0000
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x460a
1: 0x1732
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0xff84

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  1

------------- DE   Latches --------------
DE_NPC          :  0x3128
DE_IR           :  0x1ffb
DE_V            :  0

------------- AGEX Latches --------------
AGEX_NPC        :  0x3128
AGEX_SR1        :  0xff84
AGEX_SR2        :  0x1732
AGEX_CC         :  4
AGEX_IR         :  0x1ffb
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3128
MEM_ALU_RESULT  :  0xff7f
MEM_ADDRESS     :  0x01f6
MEM_CC          :  4
MEM_IR          :  0x1ffb
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3126
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xd0c0
SR_ADDRESS      :  0x004a
SR_IR           :  0xf025
SR_DRID         :  7
SR_CS           :  1010
SR_V            :  1

LC-3b-SIM> run 1

Simulating for 1 cycles...

Simulator halted

LC-3b-SIM> idump


Current architectural state :
-------------------------------------
Cycle Count     : 504
PC              : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x460a
1: 0x1732
q
2: 0x1732
3: 0x1732
4: 0x9686
5: 0x9686
6: 0x9686
7: 0x3126

------------- Stall Signals -------------
ICACHE_R        :  1
DEP_STALL       :  0
V_DE_BR_STALL   :  0
V_AGEX_BR_STALL :  0
MEM_STALL       :  0
V_MEM_BR_STALL  :  0

------------- DE   Latches --------------
DE_NPC          :  0x0002
DE_IR           :  0x0000
DE_V            :  1

------------- AGEX Latches --------------
AGEX_NPC        :  0x3128
AGEX_SR1        :  0xff84
AGEX_SR2        :  0x1732
AGEX_CC         :  1
AGEX_IR         :  0x1ffb
AGEX_DRID       :  7
AGEX_CS         :  00000100100000001111
AGEX_V          :  0

------------- MEM  Latches --------------
MEM_NPC         :  0x3128
MEM_ALU_RESULT  :  0xff7f
MEM_ADDRESS     :  0x01f6
MEM_CC          :  4
MEM_IR          :  0x1ffb
MEM_DRID        :  7
MEM_CS          :  00000001111
MEM_V           :  0

------------- SR   Latches --------------
SR_NPC          :  0x3128
SR_DATA         :  0x0000
SR_ALU_RESULT   :  0xff7f
SR_ADDRESS      :  0x01f6
SR_IR           :  0x1ffb
SR_DRID         :  7
SR_CS           :  1111
SR_V            :  0

LC-3b-SIM> 
Bye.
