{
    "DESIGN_NAME": "inverter",
    "VERILOG_FILES": "dir::src/*.v",
    "RUN_CTS": false,
    "CLOCK_PORT": null,
    "PL_RANDOM_GLB_PLACEMENT": true,
    "PL_TARGET_DENSITY": 0.5,
    "FP_CORE_UTIL": 1,
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VERTICAL_PITCH": 25,
    "FP_PDN_HORIZONTAL_PITCH": 25,
    "FP_PDN_VERTICAL_OFFSET": 5,
    "FP_PDN_HORIZONTAL_OFFSET": 5,
    "DIODE_INSERTION_STRATEGY": 3
}
