$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % s $end
  $var wire  1 & y $end
  $scope module mux21 $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % s $end
   $var wire  1 & y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
1&
#1
0#
0&
#2
1%
1&
#3
0$
0&
#4
1#
1$
0%
1&
#5
0$
#6
1$
1%
#7
0$
0%
#8
0#
1$
1%
#9
1#
0%
#10
0#
0$
1%
0&
#11
1#
1$
1&
#12
0%
#13
0#
0$
0&
#14
1#
1$
1%
1&
#15
0$
0&
#16
0#
#17
1#
1$
1&
#18
0%
#19
1%
#20
#21
0$
0%
#22
0#
1$
0&
#23
0$
#24
1$
1%
1&
#25
1#
0%
#26
#27
0#
0$
1%
0&
#28
1#
#29
1$
0%
1&
#30
0#
0$
1%
0&
#31
1#
1$
0%
1&
#32
0#
1%
#33
#34
#35
1#
0%
#36
0$
1%
0&
#37
#38
1$
1&
#39
0#
0$
0%
0&
#40
1%
#41
1#
1$
0%
1&
#42
#43
1%
#44
0#
#45
1#
0%
#46
0$
#47
0#
0&
#48
1$
1%
1&
#49
1#
#50
0#
#51
1#
0$
0%
#52
#53
1$
1%
#54
#55
0#
0%
0&
#56
0$
#57
1$
#58
1%
1&
#59
1#
0$
0%
#60
0#
1%
0&
#61
1#
1$
0%
1&
#62
#63
0$
1%
0&
#64
1$
0%
1&
#65
0#
1%
#66
0%
0&
#67
1%
1&
#68
1#
0%
#69
0#
0$
0&
#70
1#
1%
#71
0#
1$
0%
#72
1%
1&
#73
0$
0%
0&
#74
1#
1$
1%
1&
#75
0#
#76
1#
0%
#77
0$
#78
0#
1$
1%
#79
0%
0&
#80
1#
0$
1&
#81
0#
1$
0&
#82
1%
1&
#83
0$
0&
#84
1$
1&
#85
1#
0%
#86
0#
0&
#87
1#
0$
1&
#88
1$
1%
#89
0#
0%
0&
#90
0$
1%
#91
1#
0%
1&
#92
1$
1%
#93
0#
#94
1#
#95
0#
0$
0%
0&
#96
1#
1$
1%
1&
#97
0$
0%
#98
1$
1%
#99
0#
0%
0&
