# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 3.2e-05 2048 0.3 3770 585216 133.386 82.7324 9180.12 417.929 9814.42 9814.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1800 3.2e-05 2048 0.3 3770 585216 133.381 82.8309 9468.9 418.094 10103.4 10103.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1800 3.2e-05 2048 0.3 3770 585216 133.365 82.9327 10413.7 420.192 11050.4 11050.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1800 3.2e-05 2048 0.3 3770 585216 133.4 82.77 26312.7 420.21 26949.3 26949.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 3.2e-05 2048 0.3 3770 584640 136.591 84.3589 10905.4 419.173 11545.8 11546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1800 3.2e-05 2048 0.3 3770 584640 136.649 84.4022 11582.6 424.094 12228 12228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1800 3.2e-05 2048 0.3 3770 584640 136.648 84.2887 12000.5 418.588 12640.3 12640.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1800 3.2e-05 2048 0.3 3770 584640 136.67 84.3661 34363.9 418.712 35003.9 35004.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 3.2e-05 2048 0.3 3770 584960 133.68 82.8349 11055.8 418.441 11691 11691.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1800 3.2e-05 2048 0.3 3770 584960 133.677 82.8932 12430.5 418.63 13066 13066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1800 3.2e-05 2048 0.3 3770 584960 133.7 82.9412 11566.1 418.201 12201.2 12201.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1800 3.2e-05 2048 0.3 3770 584960 133.662 82.9126 29099.7 419.099 29735.6 29735.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 3.2e-05 2048 0.3 3770 584448 133.792 82.8305 10325.3 418.719 10960.9 10961.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1800 3.2e-05 2048 0.3 3770 584448 133.743 82.9682 10567.8 418.823 11203.6 11203.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1800 3.2e-05 2048 0.3 3770 584448 133.751 82.8135 11780 418.384 12415.2 12415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1800 3.2e-05 2048 0.3 3770 584448 133.773 82.7372 32248.1 419.913 32884.9 32885.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 3.2e-05 2048 0.3 3770 585600 137.214 84.6092 10389 421.082 11032.2 11032.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1800 3.2e-05 2048 0.3 3770 585600 137.215 84.6741 10353.1 423.766 10998.9 10999.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1800 3.2e-05 2048 0.3 3770 585600 137.244 84.7033 11570.6 432.85 12225.7 12225.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1800 3.2e-05 2048 0.3 3770 585600 137.291 84.6892 33340.1 418.816 33981.2 33981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 3.2e-05 2048 0.3 3770 585088 133.55 82.889 10600.9 417.84 11235.4 11235.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1800 3.2e-05 2048 0.3 3770 585088 133.519 82.8975 11496 417.712 12130.4 12130.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1800 3.2e-05 2048 0.3 3770 585088 133.565 82.738 11469.7 419.402 12105.6 12105.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1800 3.2e-05 2048 0.3 3770 585088 133.579 82.8666 24098.1 419.393 24734.2 24734.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 3.2e-05 2048 0.3 3770 584640 136.505 84.2807 11049.4 417.429 11687.9 11688.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1800 3.2e-05 2048 0.3 3770 584640 136.515 84.2895 10923.3 418.392 11562.8 11563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1800 3.2e-05 2048 0.3 3770 584640 136.44 84.2995 14634 420.193 15275.2 15275.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1800 3.2e-05 2048 0.3 3770 584640 136.542 84.2657 27281 419.904 27922 27922.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 3.2e-05 2048 0.3 3770 584704 133.934 82.835 10619.5 418.344 11254.8 11255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1800 3.2e-05 2048 0.3 3770 584704 133.897 82.9156 10573.6 419.517 11210.2 11210.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1800 3.2e-05 2048 0.3 3770 584704 133.937 82.8467 14134.7 419.513 14771.3 14771.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1800 3.2e-05 2048 0.3 3770 584704 133.98 82.9728 27015 438.18 27670.4 27670.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 3.2e-05 2048 0.3 3770 583680 133.683 82.9411 10657.5 420.069 11294.5 11294.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1800 3.2e-05 2048 0.3 3770 583680 133.695 82.7487 13473.8 419.079 14109.6 14109.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1800 3.2e-05 2048 0.3 3770 583680 133.731 82.77 18258.5 419.385 18894.7 18894.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 3.2e-05 2048 0.3 3770 584000 137.487 84.3905 11670.6 419.906 12312.7 12312.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1800 3.2e-05 2048 0.3 3770 584000 137.461 84.4024 13451.3 418.625 14092.1 14092.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1800 3.2e-05 2048 0.3 3770 584000 137.438 84.4126 18478.9 419.796 19120.8 19121.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 3.2e-05 2048 0.3 3770 583680 134.4 83.0053 11275.6 420.101 11913.4 11913.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1800 3.2e-05 2048 0.3 3770 583680 134.427 82.9922 12024.2 420.724 12662.6 12662.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1800 3.2e-05 2048 0.3 3770 583680 134.437 82.975 15251.4 419.322 15888.4 15888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 3.2e-05 2048 0.3 3765 585472 133.682 82.8668 8917.46 419.221 9553.48 9553.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1800 3.2e-05 2048 0.3 3765 585472 133.704 82.8591 9356.47 417.638 9990.92 9991.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1800 3.2e-05 2048 0.3 3765 585472 133.674 82.8547 9649.35 418.934 10285.1 10285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1800 3.2e-05 2048 0.3 3765 585472 133.618 82.8424 32922.7 418.415 33557.8 33558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 3.2e-05 2048 0.3 3765 585600 136.817 84.597 9479.06 418.404 10119.1 10119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1800 3.2e-05 2048 0.3 3765 585600 136.788 84.5218 9690.58 419.434 10331.6 10331.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1800 3.2e-05 2048 0.3 3765 585600 136.79 84.5013 10838.6 425.232 11485.3 11485.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1800 3.2e-05 2048 0.3 3765 585600 136.882 84.5259 34719.4 419.91 35361 35361.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 3.2e-05 2048 0.3 3765 585216 133.933 82.9302 9412.55 420.432 10050.1 10050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1800 3.2e-05 2048 0.3 3765 585216 133.908 82.9571 10137.9 418.99 10774 10774.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1800 3.2e-05 2048 0.3 3765 585216 133.95 82.9553 10837.9 418.568 11473.6 11473.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1800 3.2e-05 2048 0.3 3765 585216 133.933 82.8662 33481.3 418.323 34116.7 34117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 3.2e-05 2048 0.3 3765 585088 136.861 84.4337 9104.44 423.868 9749.83 9750.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1800 3.2e-05 2048 0.3 3765 585088 136.798 84.4638 10504.9 418.863 11145.2 11145.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1800 3.2e-05 2048 0.3 3765 585088 136.85 84.4283 9748.8 419.06 10389.4 10389.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1800 3.2e-05 2048 0.3 3765 585088 136.845 84.3643 29257.3 417.57 29896.4 29896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 3.2e-05 2048 0.3 3765 585216 133.528 82.8304 9152.34 419.259 9788.21 9788.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1800 3.2e-05 2048 0.3 3765 585216 133.557 82.8119 9745.09 417.46 10379.2 10415.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1800 3.2e-05 2048 0.3 3765 585216 133.54 82.8056 10996.2 419.546 11632.3 11632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1800 3.2e-05 2048 0.3 3765 585216 133.538 82.7963 31634 417.368 32268 32268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 3.2e-05 2048 0.3 3765 584640 136.955 84.4629 10497.5 419.825 11139 11139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1800 3.2e-05 2048 0.3 3765 584640 136.944 84.4916 11629.5 418.056 12269.2 12269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1800 3.2e-05 2048 0.3 3765 584640 136.932 84.5098 11140.7 421.851 11784.2 11784.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1800 3.2e-05 2048 0.3 3765 584640 136.957 84.501 22276.8 417.077 22915.5 22915.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 3.2e-05 2048 0.3 3765 584960 133.845 82.8707 10795.5 418.084 11430.6 11430.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1800 3.2e-05 2048 0.3 3765 584960 133.853 82.7976 10820.8 420.294 11458 11458.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1800 3.2e-05 2048 0.3 3765 584960 133.789 82.9433 14192.2 417.589 14826.8 14827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1800 3.2e-05 2048 0.3 3765 584960 133.819 82.9267 25824.8 419.354 26461.2 26461.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 3.2e-05 2048 0.3 3765 584448 133.881 82.8676 10716.5 417.93 11351.5 11351.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1800 3.2e-05 2048 0.3 3765 584448 133.772 82.9028 11752 417.297 12386.2 12386.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1800 3.2e-05 2048 0.3 3765 584448 133.853 82.872 12653.8 418.589 13289.4 13289.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1800 3.2e-05 2048 0.3 3765 584448 133.844 82.905 32372.3 418.343 33007.7 33007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 3.2e-05 2048 0.3 3765 584800 138.273 84.9487 10686.6 418.452 11328.5 11328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1800 3.2e-05 2048 0.3 3765 584800 138.366 84.8375 11475.4 419.285 12118.1 12118.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1800 3.2e-05 2048 0.3 3765 584800 138.359 84.8158 12435.2 418.767 13077.3 13077.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1800 3.2e-05 2048 0.3 3765 584800 138.326 84.791 32779.7 419.428 33422.6 33422.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 3.2e-05 2048 0.3 3765 585088 133.642 82.8232 11526.7 418.275 12161.7 12161.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1800 3.2e-05 2048 0.3 3765 585088 133.555 82.9131 14868.2 419.445 15504.3 15504.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1800 3.2e-05 2048 0.3 3765 585088 133.548 82.8959 12267.1 423.435 12907.2 12907.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 3.2e-05 2048 0.3 3765 584640 136.78 84.3649 11255.3 417.149 11893.8 11894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1800 3.2e-05 2048 0.3 3765 584640 136.777 84.4144 14383 416.503 15020.9 15021.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1800 3.2e-05 2048 0.3 3765 584640 136.81 84.3347 19354 418.083 19993.5 19993.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 3.2e-05 2048 0.3 3765 584704 133.953 82.9783 10704.5 419.017 11340.7 11341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1800 3.2e-05 2048 0.3 3765 584704 133.931 83.0699 13524.5 419.293 14161.1 14161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1800 3.2e-05 2048 0.3 3765 584704 133.944 82.8886 18139.4 422.893 18779.4 18779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 3.2e-05 2048 0.3 3765 583680 133.704 82.9013 13134.3 418.689 13769.9 13770.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1800 3.2e-05 2048 0.3 3765 583680 133.707 82.7409 17982.9 421.706 18621.3 18621.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1800 3.2e-05 2048 0.3 3765 583680 133.647 82.8366 14153 417.166 14786.9 14787.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 3.2e-05 2048 0.3 3765 584000 137.436 84.4229 13434.8 419.7 14076.6 14076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1800 3.2e-05 2048 0.3 3765 584000 137.431 84.4167 17523.6 418.433 18164.1 18164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1800 3.2e-05 2048 0.3 3765 584000 137.462 84.3988 14489.9 420.178 15132.2 15132.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 3.2e-05 2048 0.3 3765 583680 134.512 83.0505 11664.8 419.641 12302.2 12302.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1800 3.2e-05 2048 0.3 3765 583680 134.466 83.074 14753.7 418.504 15390 15390.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 3.2e-05 2048 0.3 3780 585472 133.519 82.8488 8740.33 418.173 9375.11 9375.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1800 3.2e-05 2048 0.3 3780 585472 133.564 82.8633 8697.64 418.038 9332.38 9332.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1800 3.2e-05 2048 0.3 3780 585472 133.54 82.8471 9684.32 416.759 10317.7 10317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1800 3.2e-05 2048 0.3 3780 585472 133.588 82.8387 23832.9 418.074 24467.7 24468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 3.2e-05 2048 0.3 3780 585600 136.738 84.4682 9503.99 418.256 10143.7 10143.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1800 3.2e-05 2048 0.3 3780 585600 136.74 84.5196 10868.9 417.892 11508.3 11508.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1800 3.2e-05 2048 0.3 3780 585600 136.813 84.4705 10063.5 418.85 10703.9 10704.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1800 3.2e-05 2048 0.3 3780 585600 136.763 84.3569 27562.5 416.808 28200.7 28200.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 3.2e-05 2048 0.3 3780 585216 133.998 82.8025 8934.46 418.248 9569.75 9569.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1800 3.2e-05 2048 0.3 3780 585216 133.96 82.9828 9394.93 418.982 10031.1 10031.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1800 3.2e-05 2048 0.3 3780 585216 133.946 82.811 10726.4 420.281 11363.7 11363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1800 3.2e-05 2048 0.3 3780 585216 133.99 83.0352 31359.3 416.794 31993.4 31993.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 3.2e-05 2048 0.3 3780 585088 136.861 84.4766 8824.84 418.042 9464.47 9464.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1800 3.2e-05 2048 0.3 3780 585088 136.847 84.4423 9987.32 423.745 10632.6 10632.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1800 3.2e-05 2048 0.3 3780 585088 136.853 84.4637 9779.11 418.228 10418.9 10419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1800 3.2e-05 2048 0.3 3780 585088 136.864 84.3582 21347.8 417.028 21986.3 21986.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 3.2e-05 2048 0.3 3780 585216 133.494 82.8191 9113.99 419.672 9750.22 9750.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1800 3.2e-05 2048 0.3 3780 585216 133.551 82.7949 9316.05 417.476 9950.11 9950.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1800 3.2e-05 2048 0.3 3780 585216 133.509 82.8571 12262.7 418.927 12898.2 12898.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1800 3.2e-05 2048 0.3 3780 585216 133.526 82.9611 24961.8 417.842 25596.3 25596.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 3.2e-05 2048 0.3 3780 584640 137.176 84.4713 10877.7 417.568 11517.2 11517.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1800 3.2e-05 2048 0.3 3780 584640 137.11 84.4892 11869 417.853 12508.7 12508.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1800 3.2e-05 2048 0.3 3780 584640 137.093 84.5958 12798.2 419.076 13439.2 13439.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1800 3.2e-05 2048 0.3 3780 584640 137.098 84.4821 32003.7 419.116 32644.6 32644.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 3.2e-05 2048 0.3 3780 584064 134.291 82.9713 7675.28 418.105 8310.89 8311.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1800 3.2e-05 2048 0.3 3780 584064 134.298 83.0366 6738.77 421.249 7377.61 7377.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1800 3.2e-05 2048 0.3 3780 584064 134.255 83.0212 6771.86 417.886 7407.26 7407.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1800 3.2e-05 2048 0.3 3780 584064 134.401 82.9622 16261 418.301 16897 16897.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.749 82.9237 11505.1 418.715 12140.8 12141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.785 82.9269 10994 417.775 11628.8 11629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.724 83.0244 12116.5 418.09 12751.6 12751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.707 82.8858 8189.54 425.212 8831.58 8831.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.758 83.0143 8018.69 419.056 8654.75 8654.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1800 3.2e-05 2048 0.3 3780 584960 133.762 82.9133 9477.22 417.282 10111.4 10111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 3.2e-05 2048 0.3 3780 584448 133.891 82.8081 10324.9 418.254 10960.1 10960.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1800 3.2e-05 2048 0.3 3780 584448 133.904 82.7878 13130.5 417.963 13765.4 13765.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1800 3.2e-05 2048 0.3 3780 584448 133.954 82.86 17937.4 419.646 18574.1 18574.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 3.2e-05 2048 0.3 3780 583680 133.711 82.8028 7380.9 417.444 8015.08 8015.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1800 3.2e-05 2048 0.3 3780 583680 133.805 82.8502 6980.85 419.05 7616.79 7617.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1800 3.2e-05 2048 0.3 3780 583680 133.746 82.7881 8422.51 417.628 9056.93 9057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 3.2e-05 2048 0.3 3780 584800 138.272 84.8527 10445.2 416.716 11085.3 11085.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1800 3.2e-05 2048 0.3 3780 584800 138.311 84.9371 12970.9 419.473 13613.9 13614.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1800 3.2e-05 2048 0.3 3780 584800 138.294 84.8127 17679.2 417.776 18320.3 18320.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 3.2e-05 2048 0.3 3780 584000 137.151 84.5377 7699.37 420.15 8341.43 8341.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1800 3.2e-05 2048 0.3 3780 584000 137.157 84.7069 7088.43 418.252 7728.78 7728.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1800 3.2e-05 2048 0.3 3780 584000 137.154 84.6887 8478.48 418.144 9118.7 9118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 3.2e-05 2048 0.3 3780 585088 133.7 82.8875 11642.7 418.756 12278.3 12278.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1800 3.2e-05 2048 0.3 3780 585088 133.612 82.8622 12052.2 417.56 12686.5 12686.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1800 3.2e-05 2048 0.3 3780 585088 133.671 82.8954 16615.9 418.638 17251.4 17251.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 3.2e-05 2048 0.3 3780 584192 133.632 82.7401 8608.45 418.296 9243.37 9243.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1800 3.2e-05 2048 0.3 3780 584192 133.584 82.7434 6875.64 421.809 7514 7514.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1800 3.2e-05 2048 0.3 3780 584192 133.588 82.7386 8251.83 418.457 8886.85 8887.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 3.2e-05 2048 0.3 3780 584640 136.706 84.315 11357 417.666 11995.9 11996.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1800 3.2e-05 2048 0.3 3780 584640 136.675 84.4129 12008.8 417.045 12647.2 12647.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1800 3.2e-05 2048 0.3 3780 584640 136.727 84.3375 16097.8 417.494 16736.7 16737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 3.2e-05 2048 0.3 3780 583680 134.424 83.0843 8559.14 418.507 9195.39 9195.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1800 3.2e-05 2048 0.3 3780 583680 134.47 82.9906 9345.48 418.457 9981.64 9981.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1800 3.2e-05 2048 0.3 3780 583680 134.46 82.9978 7999.18 416.97 8633.85 8634.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 3.2e-05 2048 0.3 3780 584704 133.851 82.8572 10875.3 418.809 11511 11511.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1800 3.2e-05 2048 0.3 3780 584704 133.963 82.9059 11529.6 417.375 12164 12164.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1800 3.2e-05 2048 0.3 3780 584704 133.906 82.8812 15032 421.01 15670.1 15670.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 3.2e-05 2048 0.3 3780 583680 134.382 83.0074 8207.56 417.65 8842.84 8843.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1800 3.2e-05 2048 0.3 3780 583680 134.381 83.0351 8707.97 418.425 9344.04 9344.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1800 3.2e-05 2048 0.3 3780 583680 134.351 82.9131 7575.19 418.787 8211.45 8211.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 3.2e-05 2048 0.3 3780 583680 133.739 82.7502 11146.6 418.073 11781.4 11781.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1800 3.2e-05 2048 0.3 3780 583680 133.785 82.816 14265.4 419.78 14902.1 14902.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 3.2e-05 2048 0.3 3780 583680 133.661 82.8407 9657.23 417.919 10291.9 10292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1800 3.2e-05 2048 0.3 3780 583680 133.761 82.8301 7382.62 417.901 8017.36 8017.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 3.2e-05 2048 0.3 3780 584000 137.177 84.5902 11972.3 417.773 12612.1 12612.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1800 3.2e-05 2048 0.3 3780 584000 137.169 84.5496 14856 418.485 15496.4 15496.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 3.2e-05 2048 0.3 3780 582400 135.08 83.1952 10182.4 419.032 10819.9 10820.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1800 3.2e-05 2048 0.3 3780 582400 135.117 83.2149 7996.82 419.402 8634.78 8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 3.2e-05 2048 0.3 3768 585472 133.427 82.8562 8700.41 418.612 9335.54 9335.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1800 3.2e-05 2048 0.3 3768 585472 133.446 82.8583 9197.62 417.596 9831.76 9831.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1800 3.2e-05 2048 0.3 3768 585472 133.419 82.8366 9859.69 419.196 10495.4 10495.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1800 3.2e-05 2048 0.3 3768 585472 133.407 82.8257 20505.8 418.059 21140.3 21140.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 3.2e-05 2048 0.3 3768 585600 136.688 84.4813 8889.31 418.961 9529.69 9529.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1800 3.2e-05 2048 0.3 3768 585600 136.678 84.4592 9300.18 418.805 9940.36 9940.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1800 3.2e-05 2048 0.3 3768 585600 136.732 84.4764 10618.4 420.342 11260.2 11260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1800 3.2e-05 2048 0.3 3768 585600 136.704 84.4647 31009.3 422.707 31653.4 31653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 3.2e-05 2048 0.3 3768 585216 133.714 82.9447 8519.12 418.639 9154.65 9154.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1800 3.2e-05 2048 0.3 3768 585216 133.724 82.8785 9605.45 417.604 10239.9 10240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1800 3.2e-05 2048 0.3 3768 585216 133.751 82.8833 9401.11 419.81 10037.8 10038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1800 3.2e-05 2048 0.3 3768 585216 133.774 82.9339 20592.6 418.088 21227.7 21227.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 3.2e-05 2048 0.3 3768 584448 133.768 82.8006 5645.52 416.909 6279.22 6279.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1800 3.2e-05 2048 0.3 3768 584448 133.753 82.7903 4607.81 417.816 5242.39 5242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1800 3.2e-05 2048 0.3 3768 584448 133.789 82.8694 5694.22 418.614 6329.72 6329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1800 3.2e-05 2048 0.3 3768 584448 133.835 82.7041 11322.5 417.099 11956.3 11956.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 3.2e-05 2048 0.3 3768 585088 136.607 84.4185 10005.2 417.3 10643.8 10644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1800 3.2e-05 2048 0.3 3768 585088 136.653 84.3878 10930.8 418.364 11570.5 11570.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1800 3.2e-05 2048 0.3 3768 585088 136.622 84.3927 11767.4 422.114 12410.8 12411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1800 3.2e-05 2048 0.3 3768 585088 136.678 84.4401 28242 419.304 28882.7 28882.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 3.2e-05 2048 0.3 3768 585088 133.543 82.8726 5915.24 417.498 6549.39 6549.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1800 3.2e-05 2048 0.3 3768 585088 133.583 82.7901 5089.33 422.358 5728.3 5728.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1800 3.2e-05 2048 0.3 3768 585088 133.56 82.931 5423.56 418.756 6059.02 6059.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1800 3.2e-05 2048 0.3 3768 585088 133.62 82.8926 14583.1 418.072 15217.9 15218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 3.2e-05 2048 0.3 3768 585216 133.411 82.7784 9132.19 418.981 9767.59 9767.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1800 3.2e-05 2048 0.3 3768 585216 133.425 82.7841 9938.02 418.102 10572.6 10572.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1800 3.2e-05 2048 0.3 3768 585216 133.333 82.9644 10662.3 419.318 11298.1 11298.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 3.2e-05 2048 0.3 3768 584704 133.917 82.8595 5872.62 425.62 6515.24 6515.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1800 3.2e-05 2048 0.3 3768 584704 133.95 83.0022 5111.19 419.302 5747.67 5747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1800 3.2e-05 2048 0.3 3768 584704 133.887 82.8277 5054.86 417.418 5689.22 5689.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 3.2e-05 2048 0.3 3768 584640 136.981 84.4667 11066 421.02 11708.7 11708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1800 3.2e-05 2048 0.3 3768 584640 136.906 84.3901 14038 419.15 14678.6 14678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1800 3.2e-05 2048 0.3 3768 584640 136.885 84.474 11830.9 418.281 12470.8 12471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 3.2e-05 2048 0.3 3768 584064 134.583 83.0488 7957 417.351 8592.23 8592.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1800 3.2e-05 2048 0.3 3768 584064 134.571 82.8806 7454.56 417.437 8089.66 8089.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1800 3.2e-05 2048 0.3 3768 584064 134.613 82.9149 9123.6 417.895 9759.25 9759.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.804 82.9567 10390 419.024 11026 11026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.79 82.9643 13296.5 430.856 13944.3 13944.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.821 82.9286 18138.9 419.177 18775.1 18775.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.714 83.0792 7495.3 417.653 8129.97 8130.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.732 82.874 7058.08 420.335 7695.25 7695.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1800 3.2e-05 2048 0.3 3768 584960 133.763 82.8975 8620.75 417.394 9255.05 9255.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 3.2e-05 2048 0.3 3768 584448 133.766 82.784 11136.6 419.167 11772.6 11772.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1800 3.2e-05 2048 0.3 3768 584448 133.769 82.8185 11459.3 417.945 12094 12094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1800 3.2e-05 2048 0.3 3768 584448 133.741 82.8303 15913.4 418.607 16548.8 16549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 3.2e-05 2048 0.3 3768 583680 133.721 82.7408 8155.44 418.4 8790.54 8790.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1800 3.2e-05 2048 0.3 3768 583680 133.611 82.7145 6505.31 418.05 7139.92 7140.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1800 3.2e-05 2048 0.3 3768 583680 133.676 82.7266 7786.74 417.683 8421.05 8421.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 3.2e-05 2048 0.3 3768 584800 138.414 84.7893 11259.2 418.683 11901.3 11901.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1800 3.2e-05 2048 0.3 3768 584800 138.303 84.9064 11900.2 418.188 12541.9 12542.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1800 3.2e-05 2048 0.3 3768 584800 138.371 84.8132 15889.9 417.888 16531.2 16531.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 3.2e-05 2048 0.3 3768 584000 137.459 84.4066 8528.79 418.692 9169.57 9169.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1800 3.2e-05 2048 0.3 3768 584000 137.515 84.438 9187.27 418.373 9827.83 9828.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1800 3.2e-05 2048 0.3 3768 584000 137.379 84.4283 7894.41 416.815 8533.28 8533.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 3.2e-05 2048 0.3 3768 585088 133.559 83.0363 10610.9 416.511 11244.2 11244.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1800 3.2e-05 2048 0.3 3768 585088 133.586 82.799 18828.2 417.54 19462.4 19462.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1800 3.2e-05 2048 0.3 3768 585088 133.564 82.8836 14774.7 419.147 15410.6 15410.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 3.2e-05 2048 0.3 3768 584192 133.872 82.611 7984.52 417.01 8618.24 8618.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1800 3.2e-05 2048 0.3 3768 584192 133.896 82.6153 8987.87 416.676 9621.31 9621.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1800 3.2e-05 2048 0.3 3768 584192 133.887 82.8242 7671.97 419.397 8308.31 8308.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 3.2e-05 2048 0.3 3768 584640 136.516 84.3143 13217.1 420.966 13859.1 13859.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1800 3.2e-05 2048 0.3 3768 584640 136.544 84.2812 18023.6 417.974 18662.6 18662.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1800 3.2e-05 2048 0.3 3768 584640 136.468 84.2938 14269.3 420.751 14911.1 14911.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 3.2e-05 2048 0.3 3768 583680 134.174 82.9016 7996.52 419.984 8633.82 8634.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1800 3.2e-05 2048 0.3 3768 583680 134.162 82.9261 8928.02 417.737 9563.08 9563.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1800 3.2e-05 2048 0.3 3768 583680 134.192 82.8811 7557.24 419.465 8194 8194.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 3.2e-05 2048 0.3 3768 584704 133.966 82.8338 12609.4 418.737 13245.1 13245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1800 3.2e-05 2048 0.3 3768 584704 133.943 82.8254 16907 418.119 17542.2 17542.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 3.2e-05 2048 0.3 3768 583680 134.345 83.0304 7749.08 421.37 8388.07 8388.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1800 3.2e-05 2048 0.3 3768 583680 134.366 83.0215 8437.29 420.706 9075.61 9075.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 3.2e-05 2048 0.3 3775 585216 134.019 82.8603 9441.37 420.553 10079 10079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1800 3.2e-05 2048 0.3 3775 585216 133.984 82.9605 10728.6 418.386 11364.2 11364.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1800 3.2e-05 2048 0.3 3775 585216 133.948 82.7263 9928.36 419.265 10564.5 10564.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1800 3.2e-05 2048 0.3 3775 585216 133.979 82.8167 27192.2 418.023 27827.3 27827.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 3.2e-05 2048 0.3 3775 585280 137.324 84.4758 8525.28 419.812 9167.11 9167.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1800 3.2e-05 2048 0.3 3775 585280 137.366 84.6246 8873.83 418.179 9514.23 9514.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1800 3.2e-05 2048 0.3 3775 585280 137.321 84.3483 10182 419.422 10823.3 10823.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1800 3.2e-05 2048 0.3 3775 585280 137.341 84.4754 31880.2 418.755 32521.1 32521.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 3.2e-05 2048 0.3 3775 584960 134.049 82.9357 5590.61 418.252 6226.06 6226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1800 3.2e-05 2048 0.3 3775 584960 134.034 82.8974 4767.71 418.711 5403.57 5403.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1800 3.2e-05 2048 0.3 3775 584960 134.051 82.9363 4680.12 419.986 5317.31 5317.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1800 3.2e-05 2048 0.3 3775 584960 134.084 82.9436 17215.1 418.434 17850.8 17851.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 3.2e-05 2048 0.3 3775 585216 134.087 83.0617 9462.85 418.142 10098.4 10098.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1800 3.2e-05 2048 0.3 3775 585216 134.108 82.8883 9593.9 417.201 10228.3 10228.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1800 3.2e-05 2048 0.3 3775 585216 134.074 82.8682 12786.1 417.488 13420.8 13421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1800 3.2e-05 2048 0.3 3775 585216 134.067 82.9029 24593.3 418.868 25229.4 25229.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 3.2e-05 2048 0.3 3775 584448 133.977 82.8689 6276.75 417.899 6911.72 6911.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1800 3.2e-05 2048 0.3 3775 584448 133.935 82.9598 5330.5 421.551 5969.17 5969.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1800 3.2e-05 2048 0.3 3775 584448 133.963 82.8017 5583.2 418.402 6218.6 6218.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1800 3.2e-05 2048 0.3 3775 584448 133.98 82.7949 12951.9 418.022 13587 13587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 3.2e-05 2048 0.3 3775 584640 137.246 84.4272 9578.15 417.807 10217.9 10218.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1800 3.2e-05 2048 0.3 3775 584640 137.212 84.4342 10427.6 417.792 11067.3 11067.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1800 3.2e-05 2048 0.3 3775 584640 137.167 84.4317 11292.2 416.901 11931 11931.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1800 3.2e-05 2048 0.3 3775 584640 137.229 84.5438 28541.6 417.7 29181.3 29181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 3.2e-05 2048 0.3 3775 584192 134.463 82.9262 5683.96 417.355 6318.91 6319.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1800 3.2e-05 2048 0.3 3775 584192 134.487 82.9588 4893.52 419.446 5530.63 5530.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1800 3.2e-05 2048 0.3 3775 584192 134.477 82.9215 5206.92 417.449 5842 5842.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1800 3.2e-05 2048 0.3 3775 584192 134.519 82.9833 15026.5 419.13 15663.4 15663.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 3.2e-05 2048 0.3 3775 584704 134.032 82.8187 10697.4 418.649 11333.1 11333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1800 3.2e-05 2048 0.3 3775 584704 133.989 82.7984 10226.5 419.24 10862.7 10863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1800 3.2e-05 2048 0.3 3775 584704 133.941 82.8077 10776.9 424.889 11418.7 11419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 3.2e-05 2048 0.3 3775 584704 133.901 82.828 6715.4 417.865 7350.22 7350.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1800 3.2e-05 2048 0.3 3775 584704 133.966 82.812 6283.13 418.926 6919.06 6919.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1800 3.2e-05 2048 0.3 3775 584704 133.981 82.8372 8417.89 419.198 9054.14 9054.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 3.2e-05 2048 0.3 3775 584640 137.195 84.4286 11012.4 416.811 11651 11651.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1800 3.2e-05 2048 0.3 3775 584640 137.155 84.4156 14063.8 417.78 14703.4 14703.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1800 3.2e-05 2048 0.3 3775 584640 137.192 84.4219 19147.7 418.299 19787.9 19788.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 3.2e-05 2048 0.3 3775 584064 134.642 82.9164 7889.49 419.463 8526.74 8526.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1800 3.2e-05 2048 0.3 3775 584064 134.549 82.9631 7438.16 418.423 8074.33 8074.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1800 3.2e-05 2048 0.3 3775 584064 134.572 82.9582 8935.72 419.347 9572.83 9573.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 3.2e-05 2048 0.3 3775 584960 134.118 82.9204 10295 419.059 10931.3 10931.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1800 3.2e-05 2048 0.3 3775 584960 134.039 82.8422 12879.7 422.842 13519.7 13519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1800 3.2e-05 2048 0.3 3775 584960 134.011 82.9616 17602 420.775 18240 18240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 3.2e-05 2048 0.3 3775 584960 133.841 82.8515 7462.99 418.164 8098.08 8098.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1800 3.2e-05 2048 0.3 3775 584960 133.836 82.8037 6966.57 419.279 7602.72 7602.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1800 3.2e-05 2048 0.3 3775 584960 133.778 82.6981 8333.66 417.394 8967.77 8967.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 3.2e-05 2048 0.3 3775 584448 134.005 82.7451 11024.3 419.049 11660.3 11660.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1800 3.2e-05 2048 0.3 3775 584448 134.012 82.7439 11507.2 418.548 12142.8 12143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1800 3.2e-05 2048 0.3 3775 584448 134.027 82.8925 15701.6 419.08 16337.9 16338.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 3.2e-05 2048 0.3 3775 583680 133.754 82.7711 8248.42 419.602 8884.78 8884.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1800 3.2e-05 2048 0.3 3775 583680 133.733 82.8076 8934.07 419.771 9570.62 9570.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1800 3.2e-05 2048 0.3 3775 583680 133.692 82.7938 7665.21 419.468 8301.4 8301.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 3.2e-05 2048 0.3 3775 584800 138.152 84.7685 10983.3 418.339 11624.8 11625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1800 3.2e-05 2048 0.3 3775 584800 138.157 84.8799 11573.5 418.266 12215.1 12215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1800 3.2e-05 2048 0.3 3775 584800 138.137 84.7585 15547.5 418.577 16189.2 16189.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 3.2e-05 2048 0.3 3775 584000 137.439 84.4423 8291.66 417.401 8931.18 8931.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1800 3.2e-05 2048 0.3 3775 584000 137.463 84.4076 8889.73 418.054 9529.9 9530.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1800 3.2e-05 2048 0.3 3775 584000 137.473 84.3761 7686.43 418.896 8327.41 8327.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 3.2e-05 2048 0.3 3775 584192 134.533 82.9408 13255.2 419.905 13892.9 13893.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1800 3.2e-05 2048 0.3 3775 584192 134.505 83.1045 18289.5 419.574 18927 18927.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1800 3.2e-05 2048 0.3 3775 584192 134.485 82.9822 14378.2 418.67 15014.6 15014.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 3.2e-05 2048 0.3 3775 582400 135.036 82.8596 7754.09 418.761 8390.98 8391.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1800 3.2e-05 2048 0.3 3775 582400 134.998 82.9132 9025.27 419.674 9663.08 9663.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1800 3.2e-05 2048 0.3 3775 582400 135.018 82.8666 7607.35 421.226 8246.68 8246.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 3.2e-05 2048 0.3 3775 583680 137.054 84.4311 12704.2 418.282 13344.3 13344.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1800 3.2e-05 2048 0.3 3775 583680 137.01 84.4998 17329.7 418.834 17970.3 17970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1800 3.2e-05 2048 0.3 3775 583680 137.072 84.5238 13848.1 417.718 14487.6 14487.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 3.2e-05 2048 0.3 3775 583680 134.448 83.0163 7712.79 418.314 8348.8 8349.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1800 3.2e-05 2048 0.3 3775 583680 134.418 82.8956 8656.47 418.527 9292.55 9292.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1800 3.2e-05 2048 0.3 3775 583680 134.476 82.9949 7292.54 418.18 7928.43 7928.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 3.2e-05 2048 0.3 3775 584704 133.96 82.8013 12581.7 420.403 13219.1 13219.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1800 3.2e-05 2048 0.3 3775 584704 133.903 82.8438 16414.8 419.209 17051 17051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 3.2e-05 2048 0.3 3775 583680 134.392 83.0292 10953.6 418.316 11589.6 11589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1800 3.2e-05 2048 0.3 3775 583680 134.392 83.0027 8168.42 418.902 8804.97 8805.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 3.2e-05 2048 0.3 3776 585472 133.943 82.7923 8231.44 418.407 8866.82 8867.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1800 3.2e-05 2048 0.3 3776 585472 133.873 82.7969 8486.55 419.247 9122.7 9122.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1800 3.2e-05 2048 0.3 3776 585472 133.938 82.7002 9922.82 418.628 10558.3 10558.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1800 3.2e-05 2048 0.3 3776 585472 133.902 82.7735 16167.4 417.897 16802.3 16802.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 3.2e-05 2048 0.3 3776 585216 133.828 82.7995 5411.64 417.446 6045.94 6046.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1800 3.2e-05 2048 0.3 3776 585216 133.782 82.8083 4659.67 417.823 5294.3 5294.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1800 3.2e-05 2048 0.3 3776 585216 133.789 82.9805 4502.71 418.839 5138.55 5138.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1800 3.2e-05 2048 0.3 3776 585216 133.833 82.7509 8881.22 417.85 9515.89 9516.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 3.2e-05 2048 0.3 3776 585600 137.344 84.4349 8797.01 417.823 9436.86 9437.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1800 3.2e-05 2048 0.3 3776 585600 137.331 84.4359 8764.36 421.565 9407.92 9408.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1800 3.2e-05 2048 0.3 3776 585600 137.349 84.4132 12007.1 418.559 12647.6 12647.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1800 3.2e-05 2048 0.3 3776 585600 137.4 84.5792 23996.7 417.844 24636.8 24637.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 3.2e-05 2048 0.3 3776 584960 134.063 82.915 5877.02 417.353 6511.57 6511.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1800 3.2e-05 2048 0.3 3776 584960 134.015 82.8845 4965.96 418.789 5601.88 5602.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1800 3.2e-05 2048 0.3 3776 584960 134.026 82.939 5211.87 417.701 5846.75 5846.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1800 3.2e-05 2048 0.3 3776 584960 134.086 82.9171 12348.8 417.906 12984 12984.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 3.2e-05 2048 0.3 3776 585216 134.069 82.8193 8836.83 418.132 9472.09 9472.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1800 3.2e-05 2048 0.3 3776 585216 134.046 82.7336 9568.7 419.425 10205.1 10205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1800 3.2e-05 2048 0.3 3776 585216 134.101 82.8754 10414.9 419.436 11051.6 11051.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 3.2e-05 2048 0.3 3776 584448 134 82.7971 5479.82 418.8 6115.65 6115.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1800 3.2e-05 2048 0.3 3776 584448 134.004 82.85 4545.22 417.34 5179.64 5179.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1800 3.2e-05 2048 0.3 3776 584448 133.999 82.7299 4732.57 418.031 5367.54 5367.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 3.2e-05 2048 0.3 3776 585088 137.148 84.3681 9433.4 418.736 10073.9 10074.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1800 3.2e-05 2048 0.3 3776 585088 137.171 84.3935 12137 418.113 12776.9 12777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1800 3.2e-05 2048 0.3 3776 585088 137.168 84.3981 9496.39 418.046 10136.3 10136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 3.2e-05 2048 0.3 3776 585088 134.167 82.819 5847.44 417.821 6482.47 6482.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1800 3.2e-05 2048 0.3 3776 585088 134.178 82.8495 5187.63 419.347 5824.25 5824.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1800 3.2e-05 2048 0.3 3776 585088 134.145 82.8866 7340.69 416.582 7974.54 7974.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 3.2e-05 2048 0.3 3776 583296 137.683 84.4094 4862.5 421.517 5506.32 5506.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1800 3.2e-05 2048 0.3 3776 583296 137.659 84.403 3701.4 418.096 4341.77 4341.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1800 3.2e-05 2048 0.3 3776 583296 137.65 84.3871 4703.89 421.245 5347.39 5347.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 3.2e-05 2048 0.3 3776 585216 133.777 82.7189 8892.68 418.641 9528.06 9528.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1800 3.2e-05 2048 0.3 3776 585216 133.846 82.8212 11301.3 418.877 11937.1 11937.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1800 3.2e-05 2048 0.3 3776 585216 134.273 82.8262 15852.6 417.036 16487 16487.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 3.2e-05 2048 0.3 3776 584704 133.911 82.8538 5892.02 418.544 6527.56 6527.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1800 3.2e-05 2048 0.3 3776 584704 133.914 82.891 5335.4 419.848 5972.28 5972.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1800 3.2e-05 2048 0.3 3776 584704 133.967 82.6711 6956.1 417.659 7590.64 7590.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 3.2e-05 2048 0.3 3776 583680 133.752 82.6587 5025.93 416.545 5659.13 5659.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1800 3.2e-05 2048 0.3 3776 583680 133.757 82.7827 4304.05 417.909 4938.71 4938.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1800 3.2e-05 2048 0.3 3776 583680 133.774 82.7979 4526.52 417.173 5160.49 5160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 3.2e-05 2048 0.3 3776 584640 137.186 84.3609 11217.7 417.472 11856.9 11857.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1800 3.2e-05 2048 0.3 3776 584640 137.161 84.4249 11518.9 417.72 12158.5 12158.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1800 3.2e-05 2048 0.3 3776 584640 137.187 84.3359 16051.5 417.407 16690.6 16690.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 3.2e-05 2048 0.3 3776 584064 134.542 82.9558 8309.94 417.562 8945.24 8945.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1800 3.2e-05 2048 0.3 3776 584064 134.563 82.9364 6681.03 417.422 7316.18 7316.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1800 3.2e-05 2048 0.3 3776 584064 134.535 82.9011 7894.79 418.393 8530.86 8531.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 3.2e-05 2048 0.3 3776 584064 137.018 84.4404 6172.08 418.7 6812.47 6812.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1800 3.2e-05 2048 0.3 3776 584064 137.008 84.4617 7187.24 416.616 7825.56 7825.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1800 3.2e-05 2048 0.3 3776 584064 136.996 84.2465 5862.35 418.733 6502.55 6502.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 3.2e-05 2048 0.3 3776 584960 134.065 82.9337 10517.1 416.874 11151.2 11151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1800 3.2e-05 2048 0.3 3776 584960 134.08 82.9158 10966.8 418.455 11602.5 11602.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1800 3.2e-05 2048 0.3 3776 584960 134.048 82.8715 15075.7 418.042 15710.9 15711.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 3.2e-05 2048 0.3 3776 584960 133.805 82.8017 7903.16 417.363 8537.38 8537.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1800 3.2e-05 2048 0.3 3776 584960 133.825 82.8406 8535.18 419.137 9171.22 9171.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1800 3.2e-05 2048 0.3 3776 584960 133.975 82.9007 7405.16 467.803 8090.33 8090.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 3.2e-05 2048 0.3 3776 583680 170.267 83.2795 6212.74 1198.45 7684.68 7685.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1800 3.2e-05 2048 0.3 3776 583680 158.697 104.579 6698.41 1103.4 8145.32 8146.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1800 3.2e-05 2048 0.3 3776 583680 179.927 98.8554 5498.3 1600.68 7430.56 7431.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 3.2e-05 2048 0.3 3776 584448 155.472 90.4907 12227.1 1551.28 14079 14079.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1800 3.2e-05 2048 0.3 3776 584448 217.915 106.532 16923.4 1531.72 18877.4 18878.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 3.2e-05 2048 0.3 3776 583680 145.888 83.171 7290.25 1012.57 8574.7 8575.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1800 3.2e-05 2048 0.3 3776 583680 176.728 122.237 8167.38 1568.19 10103 10103.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 3.2e-05 2048 0.3 3776 582912 162.339 95.1612 7230.81 1582.77 9142.06 9142.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1800 3.2e-05 2048 0.3 3776 582912 188.279 90.9448 5885.07 1606.9 7815.37 7816.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 3.2e-05 2048 0.3 3776 584800 169.79 86.6773 12399.5 1267.03 13967.6 13968.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1800 3.2e-05 2048 0.3 3776 584800 138.498 84.9897 16401.4 978.857 17648.7 17649.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 3.2e-05 2048 0.3 3776 584000 191.529 120.498 10866.1 1523.03 12784.7 12785.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1800 3.2e-05 2048 0.3 3776 584000 154.263 84.7091 8189.94 1451.68 9895.05 9895.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 3.2e-05 2048 0.3 3776 583200 203.924 98.7267 7392.76 1578.04 9308.98 9309.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1800 3.2e-05 2048 0.3 3776 583200 171.009 105.443 6253.79 1547.13 8152.26 8153.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 3.2e-05 2048 0.3 3776 585088 160.002 90.3551 11471.8 1583.05 13415 13416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1800 3.2e-05 2048 0.3 3776 585088 140.956 83.0667 14862.6 927.975 16065.7 16066.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 3.2e-05 2048 0.3 3776 584192 161.603 100.132 9878.11 1571.38 11755.7 11756.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1800 3.2e-05 2048 0.3 3776 584192 157.942 83.0101 7501.35 1035.39 8794.63 8795.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 3.2e-05 2048 0.3 3776 583296 176.503 96.5716 6979.08 1548.19 8841.51 8866.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1800 3.2e-05 2048 0.3 3776 583296 156.626 120.725 5883.5 1479.4 7707.45 7708.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 3.2e-05 2048 0.3 3776 584640 137.075 89.4197 11337 1026.74 12591.1 12592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1800 3.2e-05 2048 0.3 3776 584640 150.707 84.6859 14503 1092 15897.5 15898.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 3.2e-05 2048 0.3 3776 583680 134.851 106.833 9863.12 856.107 10983.4 10984.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1800 3.2e-05 2048 0.3 3776 583680 134.789 93.718 7633.69 853.94 8735.96 8736.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 3.2e-05 2048 0.3 3776 581760 137.35 84.5804 7076.91 880.036 8188.14 8188.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1800 3.2e-05 2048 0.3 3776 581760 137.402 84.6337 6025.35 785.221 7033.43 7034.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 3.2e-05 2048 0.3 3776 584704 172.622 96.0366 11052.5 1577.24 13029.9 13030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1800 3.2e-05 2048 0.3 3776 584704 134.279 83.5354 14297.9 782.319 15298.8 15299.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 3.2e-05 2048 0.3 3776 583680 158.581 103.139 9456.02 1571.72 11325.6 11326.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1800 3.2e-05 2048 0.3 3776 583680 174.132 112.607 7322.17 1394.46 9063.24 9064.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 3.2e-05 2048 0.3 3776 583680 134.307 91.1668 6796.74 980.389 8039.39 8040.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1800 3.2e-05 2048 0.3 3776 583680 155.604 100.527 5973.15 1573.27 7861.75 7862.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 3.2e-05 2048 0.3 3800 585216 153.965 83.1502 8797.9 858.146 9928.73 9929.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1800 3.2e-05 2048 0.3 3800 585216 133.691 83.1415 8759.04 953.42 9930.06 9930.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1800 3.2e-05 2048 0.3 3800 585216 212.708 95.2038 12108.9 1582 14037.7 14038.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1800 3.2e-05 2048 0.3 3800 585216 143.751 106.229 23204.1 1172.33 24627.3 24628.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 3.2e-05 2048 0.3 3800 584704 133.899 83.1592 5829.5 858.458 6937.69 6938.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1800 3.2e-05 2048 0.3 3800 584704 146.215 83.1607 5024.48 833.14 6103.96 6104.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1800 3.2e-05 2048 0.3 3800 584704 165.255 89.4269 5201.03 1539.22 7093.52 7094.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1800 3.2e-05 2048 0.3 3800 584704 178.978 102.932 12024.3 1574.52 13917.4 13918.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 3.2e-05 2048 0.3 3800 585280 197.492 98.924 10403.2 1574.86 12355 12355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1800 3.2e-05 2048 0.3 3800 585280 164.279 113.833 9734.74 1581.93 11685.7 11686.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1800 3.2e-05 2048 0.3 3800 585280 160.162 84.8919 10433.8 1078.64 11783.1 11783.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 3.2e-05 2048 0.3 3800 584960 151.367 83.2676 6312.36 1217.86 7777.78 7778.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1800 3.2e-05 2048 0.3 3800 584960 180.583 94.838 5695.6 1605.05 7622.39 7623.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1800 3.2e-05 2048 0.3 3800 584960 186.253 99.7297 8198.51 1601.76 10124.7 10125.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 3.2e-05 2048 0.3 3800 583680 137.358 84.7085 4530.7 832.263 5585.85 5586.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1800 3.2e-05 2048 0.3 3800 583680 196.349 125.893 4053.66 1574.44 5987.62 5988.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1800 3.2e-05 2048 0.3 3800 583680 140.192 100.947 5267.94 958.617 6476.39 6477.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 3.2e-05 2048 0.3 3800 585216 154.739 83.2609 9001.55 903.835 10186.7 10187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1800 3.2e-05 2048 0.3 3800 585216 194.28 105.208 11588 1545.92 13511 13511.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1800 3.2e-05 2048 0.3 3800 585216 159.186 120.182 16621 1533.28 18499.5 18500.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 3.2e-05 2048 0.3 3800 584448 175.979 104.366 5716.5 1573.54 7631.6 7632.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1800 3.2e-05 2048 0.3 3800 584448 167.541 106.795 5179.89 1544.22 7093.29 7094.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1800 3.2e-05 2048 0.3 3800 584448 158.001 83.1559 7043.56 1057.41 8375.27 8376.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 3.2e-05 2048 0.3 3800 584064 194.861 99.6417 4875.75 1579.36 6804.84 6805.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1800 3.2e-05 2048 0.3 3800 584064 146.773 92.961 3926.93 1126.22 5350.93 5351.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1800 3.2e-05 2048 0.3 3800 584064 134.261 83.2234 4530.4 859.01 5628.09 5628.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 3.2e-05 2048 0.3 3800 584640 137.341 95.9389 10255.7 926.649 11464.9 11465.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1800 3.2e-05 2048 0.3 3800 584640 172.687 88.9191 10610 1564.99 12502.8 12503.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1800 3.2e-05 2048 0.3 3800 584640 188.335 99.2381 14800 1578.25 16726.8 16727.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 3.2e-05 2048 0.3 3800 584192 134.395 104.21 6715.98 1482.96 8535.21 8536.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1800 3.2e-05 2048 0.3 3800 584192 178.514 98.0606 4959.86 1576.85 6854.23 6855.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1800 3.2e-05 2048 0.3 3800 584192 161.971 103.617 6556.56 1099.81 7952.24 7953.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 3.2e-05 2048 0.3 3800 583296 183.5 104.175 4687.28 1574.91 6614.05 6614.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1800 3.2e-05 2048 0.3 3800 583296 195.202 104.941 5199.2 1549 7095.32 7096.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1800 3.2e-05 2048 0.3 3800 583296 179.199 105.932 4348.65 1170.5 5830.73 5831.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 3.2e-05 2048 0.3 3800 584704 155.85 115.857 9500.26 1579.75 11446.9 11448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1800 3.2e-05 2048 0.3 3800 584704 133.841 83.1256 10270.5 880.264 11368.6 11369.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1800 3.2e-05 2048 0.3 3800 584704 147.194 95.823 14005.6 1029.89 15303.5 15304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 3.2e-05 2048 0.3 3800 584704 191.107 101.26 6574.53 1576.82 8487.94 8488.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1800 3.2e-05 2048 0.3 3800 584704 151.191 118.068 7319.61 1045.11 8678.97 8679.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1800 3.2e-05 2048 0.3 3800 584704 155.248 102.09 6343.51 1575.67 8247.61 8248.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 3.2e-05 2048 0.3 3800 583680 133.823 100.828 4793.2 974.131 6016.17 6016.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1800 3.2e-05 2048 0.3 3800 583680 146.1 88.559 5199.61 1540.99 7045.49 7046.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1800 3.2e-05 2048 0.3 3800 583680 172.195 98.5149 4275.17 1002.13 5579.85 5580.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 3.2e-05 2048 0.3 3800 584640 206.542 107.221 13098.1 1163.92 14613.6 14614.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1800 3.2e-05 2048 0.3 3800 584640 139.93 84.7687 18118.6 1073.89 19443.7 19444.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1800 3.2e-05 2048 0.3 3800 584640 180.656 97.2829 14336.1 1579.2 16293.7 16294.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 3.2e-05 2048 0.3 3800 584064 172.249 107.901 7773.88 1542.92 9669.79 9670.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1800 3.2e-05 2048 0.3 3800 584064 243.235 92.5899 8733.57 1529.87 10649.6 10650.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1800 3.2e-05 2048 0.3 3800 584064 134.268 82.9365 7511.49 1123.21 8900.95 8901.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 3.2e-05 2048 0.3 3800 584064 136.92 91.0806 7799.16 1116.33 9179.08 9179.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1800 3.2e-05 2048 0.3 3800 584064 144.749 84.5035 6293.63 1286.56 7880.56 7881.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 18 40 1800 3.2e-05 2048 0.3 3800 584064 86.1778 0.033408 1373.61 1460.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 3.2e-05 2048 0.3 3800 582912 212.63 127.596 7625.47 1575.8 9622 9622.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1800 3.2e-05 2048 0.3 3800 582912 195.768 123.359 5910 1581.37 7865.13 7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 18 40 1800 3.2e-05 2048 0.3 3800 582912 90.4854 0.043008 1420.78 1511.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 3.2e-05 2048 0.3 3800 584960 153.131 83.2224 12329.1 969.314 13535.6 13536.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1800 3.2e-05 2048 0.3 3800 584960 160.816 101.847 16472.1 1575.72 18405.4 18406.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 3.2e-05 2048 0.3 3800 584960 189.415 82.7118 10834.4 1099.8 12259 12259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1800 3.2e-05 2048 0.3 3800 584960 156.363 83.1129 8225.61 1572.09 10077.4 10078.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 3.2e-05 2048 0.3 3800 583680 197.795 83.2542 7402.27 1434.64 9131.26 9132.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1800 3.2e-05 2048 0.3 3800 583680 163.97 107.171 6193.03 1219.81 7705 7705.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 3.2e-05 2048 0.3 3800 583680 197.151 121.239 7305 1582.22 9286.13 9286.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1800 3.2e-05 2048 0.3 3800 583680 182.416 104.223 5736.67 1575.41 7673.42 7674.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 3.2e-05 2048 0.3 3800 584448 179.926 122.01 11045.4 1522.02 12930.6 12931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1800 3.2e-05 2048 0.3 3800 584448 169.015 84.414 14394.2 1535.97 16237.4 16238.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 3.2e-05 2048 0.3 3800 583680 172.523 99.1927 9513.44 1549.25 11441.9 11442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1800 3.2e-05 2048 0.3 3800 583680 148.108 93.9388 7264.22 1208.07 8753.67 8754.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 3.2e-05 2048 0.3 3800 582912 146.414 125.099 6786.5 1578.17 8685.08 8685.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1800 3.2e-05 2048 0.3 3800 582912 134.537 83.1157 5796.86 1014.02 7088.45 7089.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 3.2e-05 2048 0.3 3800 583680 156.754 83.0422 6754.68 1193.65 8217.62 8218.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 24 40 1800 3.2e-05 2048 0.3 3800 583680 88.9796 0.046976 1370.55 1459.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 3.2e-05 2048 0.3 3800 584800 175.241 101.359 11168.6 1576.81 13126.6 13127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1800 3.2e-05 2048 0.3 3800 584800 141.449 85.1747 14579.7 982.247 15810.9 15811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 3.2e-05 2048 0.3 3800 584000 171.448 108.065 9664.3 1095.94 11057.1 11058.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1800 3.2e-05 2048 0.3 3800 584000 187.091 101.037 7533.52 1575.6 9450.06 9451.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 3.2e-05 2048 0.3 3800 583200 161.883 96.6004 6949.09 1142.99 8431.59 8432.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1800 3.2e-05 2048 0.3 3800 583200 183.681 100.09 5923.71 1577.82 7819.3 7820.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 3.2e-05 2048 0.3 3800 582400 173.751 93.4489 6611.06 1561.09 8492.04 8492.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 25 40 1800 3.2e-05 2048 0.3 3800 582400 88.0794 0.030784 1372.27 1460.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 3.2e-05 2048 0.3 3792 585472 157.785 92.7232 8837.76 1555.28 10697 10697.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1800 3.2e-05 2048 0.3 3792 585472 157.69 94.864 9549.9 1093.38 10957.1 10958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1800 3.2e-05 2048 0.3 3792 585472 172.542 88.3846 10567.9 1530.14 12445.8 12446.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 3.2e-05 2048 0.3 3792 585216 174.217 96.7362 5463.11 1051.12 6803.88 6804.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1800 3.2e-05 2048 0.3 3792 585216 161.487 99.9036 4560.26 1575.32 6469.07 6469.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1800 3.2e-05 2048 0.3 3792 585216 172.607 83.1743 4693.35 951.72 5901.7 5902.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 3.2e-05 2048 0.3 3792 584448 133.851 83.2225 4378.05 1095.89 5751.36 5752.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1800 3.2e-05 2048 0.3 3792 584448 180.87 92.4371 3997.23 983.674 5268.26 5269.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1800 3.2e-05 2048 0.3 3792 584448 133.894 83.3042 4405.64 943.39 5611.55 5612.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 3.2e-05 2048 0.3 3792 585280 196.756 98.6484 8948.22 1576.05 10917.9 10918.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1800 3.2e-05 2048 0.3 3792 585280 144.645 91.5666 11650.7 1391.17 13294.7 13295.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1800 3.2e-05 2048 0.3 3792 585280 178.893 100.738 16605.1 1575.56 18550.7 18551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 3.2e-05 2048 0.3 3792 584960 133.988 83.2879 5686.08 954.955 6871.34 6872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1800 3.2e-05 2048 0.3 3792 584960 208.704 98.6001 5149.22 1577.09 7092.91 7093.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1800 3.2e-05 2048 0.3 3792 584960 177.826 104.696 7070.93 1543.78 8968.46 8969.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 3.2e-05 2048 0.3 3792 583680 174.365 102.158 4860.4 1574.39 6757.75 6758.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1800 3.2e-05 2048 0.3 3792 583680 175.267 103.768 3877 1544.39 5794.52 5795.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1800 3.2e-05 2048 0.3 3792 583680 181.762 105.573 4549.63 1546.79 6469.33 6470.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 3.2e-05 2048 0.3 3792 585216 158.348 96.5977 9935.71 1579.28 11831 11831.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1800 3.2e-05 2048 0.3 3792 585216 172.87 96.8079 10399.6 1526.53 12257.8 12258.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1800 3.2e-05 2048 0.3 3792 585216 133.824 118.281 14532.1 1480.81 16355 16355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 3.2e-05 2048 0.3 3792 584448 133.822 96.5421 6477.38 1001.67 7730.42 7731.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1800 3.2e-05 2048 0.3 3792 584448 166.444 105.945 4766.96 1313.72 6425.67 6426.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1800 3.2e-05 2048 0.3 3792 584448 155.228 110.268 6380.62 1428.79 8156.53 8157.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 3.2e-05 2048 0.3 3792 584064 170.332 100.458 4551.75 1577.08 6469.19 6470.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1800 3.2e-05 2048 0.3 3792 584064 140.17 83.3718 5052.28 1077.14 6367.68 6392.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1800 3.2e-05 2048 0.3 3792 584064 160.981 87.6488 4238.43 1554.14 6124.7 6125.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 3.2e-05 2048 0.3 3792 583680 172.616 101.888 4314.56 1593.49 6274.82 6275.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1800 3.2e-05 2048 0.3 3792 583680 183.838 104.665 4520.63 1594.37 6467.55 6468.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1800 3.2e-05 2048 0.3 3792 583680 133.855 112.49 3873.06 986.589 5151.46 5152.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 3.2e-05 2048 0.3 3792 585088 190.649 89.1116 8923.41 1525.95 10833.4 10834.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1800 3.2e-05 2048 0.3 3792 585088 164.427 100.673 16973.1 1574.97 18886.7 18887.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1800 3.2e-05 2048 0.3 3792 585088 209.746 105.971 13359.5 1542.8 15285 15285.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 3.2e-05 2048 0.3 3792 585088 177.791 101.884 6151.01 1577.06 8056.3 8057.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1800 3.2e-05 2048 0.3 3792 585088 172.85 101.298 7157.51 1574.5 9093.84 9094.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1800 3.2e-05 2048 0.3 3792 585088 153.151 127.295 6041.32 1147.83 7520.04 7520.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 3.2e-05 2048 0.3 3792 583296 166.386 84.8473 6505.65 1119.14 7903.2 7904.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1800 3.2e-05 2048 0.3 3792 583296 157.908 91.4553 4909.53 1018.82 6216.55 6217.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 14 48 1800 3.2e-05 2048 0.3 3792 583296 96.9172 0.03072 1389.4 1486.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 3.2e-05 2048 0.3 3792 584192 133.678 94.4462 6251.38 1251.33 7772.43 7773.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1800 3.2e-05 2048 0.3 3792 584192 191.661 101.5 4427.39 1566.82 6365.3 6366.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 48 1800 3.2e-05 2048 0.3 3792 584192 93.9254 0.033952 1417.25 1511.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 3.2e-05 2048 0.3 3792 585216 187.081 99.7864 11604.6 1576.74 13559 13559.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1800 3.2e-05 2048 0.3 3792 585216 164.839 101.45 16140.5 1473.97 17922.5 17923.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 3.2e-05 2048 0.3 3792 584704 190.959 101.582 6088.56 1599.82 8009.3 8010.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1800 3.2e-05 2048 0.3 3792 584704 171.894 115.692 6832.02 1582.76 8775.74 8776.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 3.2e-05 2048 0.3 3792 583680 174.499 100.069 6102.67 1598.34 8005.82 8006.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1800 3.2e-05 2048 0.3 3792 583680 195.257 99.5215 4960.58 1595.13 6899.72 6900.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 3.2e-05 2048 0.3 3792 583680 141.225 105.569 6061.97 880.534 7190.09 7190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1800 3.2e-05 2048 0.3 3792 583680 173.449 104.89 4513.79 1574.11 6468.02 6468.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 3.2e-05 2048 0.3 3792 584640 196.971 104.711 11763.5 1566.26 13697.4 13698.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1800 3.2e-05 2048 0.3 3792 584640 189.545 104.272 15475.8 1572.58 17446.8 17447.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 3.2e-05 2048 0.3 3792 584064 209.891 98.0508 10296.5 1567.3 12251.2 12252.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1800 3.2e-05 2048 0.3 3792 584064 180.034 103.11 7769.5 1572.76 9669.96 9670.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 3.2e-05 2048 0.3 3792 584064 174.984 100.308 7191.71 1574.13 9112.67 9113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1800 3.2e-05 2048 0.3 3792 584064 164.52 98.1927 6056.15 1576.14 7958.65 7959.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 3.2e-05 2048 0.3 3792 582912 173.647 101.428 7250.21 1576.19 9189.94 9190.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1800 3.2e-05 2048 0.3 3792 582912 162.197 105.019 5666.9 1597.65 7575.45 7576.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 3.2e-05 2048 0.3 3792 584960 133.998 115.159 11146.3 1044.97 12485.7 12486.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1800 3.2e-05 2048 0.3 3792 584960 133.866 83.2596 14587.4 910.927 15716.3 15717.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 3.2e-05 2048 0.3 3792 584960 155.773 88.6035 9709.77 1556.68 11583.1 11584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1800 3.2e-05 2048 0.3 3792 584960 137.276 83.2519 7539.06 1313.08 9111.2 9112.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 3.2e-05 2048 0.3 3792 583680 173.116 90.8165 6951.83 1552.75 8793.94 8818.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1800 3.2e-05 2048 0.3 3792 583680 154.725 100.317 5949.14 1577.21 7815.27 7816.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 3.2e-05 2048 0.3 3792 583680 200.537 125.612 6844.43 1574.54 8776.81 8777.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 48 1800 3.2e-05 2048 0.3 3792 583680 74.271 0.027648 819.937 894.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 3.2e-05 2048 0.3 3800 585216 133.686 97.0492 10416.5 860.703 11513.8 11514.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1800 3.2e-05 2048 0.3 3800 585216 143.651 83.1472 9764.19 1109.97 11154.4 11155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1800 3.2e-05 2048 0.3 3800 585216 157.123 83.162 10448.9 999.225 11721.2 11722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 3.2e-05 2048 0.3 3800 584704 199.736 95.7534 6304.58 1580.18 8247.58 8248.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1800 3.2e-05 2048 0.3 3800 584704 170.926 114.188 5723.76 1583.03 7671.82 7672.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1800 3.2e-05 2048 0.3 3800 584704 153.212 83.1758 8199.96 1097.29 9580.61 9581.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 3.2e-05 2048 0.3 3800 584448 133.903 83.2144 4518.18 857.768 5593.83 5594.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1800 3.2e-05 2048 0.3 3800 584448 158.437 99.434 4409.93 1577.71 6325.18 6326.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1800 3.2e-05 2048 0.3 3800 584448 152.415 82.7471 4994.64 979.472 6234.01 6234.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 3.2e-05 2048 0.3 3800 585280 150.742 85.6351 8770.44 1315.37 10349.8 10350.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1800 3.2e-05 2048 0.3 3800 585280 172.163 98.7116 11333.7 1578.08 13269.7 13270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1800 3.2e-05 2048 0.3 3800 585280 187.99 106.373 16105.7 1546.37 18022.5 18023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 3.2e-05 2048 0.3 3800 584960 181.255 121.567 5623.46 1574.84 7574.93 7575.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1800 3.2e-05 2048 0.3 3800 584960 154.503 121.74 4991.56 1578.22 6900.79 6901.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1800 3.2e-05 2048 0.3 3800 584960 155.207 104.079 6886.44 1572.99 8777.83 8778.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 3.2e-05 2048 0.3 3800 583680 180.772 98.0277 4701.77 1527.8 6562.06 6562.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1800 3.2e-05 2048 0.3 3800 583680 175.09 116.624 3754.81 1583.82 5700.02 5700.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1800 3.2e-05 2048 0.3 3800 583680 137.391 84.6216 4375.08 1001.29 5617.54 5618.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 3.2e-05 2048 0.3 3800 584960 172.719 101.6 4588.49 1575.69 6516.51 6517.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1800 3.2e-05 2048 0.3 3800 584960 189.685 102.141 4528.01 1600.56 6469.88 6470.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1800 3.2e-05 2048 0.3 3800 584960 196.742 88.7919 3911.77 1566.33 5844.49 5845.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 3.2e-05 2048 0.3 3800 585216 195.413 97.4589 9666.22 1528.2 11586.9 11588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1800 3.2e-05 2048 0.3 3800 585216 164.54 103.747 10256.2 1546.48 12141.5 12166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1800 3.2e-05 2048 0.3 3800 585216 180.855 104.004 14371 1494.21 16214.7 16215.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 3.2e-05 2048 0.3 3800 584448 189.067 105.363 6485.19 1594.35 8441.25 8442.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1800 3.2e-05 2048 0.3 3800 584448 148.808 83.115 7467.42 1192.27 8955.14 8956.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1800 3.2e-05 2048 0.3 3800 584448 206.027 89.5176 6356.63 1536.19 8248.9 8249.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 3.2e-05 2048 0.3 3800 584064 192.983 95.0284 4653.92 1606.07 6612.35 6613.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1800 3.2e-05 2048 0.3 3800 584064 152.146 83.205 4933.1 1004.38 6189.57 6190.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1800 3.2e-05 2048 0.3 3800 584064 146.872 107.199 4094.9 1378.48 5827.74 5828.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 3.2e-05 2048 0.3 3800 583680 147.933 82.9386 4339.94 805.018 5376.57 5377.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1800 3.2e-05 2048 0.3 3800 583680 165.296 102.592 4441.16 1567.01 6364.25 6365.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1800 3.2e-05 2048 0.3 3800 583680 133.79 94.1683 3805.64 926.829 4997.85 4998.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 3.2e-05 2048 0.3 3800 584640 168.176 122.902 12051 1547.15 13941.8 13942.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1800 3.2e-05 2048 0.3 3800 584640 166.323 88.5386 16265.5 1565.71 18165.3 18166.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1800 3.2e-05 2048 0.3 3800 584640 201.964 100.706 12852 1575.72 14805.7 14806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 3.2e-05 2048 0.3 3800 584192 159.751 86.8741 5998.16 1538.84 7859.34 7860.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1800 3.2e-05 2048 0.3 3800 584192 176.918 90.7357 6993.36 1561.87 8901.21 8902.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1800 3.2e-05 2048 0.3 3800 584192 134.418 83.2061 5872.22 1133.64 7232.85 7233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 3.2e-05 2048 0.3 3800 583296 195.011 88.482 6277.89 1541.51 8152.29 8153.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1800 3.2e-05 2048 0.3 3800 583296 201.718 93.3325 4717.2 1538.82 6610.27 6611.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 14 50 1800 3.2e-05 2048 0.3 3800 583296 85.3083 0.030528 1049.92 1135.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 3.2e-05 2048 0.3 3800 582400 162.514 103.25 6101.88 979.018 7372.87 7373.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1800 3.2e-05 2048 0.3 3800 582400 162.449 101.286 4560.98 1601.49 6515.74 6516.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 50 1800 3.2e-05 2048 0.3 3800 582400 90.1704 0.032672 1420.98 1511.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 3.2e-05 2048 0.3 3800 584704 164.455 83.1406 11318.8 953.466 12614.5 12615.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1800 3.2e-05 2048 0.3 3800 584704 162.229 91.221 15933.6 1531.7 17821.6 17822.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 3.2e-05 2048 0.3 3800 584704 189.946 102.495 9631.21 1575.24 11589.7 11590.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1800 3.2e-05 2048 0.3 3800 584704 171.815 120.883 6902.91 1577.26 8823.67 8824.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 3.2e-05 2048 0.3 3800 583680 150.93 88.5189 6232.7 1073.19 7611.31 7612.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1800 3.2e-05 2048 0.3 3800 583680 159.11 82.9338 5200.17 960.049 6423.3 6424.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 3.2e-05 2048 0.3 3800 583680 134.444 83.0329 6014.41 1199.59 7479.8 7480.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1800 3.2e-05 2048 0.3 3800 583680 138.738 83.0358 4462.05 952.937 5669.12 5669.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 3.2e-05 2048 0.3 3800 584640 173.093 102.16 11716.1 1573.9 13605.7 13606.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1800 3.2e-05 2048 0.3 3800 584640 145.375 84.3147 15418 973.537 16622.1 16623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 3.2e-05 2048 0.3 3800 584064 173.09 85.6635 10173.1 1545.47 12071.1 12071.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1800 3.2e-05 2048 0.3 3800 584064 173.415 113.406 7800.59 1539.82 9690.66 9691.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 3.2e-05 2048 0.3 3800 584064 153.326 96.7578 7175 927.103 8352.97 8353.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1800 3.2e-05 2048 0.3 3800 584064 197.964 87.0052 6104.74 1542.34 8007.56 8008.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 3.2e-05 2048 0.3 3800 582912 182.215 151.583 7277.87 1551.86 9210.75 9211.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 50 1800 3.2e-05 2048 0.3 3800 582912 87.982 0.031776 1423.99 1512.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 3.2e-05 2048 0.3 3800 581760 167.675 84.6411 5870.69 1048.08 7233.64 7234.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 18 50 1800 3.2e-05 2048 0.3 3800 581760 91.9478 0.031744 1419.19 1511.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 3.2e-05 2048 0.3 3800 584960 155.979 83.1959 11040.9 863.177 12145.6 12146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1800 3.2e-05 2048 0.3 3800 584960 157.868 105.753 14566.4 1144.46 16034.9 16035.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 3.2e-05 2048 0.3 3800 584960 133.67 90.9065 9593.43 989.732 10838.4 10839.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1800 3.2e-05 2048 0.3 3800 584960 156.554 99.3916 7398.92 934.336 8614.02 8614.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 3.2e-05 2048 0.3 3800 583680 173.156 99.148 6799.18 1547.3 8673.94 8674.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1800 3.2e-05 2048 0.3 3800 583680 134.313 83.1995 5834.04 1012.03 7096.24 7097.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 3.2e-05 2048 0.3 3800 583680 170.284 104.833 6612.17 1573.39 8517.79 8518.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 50 1800 3.2e-05 2048 0.3 3800 583680 95.6207 0.033472 1416.88 1512.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 3.2e-05 2048 0.3 3800 582400 163.208 84.1454 5539.41 1101.85 6908.91 6909.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 20 50 1800 3.2e-05 2048 0.3 3800 582400 73.7381 0.029856 1046.15 1120.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 3.2e-05 2048 0.3 3780 585216 187.131 103.547 8953.38 1087.2 10367.3 10368.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1800 3.2e-05 2048 0.3 3780 585216 168.45 106.366 11685.4 1540.3 13557.9 13558.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1800 3.2e-05 2048 0.3 3780 585216 194.678 101.608 16790.1 1571.34 18741.5 18742.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 3.2e-05 2048 0.3 3780 584704 200.655 85.6264 5637.1 1555.98 7517.58 7518.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1800 3.2e-05 2048 0.3 3780 584704 190.28 98.2704 5133.33 1524.85 6994.09 6994.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1800 3.2e-05 2048 0.3 3780 584704 145.488 83.0709 6954.5 1032.74 8237.42 8238.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 3.2e-05 2048 0.3 3780 584448 177.638 83.1966 4842.06 1481.14 6656.32 6657.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1800 3.2e-05 2048 0.3 3780 584448 158.025 105.111 4156.37 1121.06 5590.41 5591.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1800 3.2e-05 2048 0.3 3780 584448 179.648 92.789 4529.09 1581.9 6469.03 6469.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 3.2e-05 2048 0.3 3780 584704 182.21 83.2297 4736.49 925.48 5928.18 5928.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1800 3.2e-05 2048 0.3 3780 584704 155.02 125.569 4727.38 1511.42 6564.66 6565.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1800 3.2e-05 2048 0.3 3780 584704 134.822 83.2411 4011.21 1028 5295.14 5295.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 3.2e-05 2048 0.3 3780 585280 137.268 84.7985 9638.19 834.01 10695.1 10695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1800 3.2e-05 2048 0.3 3780 585280 162.06 84.8157 10206.6 1291.89 11795.1 11796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1800 3.2e-05 2048 0.3 3780 585280 161.229 88.364 14344.4 1529.28 16193.8 16194.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 3.2e-05 2048 0.3 3780 584960 152.98 92.0104 6467.53 981.739 7736.49 7737.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1800 3.2e-05 2048 0.3 3780 584960 134.22 82.9723 7423.76 779.903 8421.68 8422.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1800 3.2e-05 2048 0.3 3780 584960 168.459 86.5877 6319.57 1534.65 8146.97 8147.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 3.2e-05 2048 0.3 3780 583680 196.192 95.4181 4600.97 1574.01 6563.82 6564.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1800 3.2e-05 2048 0.3 3780 583680 164.746 84.823 4877.08 1544.55 6757.25 6758.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1800 3.2e-05 2048 0.3 3780 583680 157.959 84.8097 4107.58 1193.71 5555.52 5556.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 3.2e-05 2048 0.3 3780 584960 172.638 97.236 4291.24 1576.44 6275.2 6276.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1800 3.2e-05 2048 0.3 3780 584960 167.619 92.4886 4449.25 1526.08 6315.83 6316.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1800 3.2e-05 2048 0.3 3780 584960 146.834 106.183 3804.66 1041.69 5139.91 5140.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 3.2e-05 2048 0.3 3780 584832 166.303 83.2722 11979 1191.93 13431.1 13431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1800 3.2e-05 2048 0.3 3780 584832 192.165 89.7521 16406.4 1608.82 18358.7 18359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1800 3.2e-05 2048 0.3 3780 584832 170.877 100.969 12752.1 1572.1 14661.7 14662.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 3.2e-05 2048 0.3 3780 584448 155.058 105.757 6014.64 1540.61 7862.4 7863.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1800 3.2e-05 2048 0.3 3780 584448 193.75 110.9 6866.02 1543.34 8738.93 8739.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1800 3.2e-05 2048 0.3 3780 584448 153.435 96.817 5855.97 1577.16 7765.81 7766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 3.2e-05 2048 0.3 3780 584064 160.224 83.2742 6091.46 1386.03 7768.04 7768.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1800 3.2e-05 2048 0.3 3780 584064 144.666 91.4192 4632.2 953.553 5849.9 5850.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 12 60 1800 3.2e-05 2048 0.3 3780 584064 98.6378 0.032512 1177.76 1276.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 3.2e-05 2048 0.3 3780 583680 169.826 88.5769 6039.15 1121.62 7431.31 7432.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1800 3.2e-05 2048 0.3 3780 583680 226.255 83.0616 4520.7 1590.04 6465.7 6466.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 12 60 1800 3.2e-05 2048 0.3 3780 583680 74.5141 0.028704 1017.17 1091.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 3.2e-05 2048 0.3 3780 583680 194.306 99.6259 4492.43 1547.73 6415.76 6416.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1800 3.2e-05 2048 0.3 3780 583680 192.809 121.609 3674.84 1575.45 5647.8 5648.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 10 12 60 1800 3.2e-05 2048 0.3 3780 583680 94.2311 0.032512 1418.16 1512.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 3.2e-05 2048 0.3 3780 584640 177.338 114.715 10714.3 1581.77 12645.8 12646.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1800 3.2e-05 2048 0.3 3780 584640 137.394 84.6045 14926.6 590.895 15740.2 15740.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 3.2e-05 2048 0.3 3780 584192 153.688 94.0372 8895.16 1143.1 10351.7 10352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1800 3.2e-05 2048 0.3 3780 584192 166.908 85.8919 6360.37 1541.75 8200.16 8201.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 3.2e-05 2048 0.3 3780 583296 160.291 87.8449 5566.7 1085.69 6905.41 6906.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1800 3.2e-05 2048 0.3 3780 583296 175.188 89.988 4538.88 1061.47 5882.41 5883.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 3.2e-05 2048 0.3 3780 582400 185.24 104.663 5532.55 1594.59 7477.68 7478.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1800 3.2e-05 2048 0.3 3780 582400 145.752 83.3092 3956.74 1123.82 5348.22 5349.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 3.2e-05 2048 0.3 3780 582400 163.146 125.195 4224.15 1187.45 5723.62 5724.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1800 3.2e-05 2048 0.3 3780 582400 159.157 92.0754 3551.63 999.209 4826.88 4827.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 3.2e-05 2048 0.3 3780 584704 179.669 93.5191 10154.4 1555.95 12033.3 12034.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1800 3.2e-05 2048 0.3 3780 584704 161.592 104.292 13766.9 898.427 14949 14949.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 3.2e-05 2048 0.3 3780 584704 134.154 102.652 8554.27 828.305 9620.06 9620.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1800 3.2e-05 2048 0.3 3780 584704 167.431 95.7551 6271.25 1554.24 8138 8138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 3.2e-05 2048 0.3 3780 583680 148.692 85.4271 5703.01 976.3 6932.23 6933.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1800 3.2e-05 2048 0.3 3780 583680 191.264 98.7005 4841.57 1573.17 6803.57 6804.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 3.2e-05 2048 0.3 3780 583680 136.612 98.0336 5492.9 973.303 6721.09 6721.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 60 1800 3.2e-05 2048 0.3 3780 583680 74.515 0.02976 993.023 1067.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 3.2e-05 2048 0.3 3780 583680 167.462 107.637 4407.9 1265.23 5967.66 5992.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 60 1800 3.2e-05 2048 0.3 3780 583680 90.3117 0.034816 1420.93 1511.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 3.2e-05 2048 0.3 3776 585472 140.356 97.9301 8548.42 1036.51 9856.55 9857.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1800 3.2e-05 2048 0.3 3776 585472 134.254 86.0616 11146.9 1074.29 12444.4 12445.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1800 3.2e-05 2048 0.3 3776 585472 134.218 83.1093 16058.5 1073.07 17366.3 17367.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 3.2e-05 2048 0.3 3776 585216 153.831 91.2572 5437.59 1054.07 6739.66 6740.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1800 3.2e-05 2048 0.3 3776 585216 134.089 88.3393 4839.46 890.157 5952.82 5953.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1800 3.2e-05 2048 0.3 3776 585216 156.771 89.5473 6619.67 1053.26 7935.72 7936.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 3.2e-05 2048 0.3 3776 584448 134.322 84.8709 4593.65 1010.72 5845.97 5846.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1800 3.2e-05 2048 0.3 3776 584448 218.178 101.375 4073.09 1571.78 5983.66 5984.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1800 3.2e-05 2048 0.3 3776 584448 167.177 98.6195 4248.71 1028.9 5570.27 5571.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 3.2e-05 2048 0.3 3776 584704 180.23 95.618 4484.72 1573.95 6416.61 6417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1800 3.2e-05 2048 0.3 3776 584704 134.207 98.2251 4445.59 952.722 5669.83 5670.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1800 3.2e-05 2048 0.3 3776 584704 177.739 98.777 3797.57 1572.33 5696.86 5697.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 3.2e-05 2048 0.3 3776 585280 137.645 89.1935 9158.33 977.628 10420.7 10421.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1800 3.2e-05 2048 0.3 3776 585280 155.267 84.7112 9939.99 881.343 11062.1 11062.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1800 3.2e-05 2048 0.3 3776 585280 174.904 99.8652 13784.7 1597.68 15765.8 15766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 3.2e-05 2048 0.3 3776 584960 151.599 100.072 6082.92 1573.5 7958.01 7958.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1800 3.2e-05 2048 0.3 3776 584960 195.765 97.0018 7050.25 1576.35 9016.59 9017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1800 3.2e-05 2048 0.3 3776 584960 172.647 89.8309 6038.38 1526.78 7901.85 7902.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 3.2e-05 2048 0.3 3776 583680 143.782 95.698 4380.32 1095.9 5733.18 5734.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1800 3.2e-05 2048 0.3 3776 583680 184.818 100.825 4615.9 1596.71 6563.64 6564.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1800 3.2e-05 2048 0.3 3776 583680 149.43 84.7892 3869.95 878.935 4983.92 4984.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 3.2e-05 2048 0.3 3776 584960 134.2 92.619 4030.45 1002.66 5330.95 5331.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1800 3.2e-05 2048 0.3 3776 584960 179.147 101.684 4219.76 1119.95 5690.82 5691.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1800 3.2e-05 2048 0.3 3776 584960 213.423 96.5069 3595.64 1575.64 5549.4 5550.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 3.2e-05 2048 0.3 3776 584000 175.022 109.394 4498.87 1582.7 6467.15 6468.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1800 3.2e-05 2048 0.3 3776 584000 188.362 127.235 3759.36 1566.06 5692.61 5693.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1800 3.2e-05 2048 0.3 3776 584000 221.105 107.908 3442.68 1533.4 5398.22 5399.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 3.2e-05 2048 0.3 3776 585216 134.422 83.2068 11367.8 832.353 12430.2 12431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1800 3.2e-05 2048 0.3 3776 585216 152.237 83.1959 15710.5 1059.01 17026.3 17027.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 3.2e-05 2048 0.3 3776 584448 161.843 115.743 5654.56 1580.48 7573.31 7574.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1800 3.2e-05 2048 0.3 3776 584448 169.223 87.0176 6471.91 1587.43 8343.64 8344.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 3.2e-05 2048 0.3 3776 584064 192.642 102.063 5737.05 1572.52 7670.7 7671.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1800 3.2e-05 2048 0.3 3776 584064 196.114 98.7349 4368.12 1574.38 6323.09 6324.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 3.2e-05 2048 0.3 3776 583680 172.507 97.9016 5689.18 1598.41 7621.45 7622.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1800 3.2e-05 2048 0.3 3776 583680 195.037 93.7948 4256.94 1578.21 6226.63 6227.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 3.2e-05 2048 0.3 3776 583680 172.965 92.8498 4234.29 1606.65 6227.13 6228.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1800 3.2e-05 2048 0.3 3776 583680 134.589 83.2204 3459.44 651.325 4329.12 4329.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 3.2e-05 2048 0.3 3776 585088 167.45 104.865 10198.2 1202.73 11732.8 11733.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1800 3.2e-05 2048 0.3 3776 585088 213.954 95.4323 14113.2 1600.92 16054.1 16055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 3.2e-05 2048 0.3 3776 585088 134.499 83.1299 8417.68 1022.44 9686.4 9687.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1800 3.2e-05 2048 0.3 3776 585088 169.873 97.8928 5982.6 1573.43 7909.75 7910.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 3.2e-05 2048 0.3 3776 583296 191.705 97.8109 5253.69 1574.6 7120.63 7141.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1800 3.2e-05 2048 0.3 3776 583296 145.873 84.7039 4310.21 880.389 5435.2 5435.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 3.2e-05 2048 0.3 3776 584192 176.273 109.349 5208.15 1514.47 7088.99 7113.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1800 3.2e-05 2048 0.3 3776 584192 153.167 93.8022 3712.3 1015.53 4987.6 4988.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 3.2e-05 2048 0.3 3776 582400 201.217 98.3739 3991.53 1574.31 5889.34 5890.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1800 3.2e-05 2048 0.3 3776 582400 137.347 84.7272 3340.63 953.499 4537.75 4538.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 3.2e-05 2048 0.3 3776 585216 134.151 93.979 9799.58 1220.14 11292.1 11292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1800 3.2e-05 2048 0.3 3776 585216 190.979 83.163 13137.5 1045.06 14479 14479.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 3.2e-05 2048 0.3 3776 584704 172.218 98.6318 8225.4 1047.85 9574.44 9575.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1800 3.2e-05 2048 0.3 3776 584704 162.642 99.8052 6082.65 1520.84 7953.34 7954.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 3.2e-05 2048 0.3 3776 583680 189.6 99.7487 5471.97 1572.44 7380.5 7381.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1800 3.2e-05 2048 0.3 3776 583680 145.709 101.353 4617.02 1571.53 6515.23 6516.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 3.2e-05 2048 0.3 3776 583680 174.229 116.878 5230.01 1000.33 6566.8 6567.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 64 1800 3.2e-05 2048 0.3 3776 583680 85.6381 0.031872 1425.48 1511.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 3.2e-05 2048 0.3 3776 583680 214.899 103.9 4215.99 1544.29 6128.29 6129.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 64 1800 3.2e-05 2048 0.3 3776 583680 74.5248 0.029696 930.079 1004.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 3.2e-05 2048 0.3 3776 583680 218.659 121.195 4353.03 1573.04 6319.72 6320.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 16 64 1800 3.2e-05 2048 0.3 3776 583680 84.4227 0.03152 1426.7 1511.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1800 3.2e-05 2048 0.3 3840 584704 133.77 82.8004 8714.62 878.523 9828.55 9829.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1800 3.2e-05 2048 0.3 3840 584704 183.566 106.747 11486.7 1573.22 13413.2 13414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1800 3.2e-05 2048 0.3 3840 584704 216.089 117.898 16514.5 1533.44 18446.7 18447.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 3.2e-05 2048 0.3 3840 584704 140.973 106.48 9828.44 997.966 11118.9 11119.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1800 3.2e-05 2048 0.3 3840 584704 149.124 82.7843 13216.2 1459.66 14998.8 14999.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 3.2e-05 2048 0.3 3840 584192 173.241 94.6927 8162.12 1566.78 10103 10104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1800 3.2e-05 2048 0.3 3840 584192 133.817 107.358 5881.4 913.097 7036.56 7037.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 3.2e-05 2048 0.3 3840 583680 134.286 85.7508 5183.35 1264.48 6696.59 6697.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1800 3.2e-05 2048 0.3 3840 583680 164.307 111.697 4402.42 1540.33 6276.77 6277.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 3.2e-05 2048 0.3 3840 583680 158.091 102.839 5036.96 1003.63 6343.32 6344.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 8 128 1800 3.2e-05 2048 0.3 3840 583680 73.0845 0.029696 1072.25 1145.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 3.2e-05 2048 0.3 3840 583680 177.14 82.6366 3898.9 978.528 5185.72 5186.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 8 128 1800 3.2e-05 2048 0.3 3840 583680 94.1558 0.030336 1390.12 1484.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 3.2e-05 2048 0.3 3840 582144 188.812 107.824 4029.77 1550.16 5941.69 5942.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 8 128 1800 3.2e-05 2048 0.3 3840 582144 78.64 0.04624 1384.49 1463.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 3.2e-05 2048 0.3 3840 582400 152.01 82.9711 3404.52 949.781 4590.13 4590.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 128 1800 3.2e-05 2048 0.3 3840 582400 72.7685 0.029696 877.782 950.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 3.2e-05 2048 0.3 3840 583680 134.351 83.1083 3760.19 835.434 4813.86 4814.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1800 3.2e-05 2048 0.3 3840 583680 73.129 0.028672 963.21 1036.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1800 3.2e-05 2048 0.3 3780 582400 185.739 99.5337 3230.59 1576.13 5165.3 5166.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1800 3.2e-05 2048 0.3 3780 582400 193.1 113.689 3758.18 1525.23 5639.53 5640.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1800 3.2e-05 2048 0.3 3780 582400 188.528 103.052 3078.66 1574.17 5022.14 5023.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1800 3.2e-05 2048 0.3 3776 584192 134.186 82.8313 3109.19 951.143 4317.58 4318.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1800 3.2e-05 2048 0.3 3776 584192 198.838 103.037 3523.35 1568.15 5452.78 5453.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1800 3.2e-05 2048 0.3 3776 584192 134.297 93.7068 2931.09 892.327 4090.26 4091.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1800 3.2e-05 2048 0.3 3800 582400 159.685 94.1637 3241.89 1281.95 4847.16 4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1800 3.2e-05 2048 0.3 3800 582400 178.606 117.634 3663.23 1526 5544.81 5545.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1800 3.2e-05 2048 0.3 3800 582400 197.024 103.527 3024.56 1595.09 4972.71 4973.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1800 3.2e-05 2048 0.3 3792 582400 198.469 98.4949 3266.69 1577.59 5214.44 5215.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1800 3.2e-05 2048 0.3 3792 582400 137.165 84.4857 3793.81 821.138 4859.28 4860.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1800 3.2e-05 2048 0.3 3792 582400 198.523 100.033 3135.39 1599.32 5116.72 5117.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1800 3.2e-05 2048 0.3 3776 584704 195.605 105.63 3863.42 1567.21 5792.93 5793.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1800 3.2e-05 2048 0.3 3776 584704 134.207 83.1761 3398.55 812.065 4451.94 4452.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1800 3.2e-05 2048 0.3 3776 584704 163.558 101.34 3387.66 1229.42 4924.35 4925.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1800 3.2e-05 2048 0.3 3776 584704 175.424 98.3942 5512.84 1048.09 6860.31 6861.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 3.2e-05 2048 0.3 3776 579840 163.707 95.0221 6645.73 1577.04 8535.79 8536.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1800 3.2e-05 2048 0.3 3776 579840 158.928 95.8267 5297.77 1552.22 7185.77 7186.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 12 20 32 1800 3.2e-05 2048 0.3 3776 579840 86.9089 0.1032 1425.55 1512.75
