<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\impl\gwsynthesis\gowin_empu_m1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\src\gowin_empu_m1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\src\gowin_empu_m1.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 13 00:09:42 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>42029</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>21658</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>47</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1942</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>JTAG_9</td>
<td>Base</td>
<td>200.000</td>
<td>5.000
<td>0.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td>JTAG_9 </td>
</tr>
<tr>
<td>HCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>HCLK_ibuf/I </td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/RGMII_RXC_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.667
<td>0.000</td>
<td>12.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>JTAG_9</td>
<td>5.000(MHz)</td>
<td>103.220(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>RGMII_RXC</td>
<td>100.000(MHz)</td>
<td>123.627(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>100.000(MHz)</td>
<td>126.364(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>100.000(MHz)</td>
<td>380.060(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;">117.387(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">60.256(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>140.586(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.000(MHz)</td>
<td>178.852(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of HCLK!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>JTAG_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>JTAG_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.691</td>
<td>7</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2740.275</td>
<td>1641</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-7.472</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>12.006</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.124</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>11.658</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.560</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>11.095</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.071</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>10.605</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.650</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.615</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.534</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.645</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.520</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.631</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.442</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.407</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.442</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.407</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.442</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.407</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.442</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.407</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.439</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.404</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.439</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.404</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.407</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.372</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.394</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.359</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.363</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_16_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.328</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.339</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.450</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.339</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.450</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.336</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.447</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.335</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_27_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.300</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.322</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_4_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.287</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.313</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_8_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.278</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.305</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.270</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.295</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_3_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.260</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.241</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_19_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.206</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.789</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.110</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.627</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
<td>0.000</td>
<td>-0.873</td>
<td>0.292</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.564</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
<td>0.000</td>
<td>-0.884</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.386</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.278</td>
<td>0.938</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.265</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
<td>0.000</td>
<td>-0.565</td>
<td>0.346</td>
</tr>
<tr>
<td>6</td>
<td>0.091</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.560</td>
</tr>
<tr>
<td>7</td>
<td>0.124</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.564</td>
</tr>
<tr>
<td>8</td>
<td>0.129</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.569</td>
</tr>
<tr>
<td>9</td>
<td>0.216</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.685</td>
</tr>
<tr>
<td>10</td>
<td>0.225</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[6]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>11</td>
<td>0.241</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.245</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.714</td>
</tr>
<tr>
<td>13</td>
<td>0.245</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.246</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.686</td>
</tr>
<tr>
<td>15</td>
<td>0.250</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.690</td>
</tr>
<tr>
<td>16</td>
<td>0.260</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.700</td>
</tr>
<tr>
<td>17</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_18_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>18</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>19</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>20</td>
<td>0.263</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.702</td>
</tr>
<tr>
<td>21</td>
<td>0.265</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.705</td>
</tr>
<tr>
<td>22</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>23</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>24</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>25</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.240</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[F]</td>
<td>0.000</td>
<td>-0.638</td>
<td>0.925</td>
</tr>
<tr>
<td>2</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>3</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>4</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>5</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>6</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>7</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>8</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>9</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>10</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>11</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>12</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>13</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>14</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>15</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>16</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>17</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>18</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>19</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>20</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>21</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>22</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>23</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>24</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>25</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R21C54[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I1</td>
</tr>
<tr>
<td>3.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.555</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.593</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.964</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.547</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/COUT</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/CIN</td>
</tr>
<tr>
<td>8.017</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/SUM</td>
</tr>
<tr>
<td>8.673</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/F</td>
</tr>
<tr>
<td>9.697</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/S0</td>
</tr>
<tr>
<td>9.948</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C52[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>10.601</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>11.171</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>11.343</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>11.892</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>11.894</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>12.347</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C53[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>12.773</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/I0</td>
</tr>
<tr>
<td>13.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/F</td>
</tr>
<tr>
<td>13.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.495, 45.767%; route: 6.279, 52.301%; tC2Q: 0.232, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R21C54[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I1</td>
</tr>
<tr>
<td>3.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.555</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.593</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.964</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.547</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/COUT</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/CIN</td>
</tr>
<tr>
<td>8.017</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/SUM</td>
</tr>
<tr>
<td>8.673</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/F</td>
</tr>
<tr>
<td>9.697</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/S0</td>
</tr>
<tr>
<td>9.948</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C52[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>10.601</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>11.171</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>11.343</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>11.892</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>11.894</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>12.356</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C53[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/I0</td>
</tr>
<tr>
<td>12.995</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/F</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.396, 46.286%; route: 6.030, 51.724%; tC2Q: 0.232, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R21C54[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I1</td>
</tr>
<tr>
<td>3.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.555</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.593</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.964</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.547</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/COUT</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/CIN</td>
</tr>
<tr>
<td>8.017</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/SUM</td>
</tr>
<tr>
<td>8.673</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/F</td>
</tr>
<tr>
<td>9.870</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1240_s13/S0</td>
</tr>
<tr>
<td>10.121</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C55[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1240_s13/O</td>
</tr>
<tr>
<td>10.817</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C53[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/F</td>
</tr>
<tr>
<td>12.432</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.908, 35.224%; route: 6.955, 62.685%; tC2Q: 0.232, 2.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R21C54[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I1</td>
</tr>
<tr>
<td>3.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.555</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.593</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.964</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.547</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/COUT</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/CIN</td>
</tr>
<tr>
<td>8.017</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1228_s/SUM</td>
</tr>
<tr>
<td>8.673</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_4_s0/F</td>
</tr>
<tr>
<td>9.870</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/S0</td>
</tr>
<tr>
<td>10.121</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/O</td>
</tr>
<tr>
<td>10.969</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/I1</td>
</tr>
<tr>
<td>11.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C53[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/F</td>
</tr>
<tr>
<td>11.942</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.908, 36.852%; route: 6.465, 60.961%; tC2Q: 0.232, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s11/I2</td>
</tr>
<tr>
<td>12.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s11/F</td>
</tr>
<tr>
<td>14.094</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s9/I2</td>
</tr>
<tr>
<td>14.465</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s9/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDataEn_s0/I0</td>
</tr>
<tr>
<td>14.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R38C19[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDataEn_s0/F</td>
</tr>
<tr>
<td>16.952</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.702, 36.516%; route: 9.681, 61.998%; tC2Q: 0.232, 1.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.545</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.581</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.098</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.627</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.698</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>8.803</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>8.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>8.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.757</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.559</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.108</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.143</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.302</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>12.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.524</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>13.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>13.900</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.770</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C18[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s6/I2</td>
</tr>
<tr>
<td>15.340</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C18[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s6/F</td>
</tr>
<tr>
<td>15.343</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s4/I1</td>
</tr>
<tr>
<td>15.898</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C18[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s4/F</td>
</tr>
<tr>
<td>16.339</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_0_s12/I0</td>
</tr>
<tr>
<td>16.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_0_s12/F</td>
</tr>
<tr>
<td>16.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.935, 47.351%; route: 7.479, 51.065%; tC2Q: 0.232, 1.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.773</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.226</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.910</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.363</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.952</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.126</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.696</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.869</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.418</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.592</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.162</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.116</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.057</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.096</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.787</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.581, 51.818%; route: 6.817, 46.596%; tC2Q: 0.232, 1.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.744</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.277%; route: 9.278, 60.217%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.744</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_6_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C47[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.277%; route: 9.278, 60.217%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.744</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_7_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C47[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.277%; route: 9.278, 60.217%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.744</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.277%; route: 9.278, 60.217%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.740</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_4_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.286%; route: 9.274, 60.208%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.740</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_5_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.286%; route: 9.274, 60.208%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>16.160</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_28_s3/I2</td>
</tr>
<tr>
<td>16.709</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_28_s3/F</td>
</tr>
<tr>
<td>16.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.449, 41.952%; route: 8.691, 56.539%; tC2Q: 0.232, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>14.091</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>15.287</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.696</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.897, 38.397%; route: 9.230, 60.093%; tC2Q: 0.232, 1.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R5C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s1/F</td>
</tr>
<tr>
<td>12.805</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s0/I0</td>
</tr>
<tr>
<td>13.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C47[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s0/F</td>
</tr>
<tr>
<td>15.061</td>
<td>1.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1141_s1/I3</td>
</tr>
<tr>
<td>15.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1141_s1/F</td>
</tr>
<tr>
<td>16.116</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1141_s0/I0</td>
</tr>
<tr>
<td>16.665</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1141_s0/F</td>
</tr>
<tr>
<td>16.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_16_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 33.030%; route: 10.033, 65.456%; tC2Q: 0.232, 1.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.773</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.226</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.910</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.363</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.952</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.126</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.696</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.869</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.418</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.592</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.162</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.116</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.057</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.096</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.606</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.581, 52.467%; route: 6.637, 45.928%; tC2Q: 0.232, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.773</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.226</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.910</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.363</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.952</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.126</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.696</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.869</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.418</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.592</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.162</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.116</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.057</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.096</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.606</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.581, 52.467%; route: 6.637, 45.928%; tC2Q: 0.232, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.773</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.226</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.910</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.363</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.952</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.126</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.696</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.869</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.418</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.592</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.162</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.116</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.057</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.096</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.603</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.581, 52.477%; route: 6.634, 45.918%; tC2Q: 0.232, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>16.067</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_27_s3/I2</td>
</tr>
<tr>
<td>16.637</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_27_s3/F</td>
</tr>
<tr>
<td>16.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_27_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.470, 42.287%; route: 8.598, 56.197%; tC2Q: 0.232, 1.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>16.075</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_4_s3/I2</td>
</tr>
<tr>
<td>16.624</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_4_s3/F</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.449, 42.186%; route: 8.606, 56.297%; tC2Q: 0.232, 1.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_8_s3/I2</td>
</tr>
<tr>
<td>16.615</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_8_s3/F</td>
</tr>
<tr>
<td>16.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.449, 42.210%; route: 8.597, 56.271%; tC2Q: 0.232, 1.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.809</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1/I0</td>
</tr>
<tr>
<td>13.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/I3</td>
</tr>
<tr>
<td>14.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C54[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/F</td>
</tr>
<tr>
<td>15.046</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n329_s0/I0</td>
</tr>
<tr>
<td>15.563</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n329_s0/COUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2/I2</td>
</tr>
<tr>
<td>16.607</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2/F</td>
</tr>
<tr>
<td>16.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.867, 38.422%; route: 9.171, 60.059%; tC2Q: 0.232, 1.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>4.163</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.755</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.272</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.478</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.371</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>16.048</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_3_s3/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_3_s3/F</td>
</tr>
<tr>
<td>16.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.449, 42.260%; route: 8.579, 56.219%; tC2Q: 0.232, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_rcnt_inc_sclk_Z_s0/F</td>
</tr>
<tr>
<td>4.206</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_rx_hold_Z_s/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/I0</td>
</tr>
<tr>
<td>6.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_1_s14/F</td>
</tr>
<tr>
<td>6.810</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/I2</td>
</tr>
<tr>
<td>7.327</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/clock_cnt_r_3_s4/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/I0</td>
</tr>
<tr>
<td>9.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s19/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/I0</td>
</tr>
<tr>
<td>10.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s1/I3</td>
</tr>
<tr>
<td>12.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R5C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s1/F</td>
</tr>
<tr>
<td>12.805</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s0/I0</td>
</tr>
<tr>
<td>13.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C47[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_Z_s0/F</td>
</tr>
<tr>
<td>14.813</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1138_s2/I3</td>
</tr>
<tr>
<td>15.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1138_s2/F</td>
</tr>
<tr>
<td>15.973</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1138_s0/I2</td>
</tr>
<tr>
<td>16.543</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1138_s0/F</td>
</tr>
<tr>
<td>16.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_19_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_mux_r_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 33.435%; route: 9.890, 65.039%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/I0</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1001.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.110</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/CLK</td>
</tr>
<tr>
<td>1002.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
<tr>
<td>1002.156</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/I0</td>
</tr>
<tr>
<td>0.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/F</td>
</tr>
<tr>
<td>0.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q</td>
</tr>
<tr>
<td>0.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/CLK</td>
</tr>
<tr>
<td>0.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
<tr>
<td>0.919</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>98</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/I0</td>
</tr>
<tr>
<td>0.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/F</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/CLK</td>
</tr>
<tr>
<td>0.919</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
<tr>
<td>0.930</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.938, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/I0</td>
</tr>
<tr>
<td>0.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/F</td>
</tr>
<tr>
<td>0.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/CLK</td>
</tr>
<tr>
<td>0.600</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
<tr>
<td>0.611</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C18[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/Q</td>
</tr>
<tr>
<td>201.605</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_3_s0/I1</td>
</tr>
<tr>
<td>201.837</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_3_s0/F</td>
</tr>
<tr>
<td>201.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.453%; route: 0.126, 22.454%; tC2Q: 0.202, 36.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R50C55[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/Q</td>
</tr>
<tr>
<td>1.448</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.177%; tC2Q: 0.202, 35.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R50C55[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.478%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C16[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R52C16[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/Q</td>
</tr>
<tr>
<td>201.962</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.483, 70.497%; tC2Q: 0.202, 29.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.325%; tC2Q: 0.201, 58.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C16[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R54C16[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>201.756</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_2_s0/I1</td>
</tr>
<tr>
<td>201.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_2_s0/F</td>
</tr>
<tr>
<td>201.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.669%; route: 0.276, 38.886%; tC2Q: 0.202, 28.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C18[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/Q</td>
</tr>
<tr>
<td>201.992</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.697%; tC2Q: 0.202, 28.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R49C16[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/Q</td>
</tr>
<tr>
<td>201.992</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C6[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.697%; tC2Q: 0.202, 28.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R54C55[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.549%; tC2Q: 0.202, 29.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R51C54[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.488, 70.719%; tC2Q: 0.202, 29.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R49C54[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_18_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R51C55[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_18_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C52[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R50C55[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R51C55[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C53[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R51C54[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 71.236%; tC2Q: 0.202, 28.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C54[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 71.334%; tC2Q: 0.202, 28.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C55[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/CLK</td>
</tr>
<tr>
<td>101.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/Q</td>
</tr>
<tr>
<td>101.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/CLK</td>
</tr>
<tr>
<td>101.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
<tr>
<td>101.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>101.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>102.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>100.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>101.916</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLK</td>
</tr>
<tr>
<td>101.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td>101.962</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 35.362%; route: 1.238, 64.638%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C12[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C9[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C12[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C10[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C23[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C21[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5621</td>
<td>MCU_CLK</td>
<td>-7.472</td>
<td>0.427</td>
</tr>
<tr>
<td>4272</td>
<td>n929_6</td>
<td>-2.055</td>
<td>1.628</td>
</tr>
<tr>
<td>1008</td>
<td>dbgRstGen</td>
<td>7.939</td>
<td>1.317</td>
</tr>
<tr>
<td>654</td>
<td>RGMII_RXC_d</td>
<td>-0.558</td>
<td>1.211</td>
</tr>
<tr>
<td>572</td>
<td>n575_5</td>
<td>4.622</td>
<td>2.986</td>
</tr>
<tr>
<td>367</td>
<td>SD_SPICLK</td>
<td>1.630</td>
<td>0.261</td>
</tr>
<tr>
<td>324</td>
<td>JTAG_9_1</td>
<td>-5.534</td>
<td>1.830</td>
</tr>
<tr>
<td>290</td>
<td>GTX_CLK</td>
<td>-1.303</td>
<td>0.261</td>
</tr>
<tr>
<td>286</td>
<td>rstSyncToSpiClk</td>
<td>29.951</td>
<td>2.083</td>
</tr>
<tr>
<td>255</td>
<td>rnd_src_en_Z</td>
<td>2.178</td>
<td>3.525</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C49</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C37</td>
<td>94.44%</td>
</tr>
<tr>
<td>R16C50</td>
<td>94.44%</td>
</tr>
<tr>
<td>R11C13</td>
<td>94.44%</td>
</tr>
<tr>
<td>R12C38</td>
<td>94.44%</td>
</tr>
<tr>
<td>R15C45</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C37</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C45</td>
<td>93.06%</td>
</tr>
<tr>
<td>R12C37</td>
<td>93.06%</td>
</tr>
<tr>
<td>R27C20</td>
<td>93.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name JTAG_9 -period 200 -waveform {0 100} [get_ports {JTAG_9}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
