// generated by newgenasym  Wed Jun 08 10:38:38 2011


module datain (penable, reg_in);
    output penable;
    output [8:1] reg_in;


    initial
        begin
        end

endmodule
