

================================================================
== Vitis HLS Report for 'bnn'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.471 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20701|    41101|  0.104 ms|  0.206 ms|  20702|  41102|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74   |bnn_Pipeline_VITIS_LOOP_15_1   |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
        |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88  |bnn_Pipeline_VITIS_LOOP_15_11  |      203|      203|  1.015 us|  1.015 us|  203|  203|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    20700|    41100|  207 ~ 411|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      65|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      590|     763|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     114|    -|
|Register             |        -|     -|       50|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      640|     942|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74   |bnn_Pipeline_VITIS_LOOP_15_1   |        0|   3|  402|  383|    0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88  |bnn_Pipeline_VITIS_LOOP_15_11  |        0|   0|  188|  380|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   3|  590|  763|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_127_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_115_p2               |         +|   0|  0|  21|          14|           7|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_121_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln24_fu_133_p2              |      icmp|   0|  0|  14|           7|           6|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  65|          36|          21|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |data_address0  |  14|          3|   14|         42|
    |data_ce0       |  14|          3|    1|          3|
    |data_ce1       |   9|          2|    1|          2|
    |data_d0        |  14|          3|   32|         96|
    |data_we0       |  14|          3|    1|          3|
    |i_fu_64        |   9|          2|    7|         14|
    |phi_mul_fu_60  |   9|          2|   14|         28|
    +---------------+----+-----------+-----+-----------+
    |Total          | 114|         24|   71|        194|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add_ln16_1_reg_177                                    |   7|   0|    7|          0|
    |add_ln16_reg_169                                      |  14|   0|   14|          0|
    |ap_CS_fsm                                             |   5|   0|    5|          0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_64                                               |   7|   0|    7|          0|
    |icmp_ln24_reg_182                                     |   1|   0|    1|          0|
    |phi_mul_fu_60                                         |  14|   0|   14|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  50|   0|   50|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|addr_in_address0   |  out|   14|   ap_memory|       addr_in|         array|
|addr_in_ce0        |  out|    1|   ap_memory|       addr_in|         array|
|addr_in_q0         |   in|   32|   ap_memory|       addr_in|         array|
|alpha              |   in|   32|     ap_none|         alpha|        scalar|
|w_address0         |  out|   14|   ap_memory|             w|         array|
|w_ce0              |  out|    1|   ap_memory|             w|         array|
|w_q0               |   in|   32|   ap_memory|             w|         array|
|addr_out_address0  |  out|   14|   ap_memory|      addr_out|         array|
|addr_out_ce0       |  out|    1|   ap_memory|      addr_out|         array|
|addr_out_q0        |   in|   32|   ap_memory|      addr_out|         array|
|data_address0      |  out|   14|   ap_memory|          data|         array|
|data_ce0           |  out|    1|   ap_memory|          data|         array|
|data_we0           |  out|    1|   ap_memory|          data|         array|
|data_d0            |  out|   32|   ap_memory|          data|         array|
|data_q0            |   in|   32|   ap_memory|          data|         array|
|data_address1      |  out|   14|   ap_memory|          data|         array|
|data_ce1           |  out|    1|   ap_memory|          data|         array|
|data_q1            |   in|   32|   ap_memory|          data|         array|
|in_r_address0      |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0           |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0            |   in|   32|   ap_memory|          in_r|         array|
|mean_address0      |  out|   14|   ap_memory|          mean|         array|
|mean_ce0           |  out|    1|   ap_memory|          mean|         array|
|mean_q0            |   in|   32|   ap_memory|          mean|         array|
+-------------------+-----+-----+------------+--------------+--------------+

