#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul  1 11:42:55 2020
# Process ID: 13224
# Current directory: D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Clk_Division_0_synth_1
# Command line: vivado.exe -log Clk_Division_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clk_Division_0.tcl
# Log file: D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Clk_Division_0_synth_1/Clk_Division_0.vds
# Journal file: D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Clk_Division_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Clk_Division_0.tcl -notrace
