
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.73

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.50 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.49 target latency mem[13][7]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    0.94 ^ rd_ptr[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    0.29 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.50 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    0.50 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.50   clock reconvergence pessimism
                          0.35    0.86   library removal time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: wr_data[2] (input port clocked by core_clock)
Endpoint: mem[10][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_data[2] (in)
                                         wr_data[2] (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__buf_4)
    16    0.06    0.17    0.18    0.38 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                         net5 (net)
                  0.17    0.00    0.39 ^ mem[10][2]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    0.29 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.22    0.50 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    0.50 ^ mem[10][2]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.50   clock reconvergence pessimism
                         -0.14    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    0.94 ^ wr_ptr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    5.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.00    5.28 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.22    5.50 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    5.50 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.50   clock reconvergence pessimism
                          0.19    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.75   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    0.29 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.50 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    0.50 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.10    0.42    0.92 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.10    0.00    0.93 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.15    0.16    1.08 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.15    0.00    1.08 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.11    0.22    1.30 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.11    0.00    1.30 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.06    1.36 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.04    0.00    1.36 v _260_/CIN (sky130_fd_sc_hd__fa_2)
     2    0.01    0.08    0.36    1.72 v _260_/COUT (sky130_fd_sc_hd__fa_2)
                                         _111_ (net)
                  0.08    0.00    1.72 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    1.91 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.03    0.00    1.91 v _139_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.24    0.23    2.14 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _034_ (net)
                  0.24    0.00    2.14 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.02    0.30    0.30    2.44 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.30    0.00    2.44 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.04    0.14    0.17    2.61 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         net18 (net)
                  0.14    0.00    2.61 v _150_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.25    0.28    2.89 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _042_ (net)
                  0.25    0.00    2.89 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.13    0.24    3.13 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.13    0.00    3.13 ^ _171_/B (sky130_fd_sc_hd__and3_2)
     8    0.04    0.21    0.33    3.47 ^ _171_/X (sky130_fd_sc_hd__and3_2)
                                         _005_ (net)
                  0.21    0.00    3.47 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.47   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    5.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    5.28 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.21    5.50 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    5.50 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.50   clock reconvergence pessimism
                         -0.31    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    0.94 ^ wr_ptr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    5.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.00    5.28 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.22    5.50 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    5.50 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.50   clock reconvergence pessimism
                          0.19    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.75   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    0.29 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.50 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    0.50 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.10    0.42    0.92 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.10    0.00    0.93 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.15    0.16    1.08 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.15    0.00    1.08 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.11    0.22    1.30 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.11    0.00    1.30 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.06    1.36 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.04    0.00    1.36 v _260_/CIN (sky130_fd_sc_hd__fa_2)
     2    0.01    0.08    0.36    1.72 v _260_/COUT (sky130_fd_sc_hd__fa_2)
                                         _111_ (net)
                  0.08    0.00    1.72 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    1.91 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.03    0.00    1.91 v _139_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.24    0.23    2.14 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _034_ (net)
                  0.24    0.00    2.14 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.02    0.30    0.30    2.44 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.30    0.00    2.44 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.04    0.14    0.17    2.61 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         net18 (net)
                  0.14    0.00    2.61 v _150_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.25    0.28    2.89 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _042_ (net)
                  0.25    0.00    2.89 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.13    0.24    3.13 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.13    0.00    3.13 ^ _171_/B (sky130_fd_sc_hd__and3_2)
     8    0.04    0.21    0.33    3.47 ^ _171_/X (sky130_fd_sc_hd__and3_2)
                                         _005_ (net)
                  0.21    0.00    3.47 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.47   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.16    0.28    0.28    5.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.28    0.01    5.28 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.21    5.50 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    5.50 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.50   clock reconvergence pessimism
                         -0.31    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0520888566970825

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.496662974357605

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7030

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0332571342587471

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9079

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.50 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.50 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.42    0.92 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.16    1.08 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
   0.22    1.30 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
   0.06    1.36 v _177_/Y (sky130_fd_sc_hd__inv_1)
   0.36    1.72 v _260_/COUT (sky130_fd_sc_hd__fa_2)
   0.19    1.91 v _138_/X (sky130_fd_sc_hd__a21o_1)
   0.23    2.14 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
   0.30    2.44 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
   0.17    2.61 v _142_/Y (sky130_fd_sc_hd__inv_2)
   0.28    2.89 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
   0.24    3.13 ^ _157_/X (sky130_fd_sc_hd__buf_4)
   0.34    3.47 ^ _171_/X (sky130_fd_sc_hd__and3_2)
   0.00    3.47 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.47   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.28    5.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    5.50 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.50 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.50   clock reconvergence pessimism
  -0.31    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -3.47   data arrival time
---------------------------------------------------------
           1.73   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.50 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.50 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.87 ^ wr_ptr[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.95 v _203_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.95 v wr_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.95   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.28    0.28 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.50 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.50 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.50   clock reconvergence pessimism
  -0.04    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.95   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4983

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5032

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.4675

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.7272

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
49.811103

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.42e-03   7.42e-05   1.27e-09   1.50e-03  34.8%
Combinational          7.91e-04   8.59e-04   8.68e-10   1.65e-03  38.3%
Clock                  6.68e-04   4.88e-04   2.56e-10   1.16e-03  26.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.88e-03   1.42e-03   2.39e-09   4.31e-03 100.0%
                          67.0%      33.0%       0.0%
