INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_project/JOB_projects/rtl/UART/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_project/JOB_projects/rtl/UART/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_project/JOB_projects/rtl/UART/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_project/JOB_projects/tb/UART/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
