Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep 25 00:17:44 2023
| Host         : DESKTOP-SUFLN7R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file door_controller_timing_summary_routed.rpt -pb door_controller_timing_summary_routed.pb -rpx door_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : door_controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            counter_active_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.768ns  (logic 1.587ns (27.508%)  route 4.181ns (72.492%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.048 f  up_counter_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.660     3.708    sel0[30]
    SLICE_X0Y1           LUT5 (Prop_lut5_I1_O)        0.152     3.860 f  up_counter[7]_i_8/O
                         net (fo=1, routed)           0.460     4.321    up_counter[7]_i_8_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     4.374 f  up_counter[7]_i_4/O
                         net (fo=4, routed)           0.782     5.156    up_counter[7]_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.053     5.209 r  counter_active_i_1/O
                         net (fo=1, routed)           0.559     5.768    counter_active
    SLICE_X0Y1           FDRE                                         r  counter_active_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 1.587ns (30.712%)  route 3.579ns (69.288%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.048 r  up_counter_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.660     3.708    sel0[30]
    SLICE_X0Y1           LUT5 (Prop_lut5_I1_O)        0.152     3.860 r  up_counter[7]_i_8/O
                         net (fo=1, routed)           0.460     4.321    up_counter[7]_i_8_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     4.374 r  up_counter[7]_i_4/O
                         net (fo=4, routed)           0.739     5.113    up_counter[7]_i_4_n_0
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.053     5.166 r  up_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.166    up_counter[3]
    SLICE_X0Y0           FDRE                                         r  up_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 1.587ns (32.319%)  route 3.323ns (67.681%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.048 r  up_counter_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.660     3.708    sel0[30]
    SLICE_X0Y1           LUT5 (Prop_lut5_I1_O)        0.152     3.860 r  up_counter[7]_i_8/O
                         net (fo=1, routed)           0.460     4.321    up_counter[7]_i_8_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     4.374 r  up_counter[7]_i_4/O
                         net (fo=4, routed)           0.482     4.856    up_counter[7]_i_4_n_0
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.053     4.909 r  up_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.909    up_counter[7]
    SLICE_X0Y0           FDRE                                         r  up_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.907ns  (logic 1.587ns (32.332%)  route 3.321ns (67.668%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.048 r  up_counter_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.660     3.708    sel0[30]
    SLICE_X0Y1           LUT5 (Prop_lut5_I1_O)        0.152     3.860 r  up_counter[7]_i_8/O
                         net (fo=1, routed)           0.460     4.321    up_counter[7]_i_8_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     4.374 r  up_counter[7]_i_4/O
                         net (fo=4, routed)           0.480     4.854    up_counter[7]_i_4_n_0
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.053     4.907 r  up_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.907    up_counter[6]
    SLICE_X0Y0           FDRE                                         r  up_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_open
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 2.703ns (67.588%)  route 1.296ns (32.412%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  counter_active_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  counter_active_reg/Q
                         net (fo=3, routed)           1.296     1.565    door_open_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.999 r  door_open_OBUF_inst/O
                         net (fo=0)                   0.000     3.999    door_open
    U16                                                               r  door_open (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.405ns (44.957%)  route 1.720ns (55.043%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.124 r  up_counter_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.000     3.124    sel0[29]
    SLICE_X1Y7           FDRE                                         r  up_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.091ns  (logic 1.372ns (44.370%)  route 1.720ns (55.630%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     3.091 r  up_counter_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.000     3.091    sel0[31]
    SLICE_X1Y7           FDRE                                         r  up_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.050ns  (logic 1.331ns (43.622%)  route 1.720ns (56.378%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     3.050 r  up_counter_reg[31]_i_1/O[0]
                         net (fo=2, routed)           0.000     3.050    sel0[28]
    SLICE_X1Y7           FDRE                                         r  up_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.048ns  (logic 1.329ns (43.585%)  route 1.720ns (56.415%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.904 r  up_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.904    up_counter_reg[27]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.048 r  up_counter_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.000     3.048    sel0[30]
    SLICE_X1Y7           FDRE                                         r  up_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 force_open
                            (input port)
  Destination:            up_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.948ns  (logic 1.229ns (41.671%)  route 1.720ns (58.329%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  force_open (IN)
                         net (fo=0)                   0.000     0.000    force_open
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  force_open_IBUF_inst/O
                         net (fo=34, routed)          1.720     2.538    force_open_IBUF
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.053     2.591 r  up_counter[27]_i_5/O
                         net (fo=1, routed)           0.000     2.591    up_counter[27]_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     2.948 r  up_counter_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.948    sel0[27]
    SLICE_X1Y6           FDRE                                         r  up_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.190ns (62.272%)  route 0.115ns (37.728%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  counter_active_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  counter_active_reg/Q
                         net (fo=3, routed)           0.115     0.215    door_open_OBUF
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.305 r  up_counter_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.305    sel0[1]
    SLICE_X1Y0           FDRE                                         r  up_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  up_counter_reg[11]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[11]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[11]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[11]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[11]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[11]
    SLICE_X1Y2           FDRE                                         r  up_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  up_counter_reg[15]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[15]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[15]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[15]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[15]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[15]
    SLICE_X1Y3           FDRE                                         r  up_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  up_counter_reg[19]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[19]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[19]
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[19]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[19]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[19]
    SLICE_X1Y4           FDRE                                         r  up_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  up_counter_reg[23]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[23]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[23]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[23]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[23]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[23]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[23]
    SLICE_X1Y5           FDRE                                         r  up_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  up_counter_reg[27]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[27]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[27]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[27]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[27]_i_2_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[27]
    SLICE_X1Y6           FDRE                                         r  up_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.602%)  route 0.130ns (42.398%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  up_counter_reg[31]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[31]/Q
                         net (fo=1, routed)           0.130     0.230    up_counter_reg_n_0_[31]
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.028     0.258 r  up_counter[31]_i_2/O
                         net (fo=1, routed)           0.000     0.258    up_counter[31]_i_2_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.307 r  up_counter_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.307    sel0[31]
    SLICE_X1Y7           FDRE                                         r  up_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.183ns (58.601%)  route 0.129ns (41.399%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  up_counter_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[0]/Q
                         net (fo=1, routed)           0.129     0.229    up_counter_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.028     0.257 r  up_counter[2]_i_5/O
                         net (fo=1, routed)           0.000     0.257    up_counter[2]_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.312 r  up_counter_reg[2]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.312    sel0[0]
    SLICE_X1Y0           FDRE                                         r  up_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.183ns (58.601%)  route 0.129ns (41.399%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  up_counter_reg[12]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[12]/Q
                         net (fo=1, routed)           0.129     0.229    up_counter_reg_n_0_[12]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.028     0.257 r  up_counter[15]_i_5/O
                         net (fo=1, routed)           0.000     0.257    up_counter[15]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.312 r  up_counter_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.312    sel0[12]
    SLICE_X1Y3           FDRE                                         r  up_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.183ns (58.601%)  route 0.129ns (41.399%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  up_counter_reg[16]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  up_counter_reg[16]/Q
                         net (fo=1, routed)           0.129     0.229    up_counter_reg_n_0_[16]
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.028     0.257 r  up_counter[19]_i_5/O
                         net (fo=1, routed)           0.000     0.257    up_counter[19]_i_5_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.312 r  up_counter_reg[19]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.312    sel0[16]
    SLICE_X1Y4           FDRE                                         r  up_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





