{"design__instance__count": 210, "design__instance__area": 4201.61, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028352730441838503, "power__switching__total": 0.0005633080727420747, "power__leakage__total": 4.636750006170587e-08, "power__total": 0.003398627508431673, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2525562885864962, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.252875255670492, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5720766244867023, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.6772200769628824, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2537020387803134, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25402256017658764, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2820911362122676, "timing__setup__ws__corner:nom_ss_125C_4v50": 0.023246294436261482, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2520228541636529, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2523415992030375, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2629329606240519, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.253450823058311, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2517963964158003, "clock__skew__worst_setup": 0.252075173425168, "timing__hold__ws": 0.2617038326787273, "timing__setup__ws": -0.036800785682652284, "timing__hold__tns": 0, "timing__setup__tns": -0.036800785682652284, "timing__hold__wns": 0, "timing__setup__wns": -0.036800785682652284, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": -0.036801, "timing__setup_r2r_vio__count": 1, "design__die__bbox": "0.0 0.0 97.255 115.175", "design__core__bbox": "6.72 15.68 90.16 98.0", "design__io": 8, "design__die__area": 11201.3, "design__core__area": 6868.78, "design__instance__count__stdcell": 210, "design__instance__area__stdcell": 4201.61, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.611697, "design__instance__utilization__stdcell": 0.611697, "design__instance__count__class:buffer": 16, "design__instance__count__class:inverter": 8, "design__instance__count__class:sequential_cell": 25, "design__instance__count__class:multi_input_combinational_cell": 64, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 42, "design__instance__count__class:tap_cell": 46, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 509161, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2281.43, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 5, "design__instance__count__class:clock_buffer": 4, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 122, "route__net__special": 2, "route__drc_errors__iter:1": 5, "route__wirelength__iter:1": 2465, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 2462, "route__drc_errors": 0, "route__wirelength": 2462, "route__vias": 625, "route__vias__singlecut": 625, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 186.37, "design__instance__count__class:fill_cell": 205, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.25224503755273975, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2525239810955659, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5700129973813168, "timing__setup__ws__corner:min_tt_025C_5v00": 4.705294065335961, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.25320421476199206, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2534846571059438, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2785396436783512, "timing__setup__ws__corner:min_ss_125C_4v50": 0.07382805686873356, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2517963964158003, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.252075173425168, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2617038326787273, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.263060469742037, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2529206082823306, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2532830405989698, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5745479254982597, "timing__setup__ws__corner:max_tt_025C_5v00": 4.643618954127692, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2542879034869775, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2546521676716591, "timing__hold__ws__corner:max_ss_125C_4v50": 1.2863481754982875, "timing__setup__ws__corner:max_ss_125C_4v50": -0.036800785682652284, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.036800785682652284, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.036800785682652284, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.036801, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2522864766283059, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.25264857587802825, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2644036175952147, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.241987547960249, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99929, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9997, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00071362, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000670458, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000255726, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000670458, "design_powergrid__voltage__worst": 0.000670458, "design_powergrid__voltage__worst__net:VDD": 4.99929, "design_powergrid__drop__worst": 0.00071362, "design_powergrid__drop__worst__net:VDD": 0.00071362, "design_powergrid__voltage__worst__net:VSS": 0.000670458, "design_powergrid__drop__worst__net:VSS": 0.000670458, "ir__voltage__worst": 5, "ir__drop__avg": 0.000297, "ir__drop__worst": 0.000714, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}