
Automated_Circuit_Tester_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec70  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013ad8  0800ee40  0800ee40  0000fe40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022918  08022918  000241e8  2**0
                  CONTENTS
  4 .ARM          00000008  08022918  08022918  00023918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022920  08022920  000241e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022920  08022920  00023920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022924  08022924  00023924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08022928  00024000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000118d0  200001e8  08022b10  000241e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011ab8  08022b10  00024ab8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000241e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0a8  00000000  00000000  00024218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040c5  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c0  00000000  00000000  00044388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001049  00000000  00000000  00045948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002762b  00000000  00000000  00046991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f534  00000000  00000000  0006dfbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5921  00000000  00000000  0008d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  00172e11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c10  00000000  00000000  00172ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00179ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002a79  00000000  00000000  00179b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000060  00000000  00000000  0017c5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ee28 	.word	0x0800ee28

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800ee28 	.word	0x0800ee28

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b96a 	b.w	8001034 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f806 	bl	8000d78 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__udivmoddi4>:
 8000d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d7c:	9d08      	ldr	r5, [sp, #32]
 8000d7e:	460c      	mov	r4, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14e      	bne.n	8000e22 <__udivmoddi4+0xaa>
 8000d84:	4694      	mov	ip, r2
 8000d86:	458c      	cmp	ip, r1
 8000d88:	4686      	mov	lr, r0
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	d962      	bls.n	8000e56 <__udivmoddi4+0xde>
 8000d90:	b14a      	cbz	r2, 8000da6 <__udivmoddi4+0x2e>
 8000d92:	f1c2 0320 	rsb	r3, r2, #32
 8000d96:	4091      	lsls	r1, r2
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da0:	4319      	orrs	r1, r3
 8000da2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000daa:	fa1f f68c 	uxth.w	r6, ip
 8000dae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000db2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db6:	fb07 1114 	mls	r1, r7, r4, r1
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	fb04 f106 	mul.w	r1, r4, r6
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	d90a      	bls.n	8000ddc <__udivmoddi4+0x64>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dce:	f080 8112 	bcs.w	8000ff6 <__udivmoddi4+0x27e>
 8000dd2:	4299      	cmp	r1, r3
 8000dd4:	f240 810f 	bls.w	8000ff6 <__udivmoddi4+0x27e>
 8000dd8:	3c02      	subs	r4, #2
 8000dda:	4463      	add	r3, ip
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	fa1f f38e 	uxth.w	r3, lr
 8000de2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de6:	fb07 1110 	mls	r1, r7, r0, r1
 8000dea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dee:	fb00 f606 	mul.w	r6, r0, r6
 8000df2:	429e      	cmp	r6, r3
 8000df4:	d90a      	bls.n	8000e0c <__udivmoddi4+0x94>
 8000df6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfe:	f080 80fc 	bcs.w	8000ffa <__udivmoddi4+0x282>
 8000e02:	429e      	cmp	r6, r3
 8000e04:	f240 80f9 	bls.w	8000ffa <__udivmoddi4+0x282>
 8000e08:	4463      	add	r3, ip
 8000e0a:	3802      	subs	r0, #2
 8000e0c:	1b9b      	subs	r3, r3, r6
 8000e0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e12:	2100      	movs	r1, #0
 8000e14:	b11d      	cbz	r5, 8000e1e <__udivmoddi4+0xa6>
 8000e16:	40d3      	lsrs	r3, r2
 8000e18:	2200      	movs	r2, #0
 8000e1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d905      	bls.n	8000e32 <__udivmoddi4+0xba>
 8000e26:	b10d      	cbz	r5, 8000e2c <__udivmoddi4+0xb4>
 8000e28:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e7f5      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000e32:	fab3 f183 	clz	r1, r3
 8000e36:	2900      	cmp	r1, #0
 8000e38:	d146      	bne.n	8000ec8 <__udivmoddi4+0x150>
 8000e3a:	42a3      	cmp	r3, r4
 8000e3c:	d302      	bcc.n	8000e44 <__udivmoddi4+0xcc>
 8000e3e:	4290      	cmp	r0, r2
 8000e40:	f0c0 80f0 	bcc.w	8001024 <__udivmoddi4+0x2ac>
 8000e44:	1a86      	subs	r6, r0, r2
 8000e46:	eb64 0303 	sbc.w	r3, r4, r3
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	2d00      	cmp	r5, #0
 8000e4e:	d0e6      	beq.n	8000e1e <__udivmoddi4+0xa6>
 8000e50:	e9c5 6300 	strd	r6, r3, [r5]
 8000e54:	e7e3      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	f040 8090 	bne.w	8000f7c <__udivmoddi4+0x204>
 8000e5c:	eba1 040c 	sub.w	r4, r1, ip
 8000e60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e64:	fa1f f78c 	uxth.w	r7, ip
 8000e68:	2101      	movs	r1, #1
 8000e6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e72:	fb08 4416 	mls	r4, r8, r6, r4
 8000e76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e7a:	fb07 f006 	mul.w	r0, r7, r6
 8000e7e:	4298      	cmp	r0, r3
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x11c>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x11a>
 8000e8c:	4298      	cmp	r0, r3
 8000e8e:	f200 80cd 	bhi.w	800102c <__udivmoddi4+0x2b4>
 8000e92:	4626      	mov	r6, r4
 8000e94:	1a1c      	subs	r4, r3, r0
 8000e96:	fa1f f38e 	uxth.w	r3, lr
 8000e9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000ea2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea6:	fb00 f707 	mul.w	r7, r0, r7
 8000eaa:	429f      	cmp	r7, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x148>
 8000eae:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x146>
 8000eb8:	429f      	cmp	r7, r3
 8000eba:	f200 80b0 	bhi.w	800101e <__udivmoddi4+0x2a6>
 8000ebe:	4620      	mov	r0, r4
 8000ec0:	1bdb      	subs	r3, r3, r7
 8000ec2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0x9c>
 8000ec8:	f1c1 0620 	rsb	r6, r1, #32
 8000ecc:	408b      	lsls	r3, r1
 8000ece:	fa22 f706 	lsr.w	r7, r2, r6
 8000ed2:	431f      	orrs	r7, r3
 8000ed4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed8:	fa04 f301 	lsl.w	r3, r4, r1
 8000edc:	ea43 030c 	orr.w	r3, r3, ip
 8000ee0:	40f4      	lsrs	r4, r6
 8000ee2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee6:	0c38      	lsrs	r0, r7, #16
 8000ee8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eec:	fbb4 fef0 	udiv	lr, r4, r0
 8000ef0:	fa1f fc87 	uxth.w	ip, r7
 8000ef4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efc:	fb0e f90c 	mul.w	r9, lr, ip
 8000f00:	45a1      	cmp	r9, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	d90a      	bls.n	8000f1e <__udivmoddi4+0x1a6>
 8000f08:	193c      	adds	r4, r7, r4
 8000f0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0e:	f080 8084 	bcs.w	800101a <__udivmoddi4+0x2a2>
 8000f12:	45a1      	cmp	r9, r4
 8000f14:	f240 8081 	bls.w	800101a <__udivmoddi4+0x2a2>
 8000f18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f1c:	443c      	add	r4, r7
 8000f1e:	eba4 0409 	sub.w	r4, r4, r9
 8000f22:	fa1f f983 	uxth.w	r9, r3
 8000f26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f36:	45a4      	cmp	ip, r4
 8000f38:	d907      	bls.n	8000f4a <__udivmoddi4+0x1d2>
 8000f3a:	193c      	adds	r4, r7, r4
 8000f3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f40:	d267      	bcs.n	8001012 <__udivmoddi4+0x29a>
 8000f42:	45a4      	cmp	ip, r4
 8000f44:	d965      	bls.n	8001012 <__udivmoddi4+0x29a>
 8000f46:	3b02      	subs	r3, #2
 8000f48:	443c      	add	r4, r7
 8000f4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000f52:	eba4 040c 	sub.w	r4, r4, ip
 8000f56:	429c      	cmp	r4, r3
 8000f58:	46ce      	mov	lr, r9
 8000f5a:	469c      	mov	ip, r3
 8000f5c:	d351      	bcc.n	8001002 <__udivmoddi4+0x28a>
 8000f5e:	d04e      	beq.n	8000ffe <__udivmoddi4+0x286>
 8000f60:	b155      	cbz	r5, 8000f78 <__udivmoddi4+0x200>
 8000f62:	ebb8 030e 	subs.w	r3, r8, lr
 8000f66:	eb64 040c 	sbc.w	r4, r4, ip
 8000f6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6e:	40cb      	lsrs	r3, r1
 8000f70:	431e      	orrs	r6, r3
 8000f72:	40cc      	lsrs	r4, r1
 8000f74:	e9c5 6400 	strd	r6, r4, [r5]
 8000f78:	2100      	movs	r1, #0
 8000f7a:	e750      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000f7c:	f1c2 0320 	rsb	r3, r2, #32
 8000f80:	fa20 f103 	lsr.w	r1, r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa24 f303 	lsr.w	r3, r4, r3
 8000f8c:	4094      	lsls	r4, r2
 8000f8e:	430c      	orrs	r4, r1
 8000f90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f98:	fa1f f78c 	uxth.w	r7, ip
 8000f9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fa0:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa4:	0c23      	lsrs	r3, r4, #16
 8000fa6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000faa:	fb00 f107 	mul.w	r1, r0, r7
 8000fae:	4299      	cmp	r1, r3
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x24c>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fba:	d22c      	bcs.n	8001016 <__udivmoddi4+0x29e>
 8000fbc:	4299      	cmp	r1, r3
 8000fbe:	d92a      	bls.n	8001016 <__udivmoddi4+0x29e>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1a5b      	subs	r3, r3, r1
 8000fc6:	b2a4      	uxth	r4, r4
 8000fc8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fcc:	fb08 3311 	mls	r3, r8, r1, r3
 8000fd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd4:	fb01 f307 	mul.w	r3, r1, r7
 8000fd8:	42a3      	cmp	r3, r4
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x276>
 8000fdc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fe0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe4:	d213      	bcs.n	800100e <__udivmoddi4+0x296>
 8000fe6:	42a3      	cmp	r3, r4
 8000fe8:	d911      	bls.n	800100e <__udivmoddi4+0x296>
 8000fea:	3902      	subs	r1, #2
 8000fec:	4464      	add	r4, ip
 8000fee:	1ae4      	subs	r4, r4, r3
 8000ff0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff4:	e739      	b.n	8000e6a <__udivmoddi4+0xf2>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	e6f0      	b.n	8000ddc <__udivmoddi4+0x64>
 8000ffa:	4608      	mov	r0, r1
 8000ffc:	e706      	b.n	8000e0c <__udivmoddi4+0x94>
 8000ffe:	45c8      	cmp	r8, r9
 8001000:	d2ae      	bcs.n	8000f60 <__udivmoddi4+0x1e8>
 8001002:	ebb9 0e02 	subs.w	lr, r9, r2
 8001006:	eb63 0c07 	sbc.w	ip, r3, r7
 800100a:	3801      	subs	r0, #1
 800100c:	e7a8      	b.n	8000f60 <__udivmoddi4+0x1e8>
 800100e:	4631      	mov	r1, r6
 8001010:	e7ed      	b.n	8000fee <__udivmoddi4+0x276>
 8001012:	4603      	mov	r3, r0
 8001014:	e799      	b.n	8000f4a <__udivmoddi4+0x1d2>
 8001016:	4630      	mov	r0, r6
 8001018:	e7d4      	b.n	8000fc4 <__udivmoddi4+0x24c>
 800101a:	46d6      	mov	lr, sl
 800101c:	e77f      	b.n	8000f1e <__udivmoddi4+0x1a6>
 800101e:	4463      	add	r3, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e74d      	b.n	8000ec0 <__udivmoddi4+0x148>
 8001024:	4606      	mov	r6, r0
 8001026:	4623      	mov	r3, r4
 8001028:	4608      	mov	r0, r1
 800102a:	e70f      	b.n	8000e4c <__udivmoddi4+0xd4>
 800102c:	3e02      	subs	r6, #2
 800102e:	4463      	add	r3, ip
 8001030:	e730      	b.n	8000e94 <__udivmoddi4+0x11c>
 8001032:	bf00      	nop

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <computeCoeffs>:
#include "adc_fft.h"


//get the frequency components and store them to reuse in the globals input_FFT (freq) and output_FFT (mag)
void computeCoeffs(float output_FFT[FFT_BUFFER_SIZE]) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    for (int i = 0, fIndex = 0; i < FFT_BUFFER_SIZE; i += 2, fIndex++) {
 8001040:	2300      	movs	r3, #0
 8001042:	61fb      	str	r3, [r7, #28]
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
 8001048:	e03b      	b.n	80010c2 <computeCoeffs+0x8a>
        float real = output_FFT[i];
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	4413      	add	r3, r2
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	617b      	str	r3, [r7, #20]
        float imag = output_FFT[i + 1];
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3301      	adds	r3, #1
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	4413      	add	r3, r2
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	613b      	str	r3, [r7, #16]
        float mag = fabs(sqrtf(real * real + imag * imag));
 8001064:	edd7 7a05 	vldr	s15, [r7, #20]
 8001068:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800106c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001070:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	f00d fcb8 	bl	800e9f0 <sqrtf>
 8001080:	ed87 0a03 	vstr	s0, [r7, #12]

        // Overwrite input/output FFT arrays with freq/mag
        input_FFT[fIndex] = ((float) fIndex * SAMPLE_RATE_HZ / (float) FFT_BUFFER_SIZE);
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80010d8 <computeCoeffs+0xa0>
 8001092:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001096:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80010dc <computeCoeffs+0xa4>
 800109a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109e:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <computeCoeffs+0xa8>)
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	edc3 7a00 	vstr	s15, [r3]
        output_FFT[fIndex] = mag;
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	601a      	str	r2, [r3, #0]
    for (int i = 0, fIndex = 0; i < FFT_BUFFER_SIZE; i += 2, fIndex++) {
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3302      	adds	r3, #2
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	3301      	adds	r3, #1
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010c8:	dbbf      	blt.n	800104a <computeCoeffs+0x12>
    }
		
		sendFFT_ready = 1;
 80010ca:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <computeCoeffs+0xac>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	701a      	strb	r2, [r3, #0]
}
 80010d0:	bf00      	nop
 80010d2:	3720      	adds	r7, #32
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	49742400 	.word	0x49742400
 80010dc:	45000000 	.word	0x45000000
 80010e0:	2000d910 	.word	0x2000d910
 80010e4:	2000d90d 	.word	0x2000d90d

080010e8 <sendADC_UART>:


void sendADC_UART() {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
    const char *preamble = "ADC\r\n";
 80010ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <sendADC_UART+0x38>)
 80010f0:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)preamble, strlen(preamble), HAL_MAX_DELAY);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff f93c 	bl	8000370 <strlen>
 80010f8:	4603      	mov	r3, r0
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	6879      	ldr	r1, [r7, #4]
 8001102:	4808      	ldr	r0, [pc, #32]	@ (8001124 <sendADC_UART+0x3c>)
 8001104:	f008 fc6e 	bl	80099e4 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t *)adc_buffer, sizeof(adc_buffer), HAL_MAX_DELAY);
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001110:	4905      	ldr	r1, [pc, #20]	@ (8001128 <sendADC_UART+0x40>)
 8001112:	4804      	ldr	r0, [pc, #16]	@ (8001124 <sendADC_UART+0x3c>)
 8001114:	f008 fc66 	bl	80099e4 <HAL_UART_Transmit>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	0800ee40 	.word	0x0800ee40
 8001124:	20000500 	.word	0x20000500
 8001128:	2000c90c 	.word	0x2000c90c

0800112c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
   if (hadc->Instance == ADC1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a06      	ldr	r2, [pc, #24]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x28>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d106      	bne.n	800114c <HAL_ADC_ConvCpltCallback+0x20>
    {
      // adc_buffer is now full
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800113e:	2101      	movs	r1, #1
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001142:	f005 f894 	bl	800626e <HAL_GPIO_TogglePin>
			ADC_full = 1;
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_ADC_ConvCpltCallback+0x30>)
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
    }
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40012000 	.word	0x40012000
 8001158:	40020400 	.word	0x40020400
 800115c:	2000d90c 	.word	0x2000d90c

08001160 <sendFFT_UART>:


void sendFFT_UART() {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
		if(sendFFT_ready == 1){
 8001166:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <sendFFT_UART+0x58>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d11f      	bne.n	80011ae <sendFFT_UART+0x4e>
			//note that this ensures that the input and output buffers are Hz/Mag after compute coeffs. 
			sendFFT_ready = 0;
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <sendFFT_UART+0x58>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
			const char *preamble = "FFT\r\n";
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <sendFFT_UART+0x5c>)
 8001176:	607b      	str	r3, [r7, #4]
			HAL_UART_Transmit(&huart3, (uint8_t *)preamble, strlen(preamble), HAL_MAX_DELAY);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff f8f9 	bl	8000370 <strlen>
 800117e:	4603      	mov	r3, r0
 8001180:	b29a      	uxth	r2, r3
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	480d      	ldr	r0, [pc, #52]	@ (80011c0 <sendFFT_UART+0x60>)
 800118a:	f008 fc2b 	bl	80099e4 <HAL_UART_Transmit>

			HAL_UART_Transmit(&huart3, (uint8_t *)input_FFT, (FFT_BUFFER_SIZE / 2) * sizeof(float), HAL_MAX_DELAY);
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001196:	490b      	ldr	r1, [pc, #44]	@ (80011c4 <sendFFT_UART+0x64>)
 8001198:	4809      	ldr	r0, [pc, #36]	@ (80011c0 <sendFFT_UART+0x60>)
 800119a:	f008 fc23 	bl	80099e4 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart3, (uint8_t *)output_FFT, (FFT_BUFFER_SIZE / 2) * sizeof(float), HAL_MAX_DELAY);
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011a6:	4908      	ldr	r1, [pc, #32]	@ (80011c8 <sendFFT_UART+0x68>)
 80011a8:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <sendFFT_UART+0x60>)
 80011aa:	f008 fc1b 	bl	80099e4 <HAL_UART_Transmit>
		}
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2000d90d 	.word	0x2000d90d
 80011bc:	0800ee48 	.word	0x0800ee48
 80011c0:	20000500 	.word	0x20000500
 80011c4:	2000d910 	.word	0x2000d910
 80011c8:	2000f910 	.word	0x2000f910

080011cc <send_img>:
		HAL_UART_Transmit(&huart3, &end[i], 1, HAL_MAX_DELAY);
	}
}


void send_img(){
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	f5ad 4d43 	sub.w	sp, sp, #49920	@ 0xc300
 80011d2:	b0b9      	sub	sp, #228	@ 0xe4
 80011d4:	af00      	add	r7, sp, #0
	uint8_t pream[] = "\r\nPREAMBLE!\r\n"; 
 80011d6:	4b50      	ldr	r3, [pc, #320]	@ (8001318 <send_img+0x14c>)
 80011d8:	f507 4443 	add.w	r4, r7, #49920	@ 0xc300
 80011dc:	f104 04c0 	add.w	r4, r4, #192	@ 0xc0
 80011e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e2:	c407      	stmia	r4!, {r0, r1, r2}
 80011e4:	8023      	strh	r3, [r4, #0]
	uint8_t send_ptr[FRAMESIZE * 2] = {0};
 80011e6:	f507 7378 	add.w	r3, r7, #992	@ 0x3e0
 80011ea:	f5a3 7378 	sub.w	r3, r3, #992	@ 0x3e0
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	3304      	adds	r3, #4
 80011f4:	f24c 32bc 	movw	r2, #50108	@ 0xc3bc
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f00b f959 	bl	800c4b2 <memset>

	uint8_t* byte_ptr = (uint8_t*)snapshot_buff;
 8001200:	4b46      	ldr	r3, [pc, #280]	@ (800131c <send_img+0x150>)
 8001202:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 8001206:	f102 02d0 	add.w	r2, r2, #208	@ 0xd0
 800120a:	6013      	str	r3, [r2, #0]

	for (int i = FRAMESIZE * 2 - 1, j = 0; i >= 0 && j < FRAMESIZE*2-1; i--, j++) {
 800120c:	f24c 33bf 	movw	r3, #50111	@ 0xc3bf
 8001210:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 8001214:	f102 02dc 	add.w	r2, r2, #220	@ 0xdc
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	2300      	movs	r3, #0
 800121c:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 8001220:	f102 02d8 	add.w	r2, r2, #216	@ 0xd8
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e02d      	b.n	8001284 <send_img+0xb8>
    	send_ptr[j] = byte_ptr[i];
 8001228:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 800122c:	f103 03dc 	add.w	r3, r3, #220	@ 0xdc
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 8001236:	f102 02d0 	add.w	r2, r2, #208	@ 0xd0
 800123a:	6812      	ldr	r2, [r2, #0]
 800123c:	4413      	add	r3, r2
 800123e:	7819      	ldrb	r1, [r3, #0]
 8001240:	f507 7378 	add.w	r3, r7, #992	@ 0x3e0
 8001244:	f5a3 7278 	sub.w	r2, r3, #992	@ 0x3e0
 8001248:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 800124c:	f103 03d8 	add.w	r3, r3, #216	@ 0xd8
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4413      	add	r3, r2
 8001254:	460a      	mov	r2, r1
 8001256:	701a      	strb	r2, [r3, #0]
	for (int i = FRAMESIZE * 2 - 1, j = 0; i >= 0 && j < FRAMESIZE*2-1; i--, j++) {
 8001258:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 800125c:	f103 03dc 	add.w	r3, r3, #220	@ 0xdc
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3b01      	subs	r3, #1
 8001264:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 8001268:	f102 02dc 	add.w	r2, r2, #220	@ 0xdc
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 8001272:	f103 03d8 	add.w	r3, r3, #216	@ 0xd8
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 800127e:	f102 02d8 	add.w	r2, r2, #216	@ 0xd8
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 8001288:	f103 03dc 	add.w	r3, r3, #220	@ 0xdc
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	db08      	blt.n	80012a4 <send_img+0xd8>
 8001292:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 8001296:	f103 03d8 	add.w	r3, r3, #216	@ 0xd8
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f24c 32be 	movw	r2, #50110	@ 0xc3be
 80012a0:	4293      	cmp	r3, r2
 80012a2:	ddc1      	ble.n	8001228 <send_img+0x5c>
	#else
		#define LOG() do { } while (0)
	#endif

	//SEND PREAMBLE
	for(int i = 0; i < 13; i++){ 
 80012a4:	2300      	movs	r3, #0
 80012a6:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 80012aa:	f102 02d4 	add.w	r2, r2, #212	@ 0xd4
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	e01a      	b.n	80012e8 <send_img+0x11c>
		HAL_UART_Transmit(&huart3, &pream[i], 1, HAL_MAX_DELAY);
 80012b2:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 80012b6:	f102 02c0 	add.w	r2, r2, #192	@ 0xc0
 80012ba:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 80012be:	f103 03d4 	add.w	r3, r3, #212	@ 0xd4
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	18d1      	adds	r1, r2, r3
 80012c6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ca:	2201      	movs	r2, #1
 80012cc:	4814      	ldr	r0, [pc, #80]	@ (8001320 <send_img+0x154>)
 80012ce:	f008 fb89 	bl	80099e4 <HAL_UART_Transmit>
	for(int i = 0; i < 13; i++){ 
 80012d2:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 80012d6:	f103 03d4 	add.w	r3, r3, #212	@ 0xd4
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3301      	adds	r3, #1
 80012de:	f507 4243 	add.w	r2, r7, #49920	@ 0xc300
 80012e2:	f102 02d4 	add.w	r2, r2, #212	@ 0xd4
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	f507 4343 	add.w	r3, r7, #49920	@ 0xc300
 80012ec:	f103 03d4 	add.w	r3, r3, #212	@ 0xd4
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b0c      	cmp	r3, #12
 80012f4:	dddd      	ble.n	80012b2 <send_img+0xe6>
	}
	
	// Send image data through serial port.
	
	HAL_UART_Transmit(&huart3, send_ptr, FRAMESIZE*2, HAL_MAX_DELAY);
 80012f6:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 80012fa:	39e0      	subs	r1, #224	@ 0xe0
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	f24c 32c0 	movw	r2, #50112	@ 0xc3c0
 8001304:	4806      	ldr	r0, [pc, #24]	@ (8001320 <send_img+0x154>)
 8001306:	f008 fb6d 	bl	80099e4 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart3, &send_ptr[FRAMESIZE], FRAMESIZE, HAL_MAX_DELAY);
	
}
 800130a:	bf00      	nop
 800130c:	f507 4743 	add.w	r7, r7, #49920	@ 0xc300
 8001310:	37e4      	adds	r7, #228	@ 0xe4
 8001312:	46bd      	mov	sp, r7
 8001314:	bd90      	pop	{r4, r7, pc}
 8001316:	bf00      	nop
 8001318:	0800eefc 	.word	0x0800eefc
 800131c:	20000548 	.word	0x20000548
 8001320:	20000500 	.word	0x20000500

08001324 <p3>:


void p3(){
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	ov7670_snapshot(snapshot_buff);
 8001328:	480a      	ldr	r0, [pc, #40]	@ (8001354 <p3+0x30>)
 800132a:	f001 f891 	bl	8002450 <ov7670_snapshot>
		while(!dma_flag)
 800132e:	e002      	b.n	8001336 <p3+0x12>
		{
			HAL_Delay(10);	
 8001330:	200a      	movs	r0, #10
 8001332:	f002 f851 	bl	80033d8 <HAL_Delay>
		while(!dma_flag)
 8001336:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <p3+0x34>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d0f8      	beq.n	8001330 <p3+0xc>
		}
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800133e:	2180      	movs	r1, #128	@ 0x80
 8001340:	4806      	ldr	r0, [pc, #24]	@ (800135c <p3+0x38>)
 8001342:	f004 ff94 	bl	800626e <HAL_GPIO_TogglePin>
		dma_flag = 0;
 8001346:	4b04      	ldr	r3, [pc, #16]	@ (8001358 <p3+0x34>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
		//print_ss(); 
		send_img(); 
 800134c:	f7ff ff3e 	bl	80011cc <send_img>
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000548 	.word	0x20000548
 8001358:	2000c908 	.word	0x2000c908
 800135c:	40020400 	.word	0x40020400

08001360 <print_msg>:
#include <string.h>
#include <stdio.h>



void print_msg(char * msg) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 100);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff f801 	bl	8000370 <strlen>
 800136e:	4603      	mov	r3, r0
 8001370:	b29a      	uxth	r2, r3
 8001372:	2364      	movs	r3, #100	@ 0x64
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4803      	ldr	r0, [pc, #12]	@ (8001384 <print_msg+0x24>)
 8001378:	f008 fb34 	bl	80099e4 <HAL_UART_Transmit>
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000500 	.word	0x20000500

08001388 <flashLED>:

void flashLED(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin, uint32_t delay_ms, uint8_t toggles) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	607a      	str	r2, [r7, #4]
 8001392:	461a      	mov	r2, r3
 8001394:	460b      	mov	r3, r1
 8001396:	817b      	strh	r3, [r7, #10]
 8001398:	4613      	mov	r3, r2
 800139a:	727b      	strb	r3, [r7, #9]
    for (uint8_t i = 0; i < toggles; i++) {
 800139c:	2300      	movs	r3, #0
 800139e:	75fb      	strb	r3, [r7, #23]
 80013a0:	e00a      	b.n	80013b8 <flashLED+0x30>
        HAL_GPIO_TogglePin(GPIO_Port, GPIO_Pin);
 80013a2:	897b      	ldrh	r3, [r7, #10]
 80013a4:	4619      	mov	r1, r3
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f004 ff61 	bl	800626e <HAL_GPIO_TogglePin>
        HAL_Delay(delay_ms);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f002 f813 	bl	80033d8 <HAL_Delay>
    for (uint8_t i = 0; i < toggles; i++) {
 80013b2:	7dfb      	ldrb	r3, [r7, #23]
 80013b4:	3301      	adds	r3, #1
 80013b6:	75fb      	strb	r3, [r7, #23]
 80013b8:	7dfa      	ldrb	r2, [r7, #23]
 80013ba:	7a7b      	ldrb	r3, [r7, #9]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3f0      	bcc.n	80013a2 <flashLED+0x1a>
    }
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3718      	adds	r7, #24
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b094      	sub	sp, #80	@ 0x50
 80013d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	2234      	movs	r2, #52	@ 0x34
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f00b f869 	bl	800c4b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e0:	f107 0308 	add.w	r3, r7, #8
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	4b29      	ldr	r3, [pc, #164]	@ (800149c <SystemClock_Config+0xd0>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f8:	4a28      	ldr	r2, [pc, #160]	@ (800149c <SystemClock_Config+0xd0>)
 80013fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001400:	4b26      	ldr	r3, [pc, #152]	@ (800149c <SystemClock_Config+0xd0>)
 8001402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800140c:	2300      	movs	r3, #0
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <SystemClock_Config+0xd4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a22      	ldr	r2, [pc, #136]	@ (80014a0 <SystemClock_Config+0xd4>)
 8001416:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b20      	ldr	r3, [pc, #128]	@ (80014a0 <SystemClock_Config+0xd4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001428:	2301      	movs	r3, #1
 800142a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800142c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001430:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001432:	2302      	movs	r3, #2
 8001434:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001436:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800143a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800143c:	2304      	movs	r3, #4
 800143e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001440:	23a8      	movs	r3, #168	@ 0xa8
 8001442:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001444:	2302      	movs	r3, #2
 8001446:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001448:	2307      	movs	r3, #7
 800144a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800144c:	2302      	movs	r3, #2
 800144e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	4618      	mov	r0, r3
 8001456:	f006 ff37 	bl	80082c8 <HAL_RCC_OscConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001460:	f000 fb70 	bl	8001b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001464:	230f      	movs	r3, #15
 8001466:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001468:	2302      	movs	r3, #2
 800146a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001470:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001474:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	2105      	movs	r1, #5
 8001482:	4618      	mov	r0, r3
 8001484:	f006 fbd6 	bl	8007c34 <HAL_RCC_ClockConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800148e:	f000 fb59 	bl	8001b44 <Error_Handler>
  }
}
 8001492:	bf00      	nop
 8001494:	3750      	adds	r7, #80	@ 0x50
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40007000 	.word	0x40007000

080014a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_ADC1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014aa:	463b      	mov	r3, r7
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014b6:	4b22      	ldr	r3, [pc, #136]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014b8:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <MX_ADC1_Init+0xa0>)
 80014ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014bc:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014de:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80014e6:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014e8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80014ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ee:	4b14      	ldr	r3, [pc, #80]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80014fa:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <MX_ADC1_Init+0x9c>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001502:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <MX_ADC1_Init+0x9c>)
 8001504:	2201      	movs	r2, #1
 8001506:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001508:	480d      	ldr	r0, [pc, #52]	@ (8001540 <MX_ADC1_Init+0x9c>)
 800150a:	f001 ff89 	bl	8003420 <HAL_ADC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001514:	f000 fb16 	bl	8001b44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001518:	2300      	movs	r3, #0
 800151a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	@ (8001540 <MX_ADC1_Init+0x9c>)
 800152a:	f002 f93b 	bl	80037a4 <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001534:	f000 fb06 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000228 	.word	0x20000228
 8001544:	40012000 	.word	0x40012000

08001548 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
 void MX_DCMI_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 800154c:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_DCMI_Init+0x60>)
 800154e:	4a17      	ldr	r2, [pc, #92]	@ (80015ac <MX_DCMI_Init+0x64>)
 8001550:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <MX_DCMI_Init+0x60>)
 800155a:	2220      	movs	r2, #32
 800155c:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 800155e:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001560:	2280      	movs	r2, #128	@ 0x80
 8001562:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001564:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <MX_DCMI_Init+0x60>)
 800156c:	2200      	movs	r2, #0
 800156e:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001570:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001572:	2200      	movs	r2, #0
 8001574:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <MX_DCMI_Init+0x60>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8001588:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <MX_DCMI_Init+0x60>)
 800158a:	2200      	movs	r2, #0
 800158c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001594:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <MX_DCMI_Init+0x60>)
 8001596:	f002 feb9 	bl	800430c <HAL_DCMI_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80015a0:	f000 fad0 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200002d0 	.word	0x200002d0
 80015ac:	50050000 	.word	0x50050000

080015b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_I2C1_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015b4:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015b6:	4a13      	ldr	r2, [pc, #76]	@ (8001604 <MX_I2C1_Init+0x54>)
 80015b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ba:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015bc:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <MX_I2C1_Init+0x58>)
 80015be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015da:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e6:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <MX_I2C1_Init+0x50>)
 80015ee:	f004 fe7d 	bl	80062ec <HAL_I2C_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015f8:	f000 faa4 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000380 	.word	0x20000380
 8001604:	40005400 	.word	0x40005400
 8001608:	000186a0 	.word	0x000186a0

0800160c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
 void MX_I2C2_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001610:	4b12      	ldr	r3, [pc, #72]	@ (800165c <MX_I2C2_Init+0x50>)
 8001612:	4a13      	ldr	r2, [pc, #76]	@ (8001660 <MX_I2C2_Init+0x54>)
 8001614:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001616:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_I2C2_Init+0x50>)
 8001618:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <MX_I2C2_Init+0x58>)
 800161a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_I2C2_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_I2C2_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_I2C2_Init+0x50>)
 800162a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800162e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001630:	4b0a      	ldr	r3, [pc, #40]	@ (800165c <MX_I2C2_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001636:	4b09      	ldr	r3, [pc, #36]	@ (800165c <MX_I2C2_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	@ (800165c <MX_I2C2_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_I2C2_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	@ (800165c <MX_I2C2_Init+0x50>)
 800164a:	f004 fe4f 	bl	80062ec <HAL_I2C_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001654:	f000 fa76 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200003d4 	.word	0x200003d4
 8001660:	40005800 	.word	0x40005800
 8001664:	000186a0 	.word	0x000186a0

08001668 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM1_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b092      	sub	sp, #72	@ 0x48
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001678:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
 8001688:	615a      	str	r2, [r3, #20]
 800168a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	2220      	movs	r2, #32
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f00a ff0d 	bl	800c4b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001698:	4b32      	ldr	r3, [pc, #200]	@ (8001764 <MX_TIM1_Init+0xfc>)
 800169a:	4a33      	ldr	r2, [pc, #204]	@ (8001768 <MX_TIM1_Init+0x100>)
 800169c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800169e:	4b31      	ldr	r3, [pc, #196]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20;
 80016aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016ac:	2214      	movs	r2, #20
 80016ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016bc:	4b29      	ldr	r3, [pc, #164]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016be:	2280      	movs	r2, #128	@ 0x80
 80016c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016c2:	4828      	ldr	r0, [pc, #160]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016c4:	f007 f97d 	bl	80089c2 <HAL_TIM_PWM_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80016ce:	f000 fa39 	bl	8001b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d2:	2300      	movs	r3, #0
 80016d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016de:	4619      	mov	r1, r3
 80016e0:	4820      	ldr	r0, [pc, #128]	@ (8001764 <MX_TIM1_Init+0xfc>)
 80016e2:	f008 f84d 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80016ec:	f000 fa2a 	bl	8001b44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016f0:	2360      	movs	r3, #96	@ 0x60
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 10;
 80016f4:	230a      	movs	r3, #10
 80016f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001704:	2300      	movs	r3, #0
 8001706:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001708:	2300      	movs	r3, #0
 800170a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800170c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001710:	2200      	movs	r2, #0
 8001712:	4619      	mov	r1, r3
 8001714:	4813      	ldr	r0, [pc, #76]	@ (8001764 <MX_TIM1_Init+0xfc>)
 8001716:	f007 fb5b 	bl	8008dd0 <HAL_TIM_PWM_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001720:	f000 fa10 	bl	8001b44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001738:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800173c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4619      	mov	r1, r3
 8001746:	4807      	ldr	r0, [pc, #28]	@ (8001764 <MX_TIM1_Init+0xfc>)
 8001748:	f008 f896 	bl	8009878 <HAL_TIMEx_ConfigBreakDeadTime>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001752:	f000 f9f7 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001756:	4803      	ldr	r0, [pc, #12]	@ (8001764 <MX_TIM1_Init+0xfc>)
 8001758:	f001 fbd2 	bl	8002f00 <HAL_TIM_MspPostInit>

}
 800175c:	bf00      	nop
 800175e:	3748      	adds	r7, #72	@ 0x48
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000428 	.word	0x20000428
 8001768:	40010000 	.word	0x40010000

0800176c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM2_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	463b      	mov	r3, r7
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001788:	4b1d      	ldr	r3, [pc, #116]	@ (8001800 <MX_TIM2_Init+0x94>)
 800178a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800178e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001790:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <MX_TIM2_Init+0x94>)
 8001792:	2200      	movs	r2, #0
 8001794:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001796:	4b1a      	ldr	r3, [pc, #104]	@ (8001800 <MX_TIM2_Init+0x94>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 83;
 800179c:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <MX_TIM2_Init+0x94>)
 800179e:	2253      	movs	r2, #83	@ 0x53
 80017a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a2:	4b17      	ldr	r3, [pc, #92]	@ (8001800 <MX_TIM2_Init+0x94>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a8:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <MX_TIM2_Init+0x94>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ae:	4814      	ldr	r0, [pc, #80]	@ (8001800 <MX_TIM2_Init+0x94>)
 80017b0:	f007 f828 	bl	8008804 <HAL_TIM_Base_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80017ba:	f000 f9c3 	bl	8001b44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017c4:	f107 0308 	add.w	r3, r7, #8
 80017c8:	4619      	mov	r1, r3
 80017ca:	480d      	ldr	r0, [pc, #52]	@ (8001800 <MX_TIM2_Init+0x94>)
 80017cc:	f007 fbc2 	bl	8008f54 <HAL_TIM_ConfigClockSource>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80017d6:	f000 f9b5 	bl	8001b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017da:	2320      	movs	r3, #32
 80017dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017e2:	463b      	mov	r3, r7
 80017e4:	4619      	mov	r1, r3
 80017e6:	4806      	ldr	r0, [pc, #24]	@ (8001800 <MX_TIM2_Init+0x94>)
 80017e8:	f007 ffca 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80017f2:	f000 f9a7 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000470 	.word	0x20000470

08001804 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM6_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180a:	463b      	mov	r3, r7
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <MX_TIM6_Init+0x64>)
 8001814:	4a15      	ldr	r2, [pc, #84]	@ (800186c <MX_TIM6_Init+0x68>)
 8001816:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001818:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <MX_TIM6_Init+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181e:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <MX_TIM6_Init+0x64>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001824:	4b10      	ldr	r3, [pc, #64]	@ (8001868 <MX_TIM6_Init+0x64>)
 8001826:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800182a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182c:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <MX_TIM6_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001832:	480d      	ldr	r0, [pc, #52]	@ (8001868 <MX_TIM6_Init+0x64>)
 8001834:	f006 ffe6 	bl	8008804 <HAL_TIM_Base_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800183e:	f000 f981 	bl	8001b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800184a:	463b      	mov	r3, r7
 800184c:	4619      	mov	r1, r3
 800184e:	4806      	ldr	r0, [pc, #24]	@ (8001868 <MX_TIM6_Init+0x64>)
 8001850:	f007 ff96 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800185a:	f000 f973 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200004b8 	.word	0x200004b8
 800186c:	40001000 	.word	0x40001000

08001870 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
 void MX_USART3_UART_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001874:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 8001876:	4a16      	ldr	r2, [pc, #88]	@ (80018d0 <MX_USART3_UART_Init+0x60>)
 8001878:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800187a:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 800187c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001880:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001882:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001888:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800188e:	4b0f      	ldr	r3, [pc, #60]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 8001890:	2200      	movs	r2, #0
 8001892:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001894:	4b0d      	ldr	r3, [pc, #52]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 8001896:	220c      	movs	r2, #12
 8001898:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800189a:	4b0c      	ldr	r3, [pc, #48]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 800189c:	2200      	movs	r2, #0
 800189e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018a6:	4809      	ldr	r0, [pc, #36]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 80018a8:	f008 f84c 	bl	8009944 <HAL_UART_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018b2:	f000 f947 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 80018b6:	4b05      	ldr	r3, [pc, #20]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	4b03      	ldr	r3, [pc, #12]	@ (80018cc <MX_USART3_UART_Init+0x5c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f042 0220 	orr.w	r2, r2, #32
 80018c4:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART3_Init 2 */

}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000500 	.word	0x20000500
 80018d0:	40004800 	.word	0x40004800

080018d4 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
 void MX_USB_OTG_FS_USB_Init(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
 void MX_DMA_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <MX_DMA_Init+0x4c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001930 <MX_DMA_Init+0x4c>)
 80018f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <MX_DMA_Init+0x4c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	2038      	movs	r0, #56	@ 0x38
 800190c:	f002 fad5 	bl	8003eba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001910:	2038      	movs	r0, #56	@ 0x38
 8001912:	f002 faee 	bl	8003ef2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	2039      	movs	r0, #57	@ 0x39
 800191c:	f002 facd 	bl	8003eba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001920:	2039      	movs	r0, #57	@ 0x39
 8001922:	f002 fae6 	bl	8003ef2 <HAL_NVIC_EnableIRQ>

}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800

08001934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
 void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08e      	sub	sp, #56	@ 0x38
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	623b      	str	r3, [r7, #32]
 800194e:	4b77      	ldr	r3, [pc, #476]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a76      	ldr	r2, [pc, #472]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b74      	ldr	r3, [pc, #464]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	623b      	str	r3, [r7, #32]
 8001964:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	4b70      	ldr	r3, [pc, #448]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a6f      	ldr	r2, [pc, #444]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b6d      	ldr	r3, [pc, #436]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	61fb      	str	r3, [r7, #28]
 8001980:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	61bb      	str	r3, [r7, #24]
 8001986:	4b69      	ldr	r3, [pc, #420]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a68      	ldr	r2, [pc, #416]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 800198c:	f043 0320 	orr.w	r3, r3, #32
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b66      	ldr	r3, [pc, #408]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0320 	and.w	r3, r3, #32
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	4b62      	ldr	r3, [pc, #392]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a61      	ldr	r2, [pc, #388]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b5f      	ldr	r3, [pc, #380]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	4b5b      	ldr	r3, [pc, #364]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a5a      	ldr	r2, [pc, #360]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b58      	ldr	r3, [pc, #352]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b54      	ldr	r3, [pc, #336]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a53      	ldr	r2, [pc, #332]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b51      	ldr	r3, [pc, #324]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	4b4d      	ldr	r3, [pc, #308]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	4a4c      	ldr	r2, [pc, #304]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 80019fc:	f043 0308 	orr.w	r3, r3, #8
 8001a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a02:	4b4a      	ldr	r3, [pc, #296]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	4b46      	ldr	r3, [pc, #280]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a45      	ldr	r2, [pc, #276]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1e:	4b43      	ldr	r3, [pc, #268]	@ (8001b2c <MX_GPIO_Init+0x1f8>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001a30:	483f      	ldr	r0, [pc, #252]	@ (8001b30 <MX_GPIO_Init+0x1fc>)
 8001a32:	f004 fc03 	bl	800623c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a36:	2200      	movs	r2, #0
 8001a38:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001a3c:	483d      	ldr	r0, [pc, #244]	@ (8001b34 <MX_GPIO_Init+0x200>)
 8001a3e:	f004 fbfd 	bl	800623c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2140      	movs	r1, #64	@ 0x40
 8001a46:	483c      	ldr	r0, [pc, #240]	@ (8001b38 <MX_GPIO_Init+0x204>)
 8001a48:	f004 fbf8 	bl	800623c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a52:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a60:	4619      	mov	r1, r3
 8001a62:	4836      	ldr	r0, [pc, #216]	@ (8001b3c <MX_GPIO_Init+0x208>)
 8001a64:	f004 fa56 	bl	8005f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001a68:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2300      	movs	r3, #0
 8001a78:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a7e:	4619      	mov	r1, r3
 8001a80:	482b      	ldr	r0, [pc, #172]	@ (8001b30 <MX_GPIO_Init+0x1fc>)
 8001a82:	f004 fa47 	bl	8005f14 <HAL_GPIO_Init>


  //MOTOR PINS
  /*Configure GPIO pins : PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a86:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2300      	movs	r3, #0
 8001a96:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4825      	ldr	r0, [pc, #148]	@ (8001b34 <MX_GPIO_Init+0x200>)
 8001aa0:	f004 fa38 	bl	8005f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001aa4:	2340      	movs	r3, #64	@ 0x40
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab8:	4619      	mov	r1, r3
 8001aba:	481f      	ldr	r0, [pc, #124]	@ (8001b38 <MX_GPIO_Init+0x204>)
 8001abc:	f004 fa2a 	bl	8005f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001ac0:	2380      	movs	r3, #128	@ 0x80
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4819      	ldr	r0, [pc, #100]	@ (8001b38 <MX_GPIO_Init+0x204>)
 8001ad4:	f004 fa1e 	bl	8005f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ad8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001aea:	230a      	movs	r3, #10
 8001aec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af2:	4619      	mov	r1, r3
 8001af4:	4812      	ldr	r0, [pc, #72]	@ (8001b40 <MX_GPIO_Init+0x20c>)
 8001af6:	f004 fa0d 	bl	8005f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001afa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480c      	ldr	r0, [pc, #48]	@ (8001b40 <MX_GPIO_Init+0x20c>)
 8001b10:	f004 fa00 	bl	8005f14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2100      	movs	r1, #0
 8001b18:	2028      	movs	r0, #40	@ 0x28
 8001b1a:	f002 f9ce 	bl	8003eba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b1e:	2028      	movs	r0, #40	@ 0x28
 8001b20:	f002 f9e7 	bl	8003ef2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b24:	bf00      	nop
 8001b26:	3738      	adds	r7, #56	@ 0x38
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020400 	.word	0x40020400
 8001b34:	40021400 	.word	0x40021400
 8001b38:	40021800 	.word	0x40021800
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	40020000 	.word	0x40020000

08001b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b48:	b672      	cpsid	i
}
 8001b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <Error_Handler+0x8>

08001b50 <HAL_UART_RxCpltCallback>:
float posY = 0.0f;

extern arm_rfft_fast_instance_f32 fftHandler;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

    if (!(huart->Instance == USART3)) {
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a28      	ldr	r2, [pc, #160]	@ (8001c00 <HAL_UART_RxCpltCallback+0xb0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d149      	bne.n	8001bf6 <HAL_UART_RxCpltCallback+0xa6>
        return; // Not from USART3, ignore
    }

    switch (state) {
 8001b62:	4b28      	ldr	r3, [pc, #160]	@ (8001c04 <HAL_UART_RxCpltCallback+0xb4>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d002      	beq.n	8001b70 <HAL_UART_RxCpltCallback+0x20>
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d025      	beq.n	8001bba <HAL_UART_RxCpltCallback+0x6a>
 8001b6e:	e036      	b.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
        case STATE_LISTEN:
            if (match_command(rx_data_arr, CMD_TAKEPIC)) {
 8001b70:	4925      	ldr	r1, [pc, #148]	@ (8001c08 <HAL_UART_RxCpltCallback+0xb8>)
 8001b72:	4826      	ldr	r0, [pc, #152]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001b74:	f000 f95a 	bl	8001e2c <match_command>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_UART_RxCpltCallback+0x36>
                ptr_state = State_Picture; //next state 
 8001b7e:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001b80:	4a24      	ldr	r2, [pc, #144]	@ (8001c14 <HAL_UART_RxCpltCallback+0xc4>)
 8001b82:	601a      	str	r2, [r3, #0]
            } else if (match_command(rx_data_arr, CMD_ADCFFT)) {
                ptr_state = State_ADC_FFT;
            } else {
                ptr_state = State_Listen;
            }
            break;
 8001b84:	e038      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>
            } else if (match_command(rx_data_arr, CMD_COORDS)) {
 8001b86:	4924      	ldr	r1, [pc, #144]	@ (8001c18 <HAL_UART_RxCpltCallback+0xc8>)
 8001b88:	4820      	ldr	r0, [pc, #128]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001b8a:	f000 f94f 	bl	8001e2c <match_command>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_UART_RxCpltCallback+0x4c>
                ptr_state = State_Coord_RX;
 8001b94:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001b96:	4a21      	ldr	r2, [pc, #132]	@ (8001c1c <HAL_UART_RxCpltCallback+0xcc>)
 8001b98:	601a      	str	r2, [r3, #0]
            break;
 8001b9a:	e02d      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>
            } else if (match_command(rx_data_arr, CMD_ADCFFT)) {
 8001b9c:	4920      	ldr	r1, [pc, #128]	@ (8001c20 <HAL_UART_RxCpltCallback+0xd0>)
 8001b9e:	481b      	ldr	r0, [pc, #108]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001ba0:	f000 f944 	bl	8001e2c <match_command>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_UART_RxCpltCallback+0x62>
                ptr_state = State_ADC_FFT;
 8001baa:	4b19      	ldr	r3, [pc, #100]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001bac:	4a1d      	ldr	r2, [pc, #116]	@ (8001c24 <HAL_UART_RxCpltCallback+0xd4>)
 8001bae:	601a      	str	r2, [r3, #0]
            break;
 8001bb0:	e022      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>
                ptr_state = State_Listen;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c28 <HAL_UART_RxCpltCallback+0xd8>)
 8001bb6:	601a      	str	r2, [r3, #0]
            break;
 8001bb8:	e01e      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>

        case STATE_COORDS:
        	
            memcpy(&posX, &rx_data_arr[0], 4);
 8001bba:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c2c <HAL_UART_RxCpltCallback+0xdc>)
 8001bc0:	6013      	str	r3, [r2, #0]
            memcpy(&posY, &rx_data_arr[4], 4);
 8001bc2:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8001c30 <HAL_UART_RxCpltCallback+0xe0>)
 8001bc8:	6013      	str	r3, [r2, #0]
            ptr_state = State_Motors;
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001bcc:	4a19      	ldr	r2, [pc, #100]	@ (8001c34 <HAL_UART_RxCpltCallback+0xe4>)
 8001bce:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart3, rx_data_arr, 8, 100); //return received coords
 8001bd0:	2364      	movs	r3, #100	@ 0x64
 8001bd2:	2208      	movs	r2, #8
 8001bd4:	490d      	ldr	r1, [pc, #52]	@ (8001c0c <HAL_UART_RxCpltCallback+0xbc>)
 8001bd6:	4818      	ldr	r0, [pc, #96]	@ (8001c38 <HAL_UART_RxCpltCallback+0xe8>)
 8001bd8:	f007 ff04 	bl	80099e4 <HAL_UART_Transmit>
            break;
 8001bdc:	e00c      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>

        default:
            // Unexpected state in UART callback
        	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001bde:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001be2:	4816      	ldr	r0, [pc, #88]	@ (8001c3c <HAL_UART_RxCpltCallback+0xec>)
 8001be4:	f004 fb43 	bl	800626e <HAL_GPIO_TogglePin>
            state = STATE_LISTEN;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_UART_RxCpltCallback+0xb4>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
            ptr_state = State_Listen;
 8001bee:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <HAL_UART_RxCpltCallback+0xc0>)
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c28 <HAL_UART_RxCpltCallback+0xd8>)
 8001bf2:	601a      	str	r2, [r3, #0]
            break;
 8001bf4:	e000      	b.n	8001bf8 <HAL_UART_RxCpltCallback+0xa8>
        return; // Not from USART3, ignore
 8001bf6:	bf00      	nop
    }
}
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40004800 	.word	0x40004800
 8001c04:	2001192c 	.word	0x2001192c
 8001c08:	0800efc8 	.word	0x0800efc8
 8001c0c:	20000204 	.word	0x20000204
 8001c10:	20011928 	.word	0x20011928
 8001c14:	08001c71 	.word	0x08001c71
 8001c18:	0800efe0 	.word	0x0800efe0
 8001c1c:	08001ca9 	.word	0x08001ca9
 8001c20:	0800efd4 	.word	0x0800efd4
 8001c24:	08001d4d 	.word	0x08001d4d
 8001c28:	08001c41 	.word	0x08001c41
 8001c2c:	20000220 	.word	0x20000220
 8001c30:	20000224 	.word	0x20000224
 8001c34:	08001ce9 	.word	0x08001ce9
 8001c38:	20000500 	.word	0x20000500
 8001c3c:	40020400 	.word	0x40020400

08001c40 <State_Listen>:

void State_Listen(void){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
    state = STATE_LISTEN;
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <State_Listen+0x20>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
    ptr_state = NULL;
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <State_Listen+0x24>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
    //State listen will blink LED1 and wait for UART communications to determine the next state to go into 
    //it will wait for certain preambles
    HAL_UART_Receive_IT(&huart3, rx_data_arr, 8);  //arm the interrupt for preamble
 8001c50:	2208      	movs	r2, #8
 8001c52:	4905      	ldr	r1, [pc, #20]	@ (8001c68 <State_Listen+0x28>)
 8001c54:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <State_Listen+0x2c>)
 8001c56:	f007 ff50 	bl	8009afa <HAL_UART_Receive_IT>
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2001192c 	.word	0x2001192c
 8001c64:	20011928 	.word	0x20011928
 8001c68:	20000204 	.word	0x20000204
 8001c6c:	20000500 	.word	0x20000500

08001c70 <State_Picture>:

void State_Picture(void){
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart3, CMD_TAKEPIC, 8, 100); //ack state entry
 8001c74:	2364      	movs	r3, #100	@ 0x64
 8001c76:	2208      	movs	r2, #8
 8001c78:	4906      	ldr	r1, [pc, #24]	@ (8001c94 <State_Picture+0x24>)
 8001c7a:	4807      	ldr	r0, [pc, #28]	@ (8001c98 <State_Picture+0x28>)
 8001c7c:	f007 feb2 	bl	80099e4 <HAL_UART_Transmit>
    state = STATE_TAKEPIC;
 8001c80:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <State_Picture+0x2c>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	701a      	strb	r2, [r3, #0]
    p3();
 8001c86:	f7ff fb4d 	bl	8001324 <p3>
    ptr_state = State_Listen;
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <State_Picture+0x30>)
 8001c8c:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <State_Picture+0x34>)
 8001c8e:	601a      	str	r2, [r3, #0]
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	0800efc8 	.word	0x0800efc8
 8001c98:	20000500 	.word	0x20000500
 8001c9c:	2001192c 	.word	0x2001192c
 8001ca0:	20011928 	.word	0x20011928
 8001ca4:	08001c41 	.word	0x08001c41

08001ca8 <State_Coord_RX>:

void State_Coord_RX(void){
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    state = STATE_COORDS;
 8001cac:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <State_Coord_RX+0x2c>)
 8001cae:	2203      	movs	r2, #3
 8001cb0:	701a      	strb	r2, [r3, #0]
    ptr_state = NULL;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <State_Coord_RX+0x30>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart3, rx_data_arr, 8);  //arm the interrupt for 2 floats
 8001cb8:	2208      	movs	r2, #8
 8001cba:	4908      	ldr	r1, [pc, #32]	@ (8001cdc <State_Coord_RX+0x34>)
 8001cbc:	4808      	ldr	r0, [pc, #32]	@ (8001ce0 <State_Coord_RX+0x38>)
 8001cbe:	f007 ff1c 	bl	8009afa <HAL_UART_Receive_IT>
    HAL_UART_Transmit(&huart3, CMD_COORDS, 8, 100); //ack ready for coords
 8001cc2:	2364      	movs	r3, #100	@ 0x64
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	4907      	ldr	r1, [pc, #28]	@ (8001ce4 <State_Coord_RX+0x3c>)
 8001cc8:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <State_Coord_RX+0x38>)
 8001cca:	f007 fe8b 	bl	80099e4 <HAL_UART_Transmit>
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2001192c 	.word	0x2001192c
 8001cd8:	20011928 	.word	0x20011928
 8001cdc:	20000204 	.word	0x20000204
 8001ce0:	20000500 	.word	0x20000500
 8001ce4:	0800efe0 	.word	0x0800efe0

08001ce8 <State_Motors>:

void State_Motors(void){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
    state = STATE_MOTORS;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <State_Motors+0x4c>)
 8001cf0:	2204      	movs	r2, #4
 8001cf2:	701a      	strb	r2, [r3, #0]
    Position test = {posX, posY, 0.0};
 8001cf4:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <State_Motors+0x50>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <State_Motors+0x54>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
    moveProbe_test(&myProbe, test);
 8001d06:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d0a:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d12:	eeb0 0a66 	vmov.f32	s0, s13
 8001d16:	eef0 0a47 	vmov.f32	s1, s14
 8001d1a:	eeb0 1a67 	vmov.f32	s2, s15
 8001d1e:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <State_Motors+0x58>)
 8001d20:	f000 fa72 	bl	8002208 <moveProbe_test>
    ptr_state = State_Listen;
 8001d24:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <State_Motors+0x5c>)
 8001d26:	4a08      	ldr	r2, [pc, #32]	@ (8001d48 <State_Motors+0x60>)
 8001d28:	601a      	str	r2, [r3, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2001192c 	.word	0x2001192c
 8001d38:	20000220 	.word	0x20000220
 8001d3c:	20000224 	.word	0x20000224
 8001d40:	20011930 	.word	0x20011930
 8001d44:	20011928 	.word	0x20011928
 8001d48:	08001c41 	.word	0x08001c41

08001d4c <State_ADC_FFT>:
    //basically a blocker to motor actuate until it receives a go. If receives anything other than go it indicates a problem and should force you to reset.
    ptr_state = NULL;
}


void State_ADC_FFT(void){
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, CMD_ADCFFT, 8, 100);
 8001d52:	2364      	movs	r3, #100	@ 0x64
 8001d54:	2208      	movs	r2, #8
 8001d56:	4928      	ldr	r1, [pc, #160]	@ (8001df8 <State_ADC_FFT+0xac>)
 8001d58:	4828      	ldr	r0, [pc, #160]	@ (8001dfc <State_ADC_FFT+0xb0>)
 8001d5a:	f007 fe43 	bl	80099e4 <HAL_UART_Transmit>
    state = STATE_ADCFFT;
 8001d5e:	4b28      	ldr	r3, [pc, #160]	@ (8001e00 <State_ADC_FFT+0xb4>)
 8001d60:	2202      	movs	r2, #2
 8001d62:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUF_LEN); //start DMA and ADC
 8001d64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d68:	4926      	ldr	r1, [pc, #152]	@ (8001e04 <State_ADC_FFT+0xb8>)
 8001d6a:	4827      	ldr	r0, [pc, #156]	@ (8001e08 <State_ADC_FFT+0xbc>)
 8001d6c:	f001 fb9c 	bl	80034a8 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);  // Start the timer that triggers ADC
 8001d70:	4826      	ldr	r0, [pc, #152]	@ (8001e0c <State_ADC_FFT+0xc0>)
 8001d72:	f006 fd97 	bl	80088a4 <HAL_TIM_Base_Start>
	//data is ready for FFT
    while(1){
        if(ADC_full == 1){
 8001d76:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <State_ADC_FFT+0xc4>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d12e      	bne.n	8001ddc <State_ADC_FFT+0x90>
            ADC_full = 0;
 8001d7e:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <State_ADC_FFT+0xc4>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]
            HAL_ADC_Stop_DMA(&hadc1);
 8001d84:	4820      	ldr	r0, [pc, #128]	@ (8001e08 <State_ADC_FFT+0xbc>)
 8001d86:	f001 fc9f 	bl	80036c8 <HAL_ADC_Stop_DMA>
            HAL_TIM_Base_Stop(&htim2); // stop the adc and timer
 8001d8a:	4820      	ldr	r0, [pc, #128]	@ (8001e0c <State_ADC_FFT+0xc0>)
 8001d8c:	f006 fdf2 	bl	8008974 <HAL_TIM_Base_Stop>

            for(int i = 0; i < ADC_BUF_LEN; i++){
 8001d90:	2300      	movs	r3, #0
 8001d92:	607b      	str	r3, [r7, #4]
 8001d94:	e010      	b.n	8001db8 <State_ADC_FFT+0x6c>
			    input_FFT[i] = (float)(adc_buffer[i]); //note the usage of float here - should consider optimization reasons and configurations
 8001d96:	4a1b      	ldr	r2, [pc, #108]	@ (8001e04 <State_ADC_FFT+0xb8>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d9e:	ee07 3a90 	vmov	s15, r3
 8001da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001da6:	4a1b      	ldr	r2, [pc, #108]	@ (8001e14 <State_ADC_FFT+0xc8>)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	edc3 7a00 	vstr	s15, [r3]
            for(int i = 0; i < ADC_BUF_LEN; i++){
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3301      	adds	r3, #1
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001dbe:	dbea      	blt.n	8001d96 <State_ADC_FFT+0x4a>
		    }

            //FFT
            arm_rfft_fast_f32(&fftHandler, input_FFT, output_FFT, 0);
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	4a15      	ldr	r2, [pc, #84]	@ (8001e18 <State_ADC_FFT+0xcc>)
 8001dc4:	4913      	ldr	r1, [pc, #76]	@ (8001e14 <State_ADC_FFT+0xc8>)
 8001dc6:	4815      	ldr	r0, [pc, #84]	@ (8001e1c <State_ADC_FFT+0xd0>)
 8001dc8:	f008 fe96 	bl	800aaf8 <arm_rfft_fast_f32>
            computeCoeffs(output_FFT);
 8001dcc:	4812      	ldr	r0, [pc, #72]	@ (8001e18 <State_ADC_FFT+0xcc>)
 8001dce:	f7ff f933 	bl	8001038 <computeCoeffs>

            sendADC_UART();
 8001dd2:	f7ff f989 	bl	80010e8 <sendADC_UART>
            sendFFT_UART();
 8001dd6:	f7ff f9c3 	bl	8001160 <sendFFT_UART>
            break;
 8001dda:	e006      	b.n	8001dea <State_ADC_FFT+0x9e>
        }
        flashLED(LD2_GPIO_Port, LD2_Pin, 100, 1);
 8001ddc:	2301      	movs	r3, #1
 8001dde:	2264      	movs	r2, #100	@ 0x64
 8001de0:	2180      	movs	r1, #128	@ 0x80
 8001de2:	480f      	ldr	r0, [pc, #60]	@ (8001e20 <State_ADC_FFT+0xd4>)
 8001de4:	f7ff fad0 	bl	8001388 <flashLED>
        if(ADC_full == 1){
 8001de8:	e7c5      	b.n	8001d76 <State_ADC_FFT+0x2a>
    }
    ptr_state = State_Listen;
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <State_ADC_FFT+0xd8>)
 8001dec:	4a0e      	ldr	r2, [pc, #56]	@ (8001e28 <State_ADC_FFT+0xdc>)
 8001dee:	601a      	str	r2, [r3, #0]
}
 8001df0:	bf00      	nop
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	0800efd4 	.word	0x0800efd4
 8001dfc:	20000500 	.word	0x20000500
 8001e00:	2001192c 	.word	0x2001192c
 8001e04:	2000c90c 	.word	0x2000c90c
 8001e08:	20000228 	.word	0x20000228
 8001e0c:	20000470 	.word	0x20000470
 8001e10:	2000d90c 	.word	0x2000d90c
 8001e14:	2000d910 	.word	0x2000d910
 8001e18:	2000f910 	.word	0x2000f910
 8001e1c:	20011910 	.word	0x20011910
 8001e20:	40020400 	.word	0x40020400
 8001e24:	20011928 	.word	0x20011928
 8001e28:	08001c41 	.word	0x08001c41

08001e2c <match_command>:
 * @brief Compare fixed-length 8-byte command strings.
 * @param input     Pointer to received buffer (must be at least 8 bytes)
 * @param command   Pointer to expected command (8-byte string)
 * @return 1 if match, 0 if not
 */
uint8_t match_command(const uint8_t* input, const uint8_t* command) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
    return (memcmp(input, command, 8) == 0);
 8001e36:	2208      	movs	r2, #8
 8001e38:	6839      	ldr	r1, [r7, #0]
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f00a fb29 	bl	800c492 <memcmp>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	bf0c      	ite	eq
 8001e46:	2301      	moveq	r3, #1
 8001e48:	2300      	movne	r3, #0
 8001e4a:	b2db      	uxtb	r3, r3
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <main>:

const Position HOME = {6.0, 6.0, 12.2};
	

int main(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	HAL_Init();
 8001e58:	f001 fa4c 	bl	80032f4 <HAL_Init>
  	SystemClock_Config();
 8001e5c:	f7ff fab6 	bl	80013cc <SystemClock_Config>
	MX_GPIO_Init();
 8001e60:	f7ff fd68 	bl	8001934 <MX_GPIO_Init>
	MX_DMA_Init();
 8001e64:	f7ff fd3e 	bl	80018e4 <MX_DMA_Init>
	MX_DCMI_Init();
 8001e68:	f7ff fb6e 	bl	8001548 <MX_DCMI_Init>
	MX_USART3_UART_Init();
 8001e6c:	f7ff fd00 	bl	8001870 <MX_USART3_UART_Init>
	MX_I2C2_Init();
 8001e70:	f7ff fbcc 	bl	800160c <MX_I2C2_Init>
	MX_TIM1_Init();
 8001e74:	f7ff fbf8 	bl	8001668 <MX_TIM1_Init>
	MX_TIM6_Init();
 8001e78:	f7ff fcc4 	bl	8001804 <MX_TIM6_Init>
	MX_ADC1_Init();
 8001e7c:	f7ff fb12 	bl	80014a4 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001e80:	f7ff fb96 	bl	80015b0 <MX_I2C1_Init>
	MX_TIM2_Init();
 8001e84:	f7ff fc72 	bl	800176c <MX_TIM2_Init>
	MX_USB_OTG_FS_USB_Init();
 8001e88:	f7ff fd24 	bl	80018d4 <MX_USB_OTG_FS_USB_Init>
	
	//init FFT
	arm_rfft_fast_init_f32(&fftHandler, FFT_BUFFER_SIZE);
 8001e8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e90:	4829      	ldr	r0, [pc, #164]	@ (8001f38 <main+0xe4>)
 8001e92:	f008 fdad 	bl	800a9f0 <arm_rfft_fast_init_f32>


	//init PCA
	PCA9685_Init(50); // 50Hz for servo
 8001e96:	2032      	movs	r0, #50	@ 0x32
 8001e98:	f000 fb8a 	bl	80025b0 <PCA9685_Init>
	//init probe
	myProbe.lin = &lin;
 8001e9c:	4b27      	ldr	r3, [pc, #156]	@ (8001f3c <main+0xe8>)
 8001e9e:	4a28      	ldr	r2, [pc, #160]	@ (8001f40 <main+0xec>)
 8001ea0:	60da      	str	r2, [r3, #12]
	myProbe.rot = &rot;
 8001ea2:	4b26      	ldr	r3, [pc, #152]	@ (8001f3c <main+0xe8>)
 8001ea4:	4a27      	ldr	r2, [pc, #156]	@ (8001f44 <main+0xf0>)
 8001ea6:	611a      	str	r2, [r3, #16]
	myProbe.nema = &nema;
 8001ea8:	4b24      	ldr	r3, [pc, #144]	@ (8001f3c <main+0xe8>)
 8001eaa:	4a27      	ldr	r2, [pc, #156]	@ (8001f48 <main+0xf4>)
 8001eac:	615a      	str	r2, [r3, #20]
	
    myProbe.probePos = HOME; 
 8001eae:	4b23      	ldr	r3, [pc, #140]	@ (8001f3c <main+0xe8>)
 8001eb0:	4a26      	ldr	r2, [pc, #152]	@ (8001f4c <main+0xf8>)
 8001eb2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001eb4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    myProbe.lin->Channel = 0;
 8001eb8:	4b20      	ldr	r3, [pc, #128]	@ (8001f3c <main+0xe8>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	721a      	strb	r2, [r3, #8]
    myProbe.lin->currAngle = 0;
 8001ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f3c <main+0xe8>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
    myProbe.lin->homeAngle = 0;
 8001eca:	4b1c      	ldr	r3, [pc, #112]	@ (8001f3c <main+0xe8>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	605a      	str	r2, [r3, #4]

    myProbe.rot->Channel = 15;
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <main+0xe8>)
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	220f      	movs	r2, #15
 8001eda:	721a      	strb	r2, [r3, #8]
    myProbe.rot->currAngle = 0;
 8001edc:	4b17      	ldr	r3, [pc, #92]	@ (8001f3c <main+0xe8>)
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
    myProbe.rot->homeAngle = 0;
 8001ee6:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <main+0xe8>)
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	605a      	str	r2, [r3, #4]

    myProbe.nema->currAngle = 0;
 8001ef0:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <main+0xe8>)
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
	
	ptr_state = State_Listen;
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <main+0xfc>)
 8001efc:	4a15      	ldr	r2, [pc, #84]	@ (8001f54 <main+0x100>)
 8001efe:	601a      	str	r2, [r3, #0]

	__HAL_DMA_ENABLE_IT(&hdma_dcmi, DMA_IT_TC);
 8001f00:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <main+0x104>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	4b14      	ldr	r3, [pc, #80]	@ (8001f58 <main+0x104>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0210 	orr.w	r2, r2, #16
 8001f0e:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001f10:	2039      	movs	r0, #57	@ 0x39
 8001f12:	f001 ffee 	bl	8003ef2 <HAL_NVIC_EnableIRQ>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001f16:	2100      	movs	r1, #0
 8001f18:	4810      	ldr	r0, [pc, #64]	@ (8001f5c <main+0x108>)
 8001f1a:	f006 fda1 	bl	8008a60 <HAL_TIM_PWM_Start>
	ov7670_init();
 8001f1e:	f000 f9d3 	bl	80022c8 <ov7670_init>
	ov7_config();
 8001f22:	f000 fa03 	bl	800232c <ov7_config>

	while(1){

		if (ptr_state != NULL) {
 8001f26:	4b0a      	ldr	r3, [pc, #40]	@ (8001f50 <main+0xfc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0fb      	beq.n	8001f26 <main+0xd2>
            ptr_state();       // Run the state logic
 8001f2e:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <main+0xfc>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4798      	blx	r3
		if (ptr_state != NULL) {
 8001f34:	e7f7      	b.n	8001f26 <main+0xd2>
 8001f36:	bf00      	nop
 8001f38:	20011910 	.word	0x20011910
 8001f3c:	20011930 	.word	0x20011930
 8001f40:	20011948 	.word	0x20011948
 8001f44:	20011954 	.word	0x20011954
 8001f48:	20011960 	.word	0x20011960
 8001f4c:	0800efec 	.word	0x0800efec
 8001f50:	20011928 	.word	0x20011928
 8001f54:	08001c41 	.word	0x08001c41
 8001f58:	20000320 	.word	0x20000320
 8001f5c:	20000428 	.word	0x20000428

08001f60 <home_Align>:
#include <math.h>

extern const Position HOME;

// Calculates the motor position based on given (x, y) coords
void home_Align(Probe* myProbe){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
    // 1. retract the motor
    setServoAngle(myProbe->lin, myProbe->lin->homeAngle);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68da      	ldr	r2, [r3, #12]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f74:	eeb0 0a67 	vmov.f32	s0, s15
 8001f78:	4610      	mov	r0, r2
 8001f7a:	f000 fb5d 	bl	8002638 <setServoAngle>
    myProbe->lin->currAngle = myProbe->rot->homeAngle; 
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	691a      	ldr	r2, [r3, #16]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	6852      	ldr	r2, [r2, #4]
 8001f88:	601a      	str	r2, [r3, #0]
    HAL_Delay(200); 
 8001f8a:	20c8      	movs	r0, #200	@ 0xc8
 8001f8c:	f001 fa24 	bl	80033d8 <HAL_Delay>

    // 2. rotate to home angle
    setServoAngle(myProbe->rot, myProbe->rot->homeAngle);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691a      	ldr	r2, [r3, #16]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	f000 fb49 	bl	8002638 <setServoAngle>
    myProbe->rot->currAngle = myProbe->rot->homeAngle; 
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	691a      	ldr	r2, [r3, #16]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	6852      	ldr	r2, [r2, #4]
 8001fb0:	601a      	str	r2, [r3, #0]
    HAL_Delay(200); 
 8001fb2:	20c8      	movs	r0, #200	@ 0xc8
 8001fb4:	f001 fa10 	bl	80033d8 <HAL_Delay>

    // 3. retract to home direction in stepper
    float move_cm =  -1 * myProbe->nema->currAngle; // move left
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	eef1 7a67 	vneg.f32	s15, s15
 8001fc4:	edc7 7a03 	vstr	s15, [r7, #12]
    if(move_cm == 0.0){
        //flashLED(LD1_GPIO_Port, LD1_Pin, 500, 10);
    }
    stp_moveDistance((myProbe->nema), move_cm);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fcd7 	bl	8002984 <stp_moveDistance>
    myProbe->nema->currAngle = 0.0;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
    //HAL_Delay(500); 
}
 8001fe0:	bf00      	nop
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <x_align>:

void x_align(Probe* myProbe, Position desiredLoc){
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	eef0 6a40 	vmov.f32	s13, s0
 8001ff4:	eeb0 7a60 	vmov.f32	s14, s1
 8001ff8:	eef0 7a41 	vmov.f32	s15, s2
 8001ffc:	edc7 6a00 	vstr	s13, [r7]
 8002000:	ed87 7a01 	vstr	s14, [r7, #4]
 8002004:	edc7 7a02 	vstr	s15, [r7, #8]

    float move_cm = fabsf(HOME.x - desiredLoc.x); //move right
 8002008:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <x_align+0x6c>)
 800200a:	ed93 7a00 	vldr	s14, [r3]
 800200e:	edd7 7a00 	vldr	s15, [r7]
 8002012:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002016:	eef0 7ae7 	vabs.f32	s15, s15
 800201a:	edc7 7a05 	vstr	s15, [r7, #20]
    if(move_cm > X_MAX){
 800201e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002022:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8002026:	eef4 7ac7 	vcmpe.f32	s15, s14
 800202a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202e:	dd01      	ble.n	8002034 <x_align+0x4c>
        move_cm = X_MAX;
 8002030:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <x_align+0x70>)
 8002032:	617b      	str	r3, [r7, #20]
    }
    myProbe->nema->currAngle = move_cm; 
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	601a      	str	r2, [r3, #0]
    stp_moveDistance(((myProbe->nema)), move_cm);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	ed97 0a05 	vldr	s0, [r7, #20]
 8002044:	4618      	mov	r0, r3
 8002046:	f000 fc9d 	bl	8002984 <stp_moveDistance>
    
}
 800204a:	bf00      	nop
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	0800efec 	.word	0x0800efec
 8002058:	41500000 	.word	0x41500000
 800205c:	00000000 	.word	0x00000000

08002060 <theta_align>:

void theta_align(Probe* myProbe, Position desiredLoc){
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	eef0 6a40 	vmov.f32	s13, s0
 800206c:	eeb0 7a60 	vmov.f32	s14, s1
 8002070:	eef0 7a41 	vmov.f32	s15, s2
 8002074:	edc7 6a00 	vstr	s13, [r7]
 8002078:	ed87 7a01 	vstr	s14, [r7, #4]
 800207c:	edc7 7a02 	vstr	s15, [r7, #8]
    float theta_rad = atan(fabsf(HOME.y -desiredLoc.y) / H);
 8002080:	4b29      	ldr	r3, [pc, #164]	@ (8002128 <theta_align+0xc8>)
 8002082:	ed93 7a01 	vldr	s14, [r3, #4]
 8002086:	edd7 7a01 	vldr	s15, [r7, #4]
 800208a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800208e:	eef0 7ae7 	vabs.f32	s15, s15
 8002092:	ee17 0a90 	vmov	r0, s15
 8002096:	f7fe fad7 	bl	8000648 <__aeabi_f2d>
 800209a:	f04f 0200 	mov.w	r2, #0
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <theta_align+0xcc>)
 80020a0:	f7fe fc54 	bl	800094c <__aeabi_ddiv>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	ec43 2b17 	vmov	d7, r2, r3
 80020ac:	eeb0 0a47 	vmov.f32	s0, s14
 80020b0:	eef0 0a67 	vmov.f32	s1, s15
 80020b4:	f00c fafc 	bl	800e6b0 <atan>
 80020b8:	ec53 2b10 	vmov	r2, r3, d0
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	f7fe fdf2 	bl	8000ca8 <__aeabi_d2f>
 80020c4:	4603      	mov	r3, r0
 80020c6:	613b      	str	r3, [r7, #16]
    float theta_deg = theta_rad * DEGREE_CONVERSION;
 80020c8:	6938      	ldr	r0, [r7, #16]
 80020ca:	f7fe fabd 	bl	8000648 <__aeabi_f2d>
 80020ce:	a314      	add	r3, pc, #80	@ (adr r3, 8002120 <theta_align+0xc0>)
 80020d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d4:	f7fe fb10 	bl	80006f8 <__aeabi_dmul>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	f7fe fde2 	bl	8000ca8 <__aeabi_d2f>
 80020e4:	4603      	mov	r3, r0
 80020e6:	617b      	str	r3, [r7, #20]
    if(theta_deg > THETA_MAX){
 80020e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ec:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002130 <theta_align+0xd0>
 80020f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f8:	dd01      	ble.n	80020fe <theta_align+0x9e>
        theta_deg = THETA_MAX;
 80020fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002134 <theta_align+0xd4>)
 80020fc:	617b      	str	r3, [r7, #20]
    }
    setServoAngle(myProbe->rot, theta_deg);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	ed97 0a05 	vldr	s0, [r7, #20]
 8002106:	4618      	mov	r0, r3
 8002108:	f000 fa96 	bl	8002638 <setServoAngle>
    myProbe->rot->currAngle = theta_deg;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	601a      	str	r2, [r3, #0]
}
 8002114:	bf00      	nop
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	f3af 8000 	nop.w
 8002120:	1a63c1f8 	.word	0x1a63c1f8
 8002124:	404ca5dc 	.word	0x404ca5dc
 8002128:	0800efec 	.word	0x0800efec
 800212c:	40290000 	.word	0x40290000
 8002130:	42080000 	.word	0x42080000
 8002134:	42080000 	.word	0x42080000

08002138 <R_align>:

void R_align(Probe* myProbe, Position desiredLoc){
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	eef0 6a40 	vmov.f32	s13, s0
 8002144:	eeb0 7a60 	vmov.f32	s14, s1
 8002148:	eef0 7a41 	vmov.f32	s15, s2
 800214c:	edc7 6a00 	vstr	s13, [r7]
 8002150:	ed87 7a01 	vstr	s14, [r7, #4]
 8002154:	edc7 7a02 	vstr	s15, [r7, #8]
    float hypotenuse = hypot(H, fabsf(HOME.y - desiredLoc.y));
 8002158:	4b29      	ldr	r3, [pc, #164]	@ (8002200 <R_align+0xc8>)
 800215a:	ed93 7a01 	vldr	s14, [r3, #4]
 800215e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002166:	eef0 7ae7 	vabs.f32	s15, s15
 800216a:	ee17 0a90 	vmov	r0, s15
 800216e:	f7fe fa6b 	bl	8000648 <__aeabi_f2d>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	ec43 2b11 	vmov	d1, r2, r3
 800217a:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 80021e8 <R_align+0xb0>
 800217e:	f00c fa63 	bl	800e648 <hypot>
 8002182:	ec53 2b10 	vmov	r2, r3, d0
 8002186:	4610      	mov	r0, r2
 8002188:	4619      	mov	r1, r3
 800218a:	f7fe fd8d 	bl	8000ca8 <__aeabi_d2f>
 800218e:	4603      	mov	r3, r0
 8002190:	613b      	str	r3, [r7, #16]
    float move_cm = hypotenuse - PROBE_LEN;
 8002192:	6938      	ldr	r0, [r7, #16]
 8002194:	f7fe fa58 	bl	8000648 <__aeabi_f2d>
 8002198:	a315      	add	r3, pc, #84	@ (adr r3, 80021f0 <R_align+0xb8>)
 800219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219e:	f7fe f8f3 	bl	8000388 <__aeabi_dsub>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4610      	mov	r0, r2
 80021a8:	4619      	mov	r1, r3
 80021aa:	f7fe fd7d 	bl	8000ca8 <__aeabi_d2f>
 80021ae:	4603      	mov	r3, r0
 80021b0:	617b      	str	r3, [r7, #20]
    if(move_cm > DR_MAX){
 80021b2:	6978      	ldr	r0, [r7, #20]
 80021b4:	f7fe fa48 	bl	8000648 <__aeabi_f2d>
 80021b8:	a30f      	add	r3, pc, #60	@ (adr r3, 80021f8 <R_align+0xc0>)
 80021ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021be:	f7fe fd2b 	bl	8000c18 <__aeabi_dcmpgt>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <R_align+0x94>
        move_cm = DR_MAX; 
 80021c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002204 <R_align+0xcc>)
 80021ca:	617b      	str	r3, [r7, #20]
    }
    sv_moveDistance(myProbe->lin, move_cm); // automatically updates cur_angle
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fa97 	bl	8002708 <sv_moveDistance>
}
 80021da:	bf00      	nop
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	f3af 8000 	nop.w
 80021e8:	00000000 	.word	0x00000000
 80021ec:	40290000 	.word	0x40290000
 80021f0:	66666666 	.word	0x66666666
 80021f4:	40286666 	.word	0x40286666
 80021f8:	9999999a 	.word	0x9999999a
 80021fc:	40059999 	.word	0x40059999
 8002200:	0800efec 	.word	0x0800efec
 8002204:	402ccccd 	.word	0x402ccccd

08002208 <moveProbe_test>:

// assume probe at home
void moveProbe_test(Probe* myProbe, Position desiredLoc){
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	eef0 6a40 	vmov.f32	s13, s0
 8002214:	eeb0 7a60 	vmov.f32	s14, s1
 8002218:	eef0 7a41 	vmov.f32	s15, s2
 800221c:	edc7 6a00 	vstr	s13, [r7]
 8002220:	ed87 7a01 	vstr	s14, [r7, #4]
 8002224:	edc7 7a02 	vstr	s15, [r7, #8]

    // 1. send home
    home_Align(myProbe);
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff fe99 	bl	8001f60 <home_Align>
    if(desiredLoc.x == 6.0 && desiredLoc.y ==6.0){
 800222e:	edd7 7a00 	vldr	s15, [r7]
 8002232:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8002236:	eef4 7a47 	vcmp.f32	s15, s14
 800223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223e:	d108      	bne.n	8002252 <moveProbe_test+0x4a>
 8002240:	edd7 7a01 	vldr	s15, [r7, #4]
 8002244:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8002248:	eef4 7a47 	vcmp.f32	s15, s14
 800224c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002250:	d036      	beq.n	80022c0 <moveProbe_test+0xb8>
        return;
    }
    HAL_Delay(200); 
 8002252:	20c8      	movs	r0, #200	@ 0xc8
 8002254:	f001 f8c0 	bl	80033d8 <HAL_Delay>
    // 2. align stepper, theta, R in order
    x_align(myProbe, desiredLoc);
 8002258:	edd7 6a00 	vldr	s13, [r7]
 800225c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002260:	edd7 7a02 	vldr	s15, [r7, #8]
 8002264:	eeb0 0a66 	vmov.f32	s0, s13
 8002268:	eef0 0a47 	vmov.f32	s1, s14
 800226c:	eeb0 1a67 	vmov.f32	s2, s15
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff feb9 	bl	8001fe8 <x_align>
    HAL_Delay(200); 
 8002276:	20c8      	movs	r0, #200	@ 0xc8
 8002278:	f001 f8ae 	bl	80033d8 <HAL_Delay>
    theta_align(myProbe, desiredLoc);
 800227c:	edd7 6a00 	vldr	s13, [r7]
 8002280:	ed97 7a01 	vldr	s14, [r7, #4]
 8002284:	edd7 7a02 	vldr	s15, [r7, #8]
 8002288:	eeb0 0a66 	vmov.f32	s0, s13
 800228c:	eef0 0a47 	vmov.f32	s1, s14
 8002290:	eeb0 1a67 	vmov.f32	s2, s15
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f7ff fee3 	bl	8002060 <theta_align>
    HAL_Delay(200); 
 800229a:	20c8      	movs	r0, #200	@ 0xc8
 800229c:	f001 f89c 	bl	80033d8 <HAL_Delay>
    R_align(myProbe, desiredLoc);
 80022a0:	edd7 6a00 	vldr	s13, [r7]
 80022a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80022a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80022ac:	eeb0 0a66 	vmov.f32	s0, s13
 80022b0:	eef0 0a47 	vmov.f32	s1, s14
 80022b4:	eeb0 1a67 	vmov.f32	s2, s15
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f7ff ff3d 	bl	8002138 <R_align>
 80022be:	e000      	b.n	80022c2 <moveProbe_test+0xba>
        return;
 80022c0:	bf00      	nop
    //HAL_Delay(1000); 

    // 4. Align back home
    //home_Align(myProbe);

}
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <ov7670_init>:
  { 0xb3, 0x82 }, //
  { 0x4b, 0x01 },
};


uint8_t ov7670_init(void){
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b09a      	sub	sp, #104	@ 0x68
 80022cc:	af00      	add	r7, sp, #0
  uint8_t val;
  char msg[100];

  print_msg("init_test\r\n");
 80022ce:	4814      	ldr	r0, [pc, #80]	@ (8002320 <ov7670_init+0x58>)
 80022d0:	f7ff f846 	bl	8001360 <print_msg>
  val = ov7670_read(0x0A);
 80022d4:	200a      	movs	r0, #10
 80022d6:	f000 f875 	bl	80023c4 <ov7670_read>
 80022da:	4603      	mov	r3, r0
 80022dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

  if (val != 0x76) {
 80022e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80022e4:	2b76      	cmp	r3, #118	@ 0x76
 80022e6:	d00c      	beq.n	8002302 <ov7670_init+0x3a>
    sprintf(msg, "Wrong product id (0x%x)\r\n", val);
 80022e8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80022ec:	463b      	mov	r3, r7
 80022ee:	490d      	ldr	r1, [pc, #52]	@ (8002324 <ov7670_init+0x5c>)
 80022f0:	4618      	mov	r0, r3
 80022f2:	f00a f86b 	bl	800c3cc <siprintf>
    print_msg(msg);
 80022f6:	463b      	mov	r3, r7
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff f831 	bl	8001360 <print_msg>
    return 1;
 80022fe:	2301      	movs	r3, #1
 8002300:	e009      	b.n	8002316 <ov7670_init+0x4e>
  }else{
		sprintf(msg, "success\n");
 8002302:	463b      	mov	r3, r7
 8002304:	4908      	ldr	r1, [pc, #32]	@ (8002328 <ov7670_init+0x60>)
 8002306:	4618      	mov	r0, r3
 8002308:	f00a f860 	bl	800c3cc <siprintf>
    print_msg(msg);
 800230c:	463b      	mov	r3, r7
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff f826 	bl	8001360 <print_msg>

  // Your code here

  //

  return 0;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3768      	adds	r7, #104	@ 0x68
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	0800ef18 	.word	0x0800ef18
 8002324:	0800ef24 	.word	0x0800ef24
 8002328:	0800ef40 	.word	0x0800ef40

0800232c <ov7_config>:
    }

    print_msg("OV7670 Register Read Complete.\n");
}

void ov7_config(){
 800232c:	b580      	push	{r7, lr}
 800232e:	b08a      	sub	sp, #40	@ 0x28
 8002330:	af02      	add	r7, sp, #8
	char msg[20];
	uint8_t data[2];
	for(int i = 0; i < OV7670_REG_NUM; i++){ //for all rows of array, send an address and data frame corresponding to [i][0] and [i][1]
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	e037      	b.n	80023a8 <ov7_config+0x7c>
		data[0] = OV7670_reg[i][0]; 
 8002338:	4a1f      	ldr	r2, [pc, #124]	@ (80023b8 <ov7_config+0x8c>)
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8002340:	703b      	strb	r3, [r7, #0]
		data[1] = OV7670_reg[i][1];
 8002342:	4a1d      	ldr	r2, [pc, #116]	@ (80023b8 <ov7_config+0x8c>)
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	4413      	add	r3, r2
 800234a:	785b      	ldrb	r3, [r3, #1]
 800234c:	707b      	strb	r3, [r7, #1]
		HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, data, 2, 10000); //send address frame
 800234e:	463a      	mov	r2, r7
 8002350:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2302      	movs	r3, #2
 8002358:	2142      	movs	r1, #66	@ 0x42
 800235a:	4818      	ldr	r0, [pc, #96]	@ (80023bc <ov7_config+0x90>)
 800235c:	f004 f90a 	bl	8006574 <HAL_I2C_Master_Transmit>
 8002360:	4603      	mov	r3, r0
 8002362:	76fb      	strb	r3, [r7, #27]
		while(status != HAL_OK) {
 8002364:	e017      	b.n	8002396 <ov7_config+0x6a>
			 sprintf(msg, "Error hi\n");
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	4915      	ldr	r1, [pc, #84]	@ (80023c0 <ov7_config+0x94>)
 800236a:	4618      	mov	r0, r3
 800236c:	f00a f82e 	bl	800c3cc <siprintf>
       print_msg(msg);
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe fff4 	bl	8001360 <print_msg>
       HAL_Delay(1000);
 8002378:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800237c:	f001 f82c 	bl	80033d8 <HAL_Delay>
       status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, data, 2, 10000); 
 8002380:	463a      	mov	r2, r7
 8002382:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	2302      	movs	r3, #2
 800238a:	2142      	movs	r1, #66	@ 0x42
 800238c:	480b      	ldr	r0, [pc, #44]	@ (80023bc <ov7_config+0x90>)
 800238e:	f004 f8f1 	bl	8006574 <HAL_I2C_Master_Transmit>
 8002392:	4603      	mov	r3, r0
 8002394:	76fb      	strb	r3, [r7, #27]
		while(status != HAL_OK) {
 8002396:	7efb      	ldrb	r3, [r7, #27]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1e4      	bne.n	8002366 <ov7_config+0x3a>
    }
		HAL_Delay(10);
 800239c:	200a      	movs	r0, #10
 800239e:	f001 f81b 	bl	80033d8 <HAL_Delay>
	for(int i = 0; i < OV7670_REG_NUM; i++){ //for all rows of array, send an address and data frame corresponding to [i][0] and [i][1]
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3301      	adds	r3, #1
 80023a6:	61fb      	str	r3, [r7, #28]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	2b79      	cmp	r3, #121	@ 0x79
 80023ac:	ddc4      	ble.n	8002338 <ov7_config+0xc>
	}
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	3720      	adds	r7, #32
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	0800eff8 	.word	0x0800eff8
 80023bc:	200003d4 	.word	0x200003d4
 80023c0:	0800efa0 	.word	0x0800efa0

080023c4 <ov7670_read>:

uint8_t ov7670_read(uint8_t reg){
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b09e      	sub	sp, #120	@ 0x78
 80023c8:	af02      	add	r7, sp, #8
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
		char msg[100];
    // Transmit register
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, &reg, 1, 10000); 
 80023ce:	1dfa      	adds	r2, r7, #7
 80023d0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	2301      	movs	r3, #1
 80023d8:	2142      	movs	r1, #66	@ 0x42
 80023da:	481b      	ldr	r0, [pc, #108]	@ (8002448 <ov7670_read+0x84>)
 80023dc:	f004 f8ca 	bl	8006574 <HAL_I2C_Master_Transmit>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    while(status != HAL_OK) {
 80023e6:	e01a      	b.n	800241e <ov7670_read+0x5a>
			 sprintf(msg, "Error\n");
 80023e8:	f107 0308 	add.w	r3, r7, #8
 80023ec:	4917      	ldr	r1, [pc, #92]	@ (800244c <ov7670_read+0x88>)
 80023ee:	4618      	mov	r0, r3
 80023f0:	f009 ffec 	bl	800c3cc <siprintf>
       print_msg(msg);
 80023f4:	f107 0308 	add.w	r3, r7, #8
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe ffb1 	bl	8001360 <print_msg>
       HAL_Delay(1000);
 80023fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002402:	f000 ffe9 	bl	80033d8 <HAL_Delay>
       status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, &reg, 1, 10000); 
 8002406:	1dfa      	adds	r2, r7, #7
 8002408:	f242 7310 	movw	r3, #10000	@ 0x2710
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	2301      	movs	r3, #1
 8002410:	2142      	movs	r1, #66	@ 0x42
 8002412:	480d      	ldr	r0, [pc, #52]	@ (8002448 <ov7670_read+0x84>)
 8002414:	f004 f8ae 	bl	8006574 <HAL_I2C_Master_Transmit>
 8002418:	4603      	mov	r3, r0
 800241a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    while(status != HAL_OK) {
 800241e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1e0      	bne.n	80023e8 <ov7670_read+0x24>
    }
    // Read data
    HAL_I2C_Master_Receive(&hi2c2, (reADDR_OV7670), &data, 1, HAL_MAX_DELAY);
 8002426:	f107 026e 	add.w	r2, r7, #110	@ 0x6e
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	2301      	movs	r3, #1
 8002432:	2143      	movs	r1, #67	@ 0x43
 8002434:	4804      	ldr	r0, [pc, #16]	@ (8002448 <ov7670_read+0x84>)
 8002436:	f004 f99b 	bl	8006770 <HAL_I2C_Master_Receive>
    return data;
 800243a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
}
 800243e:	4618      	mov	r0, r3
 8002440:	3770      	adds	r7, #112	@ 0x70
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	200003d4 	.word	0x200003d4
 800244c:	0800efac 	.word	0x0800efac

08002450 <ov7670_snapshot>:




void ov7670_snapshot(uint16_t *buff){
 8002450:	b580      	push	{r7, lr}
 8002452:	b09c      	sub	sp, #112	@ 0x70
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  // Your code here
	char msg[100];
	HAL_StatusTypeDef status = HAL_DCMI_Start_DMA( &hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)snapshot_buff, BUFFER_SIZE/2); //SUS
 8002458:	4a0e      	ldr	r2, [pc, #56]	@ (8002494 <ov7670_snapshot+0x44>)
 800245a:	f243 03f0 	movw	r3, #12528	@ 0x30f0
 800245e:	2102      	movs	r1, #2
 8002460:	480d      	ldr	r0, [pc, #52]	@ (8002498 <ov7670_snapshot+0x48>)
 8002462:	f001 fd61 	bl	8003f28 <HAL_DCMI_Start_DMA>
 8002466:	4603      	mov	r3, r0
 8002468:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(status != HAL_OK) {
 800246c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <ov7670_snapshot+0x3a>
			 sprintf(msg, "Error DMA failed\n");
 8002474:	f107 0308 	add.w	r3, r7, #8
 8002478:	4908      	ldr	r1, [pc, #32]	@ (800249c <ov7670_snapshot+0x4c>)
 800247a:	4618      	mov	r0, r3
 800247c:	f009 ffa6 	bl	800c3cc <siprintf>
       print_msg(msg);
 8002480:	f107 0308 	add.w	r3, r7, #8
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe ff6b 	bl	8001360 <print_msg>
    }
}//goes back to main for waiting for interrupt
 800248a:	bf00      	nop
 800248c:	3770      	adds	r7, #112	@ 0x70
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000548 	.word	0x20000548
 8002498:	200002d0 	.word	0x200002d0
 800249c:	0800efb4 	.word	0x0800efb4

080024a0 <PCA9685_SetBit>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b088      	sub	sp, #32
 80024a4:	af04      	add	r7, sp, #16
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
 80024aa:	460b      	mov	r3, r1
 80024ac:	71bb      	strb	r3, [r7, #6]
 80024ae:	4613      	mov	r3, r2
 80024b0:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  // Read all 8 bits and set only one bit to 0/1 and write all 8 bits back
  HAL_I2C_Mem_Read(&hi2c1, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	230a      	movs	r3, #10
 80024b8:	9302      	str	r3, [sp, #8]
 80024ba:	2301      	movs	r3, #1
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	f107 030f 	add.w	r3, r7, #15
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	2301      	movs	r3, #1
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	4819      	ldr	r0, [pc, #100]	@ (8002530 <PCA9685_SetBit+0x90>)
 80024ca:	f004 fc7d 	bl	8006dc8 <HAL_I2C_Mem_Read>
  if (Value == 0) readValue &= ~(1 << Bit);
 80024ce:	797b      	ldrb	r3, [r7, #5]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10d      	bne.n	80024f0 <PCA9685_SetBit+0x50>
 80024d4:	79bb      	ldrb	r3, [r7, #6]
 80024d6:	2201      	movs	r2, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	b25b      	sxtb	r3, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	b25a      	sxtb	r2, r3
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	b25b      	sxtb	r3, r3
 80024e6:	4013      	ands	r3, r2
 80024e8:	b25b      	sxtb	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	73fb      	strb	r3, [r7, #15]
 80024ee:	e00a      	b.n	8002506 <PCA9685_SetBit+0x66>
  else readValue |= (1 << Bit);
 80024f0:	79bb      	ldrb	r3, [r7, #6]
 80024f2:	2201      	movs	r2, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	b25a      	sxtb	r2, r3
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	4313      	orrs	r3, r2
 8002500:	b25b      	sxtb	r3, r3
 8002502:	b2db      	uxtb	r3, r3
 8002504:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	b29a      	uxth	r2, r3
 800250a:	230a      	movs	r3, #10
 800250c:	9302      	str	r3, [sp, #8]
 800250e:	2301      	movs	r3, #1
 8002510:	9301      	str	r3, [sp, #4]
 8002512:	f107 030f 	add.w	r3, r7, #15
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	2301      	movs	r3, #1
 800251a:	2180      	movs	r1, #128	@ 0x80
 800251c:	4804      	ldr	r0, [pc, #16]	@ (8002530 <PCA9685_SetBit+0x90>)
 800251e:	f004 fb59 	bl	8006bd4 <HAL_I2C_Mem_Write>
  HAL_Delay(1);
 8002522:	2001      	movs	r0, #1
 8002524:	f000 ff58 	bl	80033d8 <HAL_Delay>
}
 8002528:	bf00      	nop
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000380 	.word	0x20000380

08002534 <PCA9685_SetPWMFrequency>:

void PCA9685_SetPWMFrequency(uint16_t frequency)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af04      	add	r7, sp, #16
 800253a:	4603      	mov	r3, r0
 800253c:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;
  if(frequency >= 1526) prescale = 0x03; // why?
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 8002544:	4293      	cmp	r3, r2
 8002546:	d902      	bls.n	800254e <PCA9685_SetPWMFrequency+0x1a>
 8002548:	2303      	movs	r3, #3
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e00c      	b.n	8002568 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24) prescale = 0xFF;
 800254e:	88fb      	ldrh	r3, [r7, #6]
 8002550:	2b18      	cmp	r3, #24
 8002552:	d802      	bhi.n	800255a <PCA9685_SetPWMFrequency+0x26>
 8002554:	23ff      	movs	r3, #255	@ 0xff
 8002556:	73fb      	strb	r3, [r7, #15]
 8002558:	e006      	b.n	8002568 <PCA9685_SetPWMFrequency+0x34>
  //  internal 25 MHz oscillator as in the datasheet page no 1/52
  else prescale = 25000000 / (4096 * frequency);
 800255a:	88fb      	ldrh	r3, [r7, #6]
 800255c:	031b      	lsls	r3, r3, #12
 800255e:	4a12      	ldr	r2, [pc, #72]	@ (80025a8 <PCA9685_SetPWMFrequency+0x74>)
 8002560:	fb92 f3f3 	sdiv	r3, r2, r3
 8002564:	b2db      	uxtb	r3, r3
 8002566:	73fb      	strb	r3, [r7, #15]
  // prescale changes 3 to 255 for 1526Hz to 24Hz as in the datasheet page no 1/52
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8002568:	2201      	movs	r2, #1
 800256a:	2104      	movs	r1, #4
 800256c:	2000      	movs	r0, #0
 800256e:	f7ff ff97 	bl	80024a0 <PCA9685_SetBit>
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, PCA9685_PRE_SCALE, 1, &prescale, 1, 10);
 8002572:	230a      	movs	r3, #10
 8002574:	9302      	str	r3, [sp, #8]
 8002576:	2301      	movs	r3, #1
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	f107 030f 	add.w	r3, r7, #15
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	2301      	movs	r3, #1
 8002582:	22fe      	movs	r2, #254	@ 0xfe
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	4809      	ldr	r0, [pc, #36]	@ (80025ac <PCA9685_SetPWMFrequency+0x78>)
 8002588:	f004 fb24 	bl	8006bd4 <HAL_I2C_Mem_Write>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 800258c:	2200      	movs	r2, #0
 800258e:	2104      	movs	r1, #4
 8002590:	2000      	movs	r0, #0
 8002592:	f7ff ff85 	bl	80024a0 <PCA9685_SetBit>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8002596:	2201      	movs	r2, #1
 8002598:	2107      	movs	r1, #7
 800259a:	2000      	movs	r0, #0
 800259c:	f7ff ff80 	bl	80024a0 <PCA9685_SetBit>
}
 80025a0:	bf00      	nop
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	017d7840 	.word	0x017d7840
 80025ac:	20000380 	.word	0x20000380

080025b0 <PCA9685_Init>:

void PCA9685_Init(uint16_t frequency)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
  PCA9685_SetPWMFrequency(frequency); // 50 Hz for servo
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ffb9 	bl	8002534 <PCA9685_SetPWMFrequency>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 80025c2:	2201      	movs	r2, #1
 80025c4:	2105      	movs	r1, #5
 80025c6:	2000      	movs	r0, #0
 80025c8:	f7ff ff6a 	bl	80024a0 <PCA9685_SetBit>
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <PCA9685_SetPWM>:

void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af04      	add	r7, sp, #16
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
 80025de:	460b      	mov	r3, r1
 80025e0:	80bb      	strh	r3, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	3306      	adds	r3, #6
 80025ee:	73fb      	strb	r3, [r7, #15]
  // See example 1 in the datasheet page no 18/52
  pwm[0] = OnTime & 0xFF;
 80025f0:	88bb      	ldrh	r3, [r7, #4]
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	723b      	strb	r3, [r7, #8]
  pwm[1] = OnTime>>8;
 80025f6:	88bb      	ldrh	r3, [r7, #4]
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	b2db      	uxtb	r3, r3
 8002604:	72bb      	strb	r3, [r7, #10]
  pwm[3] = OffTime>>8;
 8002606:	887b      	ldrh	r3, [r7, #2]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	b29b      	uxth	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	b29a      	uxth	r2, r3
 8002614:	230a      	movs	r3, #10
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	2304      	movs	r3, #4
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	f107 0308 	add.w	r3, r7, #8
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	2301      	movs	r3, #1
 8002624:	2180      	movs	r1, #128	@ 0x80
 8002626:	4803      	ldr	r0, [pc, #12]	@ (8002634 <PCA9685_SetPWM+0x60>)
 8002628:	f004 fad4 	bl	8006bd4 <HAL_I2C_Mem_Write>
}
 800262c:	bf00      	nop
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20000380 	.word	0x20000380

08002638 <setServoAngle>:
  Value = (205.0 + (Angle / 180.0) * (410.0 - 205.0));
  PCA9685_SetPWM(Channel, 0, (uint16_t)Value);
}

void setServoAngle(Servo* sv, float Angle)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	ed87 0a00 	vstr	s0, [r7]
  // this one is for the position
  float Value;
    if (Angle < 0) Angle = 0;
 8002644:	edd7 7a00 	vldr	s15, [r7]
 8002648:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	d502      	bpl.n	8002658 <setServoAngle+0x20>
 8002652:	f04f 0300 	mov.w	r3, #0
 8002656:	603b      	str	r3, [r7, #0]
    if (Angle > 180) Angle = 180;
 8002658:	edd7 7a00 	vldr	s15, [r7]
 800265c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80026f8 <setServoAngle+0xc0>
 8002660:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002668:	dd01      	ble.n	800266e <setServoAngle+0x36>
 800266a:	4b24      	ldr	r3, [pc, #144]	@ (80026fc <setServoAngle+0xc4>)
 800266c:	603b      	str	r3, [r7, #0]

    float Rev_Angle = 180 - Angle; //in order to make positive values forward and negative values backwards ;)
 800266e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80026f8 <setServoAngle+0xc0>
 8002672:	edd7 7a00 	vldr	s15, [r7]
 8002676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800267a:	edc7 7a03 	vstr	s15, [r7, #12]

  Value = (Rev_Angle * (511.9 - 102.4) / 180.0) + 102.4;
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f7fd ffe2 	bl	8000648 <__aeabi_f2d>
 8002684:	a318      	add	r3, pc, #96	@ (adr r3, 80026e8 <setServoAngle+0xb0>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	f7fe f835 	bl	80006f8 <__aeabi_dmul>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <setServoAngle+0xc8>)
 800269c:	f7fe f956 	bl	800094c <__aeabi_ddiv>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4610      	mov	r0, r2
 80026a6:	4619      	mov	r1, r3
 80026a8:	a311      	add	r3, pc, #68	@ (adr r3, 80026f0 <setServoAngle+0xb8>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f7fd fe6d 	bl	800038c <__adddf3>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe faf5 	bl	8000ca8 <__aeabi_d2f>
 80026be:	4603      	mov	r3, r0
 80026c0:	60bb      	str	r3, [r7, #8]
  PCA9685_SetPWM(sv->Channel, 0, (uint16_t)Value);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	7a1b      	ldrb	r3, [r3, #8]
 80026c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80026ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ce:	ee17 2a90 	vmov	r2, s15
 80026d2:	b292      	uxth	r2, r2
 80026d4:	2100      	movs	r1, #0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff7c 	bl	80025d4 <PCA9685_SetPWM>
}
 80026dc:	bf00      	nop
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	f3af 8000 	nop.w
 80026e8:	00000000 	.word	0x00000000
 80026ec:	40799800 	.word	0x40799800
 80026f0:	9999999a 	.word	0x9999999a
 80026f4:	40599999 	.word	0x40599999
 80026f8:	43340000 	.word	0x43340000
 80026fc:	43340000 	.word	0x43340000
 8002700:	40668000 	.word	0x40668000
 8002704:	00000000 	.word	0x00000000

08002708 <sv_moveDistance>:
  sv->homeAngle = homeAngle;
  setServoAngle(sv, homeAngle);
}

//pass in the current Angle of the servo, and modify that value by its angle equivalent of the distance 
void sv_moveDistance(Servo* sv, float distance_cm) {
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	ed87 0a00 	vstr	s0, [r7]

  //theoretically we have around 2.8cm per 180 deg
  //experimentally we have around 2.52cm per 180 deg. 

    float delta_angle = distance_cm / 0.01544; // (0.014)
 8002714:	6838      	ldr	r0, [r7, #0]
 8002716:	f7fd ff97 	bl	8000648 <__aeabi_f2d>
 800271a:	a323      	add	r3, pc, #140	@ (adr r3, 80027a8 <sv_moveDistance+0xa0>)
 800271c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002720:	f7fe f914 	bl	800094c <__aeabi_ddiv>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	f7fe fabc 	bl	8000ca8 <__aeabi_d2f>
 8002730:	4603      	mov	r3, r0
 8002732:	60fb      	str	r3, [r7, #12]


    
    if(delta_angle + sv->currAngle > 0 && delta_angle + sv->currAngle <= 180){
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	ed93 7a00 	vldr	s14, [r3]
 800273a:	edd7 7a03 	vldr	s15, [r7, #12]
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274a:	dd18      	ble.n	800277e <sv_moveDistance+0x76>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	ed93 7a00 	vldr	s14, [r3]
 8002752:	edd7 7a03 	vldr	s15, [r7, #12]
 8002756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80027a0 <sv_moveDistance+0x98>
 800275e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	d80a      	bhi.n	800277e <sv_moveDistance+0x76>
      sv->currAngle += delta_angle;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	ed93 7a00 	vldr	s14, [r3]
 800276e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	edc3 7a00 	vstr	s15, [r3]
 800277c:	e003      	b.n	8002786 <sv_moveDistance+0x7e>
    }else{
      //print_msg("Angle change request exceeded bounds");
      HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800277e:	2101      	movs	r1, #1
 8002780:	4808      	ldr	r0, [pc, #32]	@ (80027a4 <sv_moveDistance+0x9c>)
 8002782:	f003 fd74 	bl	800626e <HAL_GPIO_TogglePin>

    }

    setServoAngle(sv, sv->currAngle);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	eeb0 0a67 	vmov.f32	s0, s15
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff ff51 	bl	8002638 <setServoAngle>
  
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	43340000 	.word	0x43340000
 80027a4:	40020400 	.word	0x40020400
 80027a8:	b866e43b 	.word	0xb866e43b
 80027ac:	3f8f9f01 	.word	0x3f8f9f01

080027b0 <stp_Step>:

#include "steppermotors.h"
#include "stdlib.h"


void stp_Step(Stepper* motor, int step) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
   switch(step % 4) {
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	425a      	negs	r2, r3
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	f002 0203 	and.w	r2, r2, #3
 80027c6:	bf58      	it	pl
 80027c8:	4253      	negpl	r3, r2
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d86e      	bhi.n	80028ac <stp_Step+0xfc>
 80027ce:	a201      	add	r2, pc, #4	@ (adr r2, 80027d4 <stp_Step+0x24>)
 80027d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d4:	080027e5 	.word	0x080027e5
 80027d8:	08002817 	.word	0x08002817
 80027dc:	08002849 	.word	0x08002849
 80027e0:	0800287b 	.word	0x0800287b
       case 0:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_SET);
 80027e4:	2201      	movs	r2, #1
 80027e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ea:	4832      	ldr	r0, [pc, #200]	@ (80028b4 <stp_Step+0x104>)
 80027ec:	f003 fd26 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 80027f0:	2200      	movs	r2, #0
 80027f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027f6:	482f      	ldr	r0, [pc, #188]	@ (80028b4 <stp_Step+0x104>)
 80027f8:	f003 fd20 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_SET);
 80027fc:	2201      	movs	r2, #1
 80027fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002802:	482c      	ldr	r0, [pc, #176]	@ (80028b4 <stp_Step+0x104>)
 8002804:	f003 fd1a 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 8002808:	2200      	movs	r2, #0
 800280a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800280e:	4829      	ldr	r0, [pc, #164]	@ (80028b4 <stp_Step+0x104>)
 8002810:	f003 fd14 	bl	800623c <HAL_GPIO_WritePin>
           break;
 8002814:	e04a      	b.n	80028ac <stp_Step+0xfc>
       case 1:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 8002816:	2200      	movs	r2, #0
 8002818:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800281c:	4825      	ldr	r0, [pc, #148]	@ (80028b4 <stp_Step+0x104>)
 800281e:	f003 fd0d 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_SET);
 8002822:	2201      	movs	r2, #1
 8002824:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002828:	4822      	ldr	r0, [pc, #136]	@ (80028b4 <stp_Step+0x104>)
 800282a:	f003 fd07 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_SET);
 800282e:	2201      	movs	r2, #1
 8002830:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002834:	481f      	ldr	r0, [pc, #124]	@ (80028b4 <stp_Step+0x104>)
 8002836:	f003 fd01 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 800283a:	2200      	movs	r2, #0
 800283c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002840:	481c      	ldr	r0, [pc, #112]	@ (80028b4 <stp_Step+0x104>)
 8002842:	f003 fcfb 	bl	800623c <HAL_GPIO_WritePin>
           break;
 8002846:	e031      	b.n	80028ac <stp_Step+0xfc>
       case 2:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 8002848:	2200      	movs	r2, #0
 800284a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800284e:	4819      	ldr	r0, [pc, #100]	@ (80028b4 <stp_Step+0x104>)
 8002850:	f003 fcf4 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_SET);
 8002854:	2201      	movs	r2, #1
 8002856:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800285a:	4816      	ldr	r0, [pc, #88]	@ (80028b4 <stp_Step+0x104>)
 800285c:	f003 fcee 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 8002860:	2200      	movs	r2, #0
 8002862:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002866:	4813      	ldr	r0, [pc, #76]	@ (80028b4 <stp_Step+0x104>)
 8002868:	f003 fce8 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_SET);
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002872:	4810      	ldr	r0, [pc, #64]	@ (80028b4 <stp_Step+0x104>)
 8002874:	f003 fce2 	bl	800623c <HAL_GPIO_WritePin>
           break;
 8002878:	e018      	b.n	80028ac <stp_Step+0xfc>
       case 3:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_SET);
 800287a:	2201      	movs	r2, #1
 800287c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002880:	480c      	ldr	r0, [pc, #48]	@ (80028b4 <stp_Step+0x104>)
 8002882:	f003 fcdb 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 8002886:	2200      	movs	r2, #0
 8002888:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800288c:	4809      	ldr	r0, [pc, #36]	@ (80028b4 <stp_Step+0x104>)
 800288e:	f003 fcd5 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 8002892:	2200      	movs	r2, #0
 8002894:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002898:	4806      	ldr	r0, [pc, #24]	@ (80028b4 <stp_Step+0x104>)
 800289a:	f003 fccf 	bl	800623c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_SET);
 800289e:	2201      	movs	r2, #1
 80028a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028a4:	4803      	ldr	r0, [pc, #12]	@ (80028b4 <stp_Step+0x104>)
 80028a6:	f003 fcc9 	bl	800623c <HAL_GPIO_WritePin>
           break;
 80028aa:	bf00      	nop
   }
}
 80028ac:	bf00      	nop
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40021400 	.word	0x40021400

080028b8 <stp_Stop>:


void stp_Stop(Stepper* motor) {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 80028c0:	2200      	movs	r2, #0
 80028c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80028c6:	480c      	ldr	r0, [pc, #48]	@ (80028f8 <stp_Stop+0x40>)
 80028c8:	f003 fcb8 	bl	800623c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 80028cc:	2200      	movs	r2, #0
 80028ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028d2:	4809      	ldr	r0, [pc, #36]	@ (80028f8 <stp_Stop+0x40>)
 80028d4:	f003 fcb2 	bl	800623c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 80028d8:	2200      	movs	r2, #0
 80028da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80028de:	4806      	ldr	r0, [pc, #24]	@ (80028f8 <stp_Stop+0x40>)
 80028e0:	f003 fcac 	bl	800623c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028ea:	4803      	ldr	r0, [pc, #12]	@ (80028f8 <stp_Stop+0x40>)
 80028ec:	f003 fca6 	bl	800623c <HAL_GPIO_WritePin>

}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021400 	.word	0x40021400

080028fc <stp_Move>:

void stp_Move(Stepper* motor, int steps, int delay) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
   int direction = (steps > 0) ? 1 : -1; // Determine direction
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	dd01      	ble.n	8002912 <stp_Move+0x16>
 800290e:	2301      	movs	r3, #1
 8002910:	e001      	b.n	8002916 <stp_Move+0x1a>
 8002912:	f04f 33ff 	mov.w	r3, #4294967295
 8002916:	61bb      	str	r3, [r7, #24]
   int stepCount = abs(steps);  // Get absolute step count
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b00      	cmp	r3, #0
 800291c:	bfb8      	it	lt
 800291e:	425b      	neglt	r3, r3
 8002920:	617b      	str	r3, [r7, #20]

   for (int i = 0; i < stepCount; i++) {
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
 8002926:	e021      	b.n	800296c <stp_Move+0x70>
       int stepIndex = (direction > 0) ? (i % 4) : (3 - (i % 4));
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	dd08      	ble.n	8002940 <stp_Move+0x44>
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	425a      	negs	r2, r3
 8002932:	f003 0303 	and.w	r3, r3, #3
 8002936:	f002 0203 	and.w	r2, r2, #3
 800293a:	bf58      	it	pl
 800293c:	4253      	negpl	r3, r2
 800293e:	e009      	b.n	8002954 <stp_Move+0x58>
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	425a      	negs	r2, r3
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	f002 0203 	and.w	r2, r2, #3
 800294c:	bf58      	it	pl
 800294e:	4253      	negpl	r3, r2
 8002950:	f1c3 0303 	rsb	r3, r3, #3
 8002954:	613b      	str	r3, [r7, #16]
       stp_Step(motor, stepIndex);
 8002956:	6939      	ldr	r1, [r7, #16]
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f7ff ff29 	bl	80027b0 <stp_Step>
       HAL_Delay(delay); // Speed control
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4618      	mov	r0, r3
 8002962:	f000 fd39 	bl	80033d8 <HAL_Delay>
   for (int i = 0; i < stepCount; i++) {
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3301      	adds	r3, #1
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	429a      	cmp	r2, r3
 8002972:	dbd9      	blt.n	8002928 <stp_Move+0x2c>
   }
   stp_Stop(motor);
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f7ff ff9f 	bl	80028b8 <stp_Stop>
}
 800297a:	bf00      	nop
 800297c:	3720      	adds	r7, #32
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <stp_moveDistance>:

void stp_moveDistance(Stepper* motor, float distance_cm){
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	ed87 0a00 	vstr	s0, [r7]
	int sign = 1;
 8002990:	2301      	movs	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
    if(distance_cm < 0.0){
 8002994:	edd7 7a00 	vldr	s15, [r7]
 8002998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	d502      	bpl.n	80029a8 <stp_moveDistance+0x24>
        sign = -1;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295
 80029a6:	60fb      	str	r3, [r7, #12]
        // flashLED(LD3_GPIO_Port, LD3_Pin, 500, 10);
    }
    
   int convertedSteps = sign * abs(distance_cm * NEMA_DISTANCE_TO_STEPS);
 80029a8:	edd7 7a00 	vldr	s15, [r7]
 80029ac:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80029e0 <stp_moveDistance+0x5c>
 80029b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029b8:	ee17 3a90 	vmov	r3, s15
 80029bc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80029c0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	fb02 f303 	mul.w	r3, r2, r3
 80029ca:	60bb      	str	r3, [r7, #8]
   stp_Move(motor, convertedSteps, 5);
 80029cc:	2205      	movs	r2, #5
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff93 	bl	80028fc <stp_Move>
}
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	42440000 	.word	0x42440000

080029e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	607b      	str	r3, [r7, #4]
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <HAL_MspInit+0x4c>)
 80029f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002a30 <HAL_MspInit+0x4c>)
 80029f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002a30 <HAL_MspInit+0x4c>)
 80029fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a02:	607b      	str	r3, [r7, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	603b      	str	r3, [r7, #0]
 8002a0a:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <HAL_MspInit+0x4c>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	4a08      	ldr	r2, [pc, #32]	@ (8002a30 <HAL_MspInit+0x4c>)
 8002a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <HAL_MspInit+0x4c>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	40023800 	.word	0x40023800

08002a34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	@ 0x28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a2f      	ldr	r2, [pc, #188]	@ (8002b10 <HAL_ADC_MspInit+0xdc>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d158      	bne.n	8002b08 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a66:	4b2b      	ldr	r3, [pc, #172]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	4b27      	ldr	r3, [pc, #156]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	4a26      	ldr	r2, [pc, #152]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a82:	4b24      	ldr	r3, [pc, #144]	@ (8002b14 <HAL_ADC_MspInit+0xe0>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a92:	2303      	movs	r3, #3
 8002a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	481d      	ldr	r0, [pc, #116]	@ (8002b18 <HAL_ADC_MspInit+0xe4>)
 8002aa2:	f003 fa37 	bl	8005f14 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b20 <HAL_ADC_MspInit+0xec>)
 8002aaa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002aac:	4b1b      	ldr	r3, [pc, #108]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002abe:	4b17      	ldr	r3, [pc, #92]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ac0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ac4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ac6:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ac8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002acc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ace:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ad0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ad4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ad6:	4b11      	ldr	r3, [pc, #68]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ad8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002adc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002ade:	4b0f      	ldr	r3, [pc, #60]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ae0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ae4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002aec:	480b      	ldr	r0, [pc, #44]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002aee:	f001 fc87 	bl	8004400 <HAL_DMA_Init>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002af8:	f7ff f824 	bl	8001b44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a07      	ldr	r2, [pc, #28]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002b00:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b02:	4a06      	ldr	r2, [pc, #24]	@ (8002b1c <HAL_ADC_MspInit+0xe8>)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b08:	bf00      	nop
 8002b0a:	3728      	adds	r7, #40	@ 0x28
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40012000 	.word	0x40012000
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	20000270 	.word	0x20000270
 8002b20:	40026410 	.word	0x40026410

08002b24 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08e      	sub	sp, #56	@ 0x38
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	605a      	str	r2, [r3, #4]
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	60da      	str	r2, [r3, #12]
 8002b3a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a78      	ldr	r2, [pc, #480]	@ (8002d24 <HAL_DCMI_MspInit+0x200>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	f040 80e9 	bne.w	8002d1a <HAL_DCMI_MspInit+0x1f6>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002b48:	2300      	movs	r3, #0
 8002b4a:	623b      	str	r3, [r7, #32]
 8002b4c:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b50:	4a75      	ldr	r2, [pc, #468]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b52:	f043 0301 	orr.w	r3, r3, #1
 8002b56:	6353      	str	r3, [r2, #52]	@ 0x34
 8002b58:	4b73      	ldr	r3, [pc, #460]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	623b      	str	r3, [r7, #32]
 8002b62:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b64:	2300      	movs	r3, #0
 8002b66:	61fb      	str	r3, [r7, #28]
 8002b68:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b6e:	f043 0310 	orr.w	r3, r3, #16
 8002b72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b74:	4b6c      	ldr	r3, [pc, #432]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b78:	f003 0310 	and.w	r3, r3, #16
 8002b7c:	61fb      	str	r3, [r7, #28]
 8002b7e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b80:	2300      	movs	r3, #0
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	4b68      	ldr	r3, [pc, #416]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	4a67      	ldr	r2, [pc, #412]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b90:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	61bb      	str	r3, [r7, #24]
 8002b9a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	4b61      	ldr	r3, [pc, #388]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba4:	4a60      	ldr	r2, [pc, #384]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bac:	4b5e      	ldr	r3, [pc, #376]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bb8:	2300      	movs	r3, #0
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc0:	4a59      	ldr	r2, [pc, #356]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bc2:	f043 0308 	orr.w	r3, r3, #8
 8002bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bc8:	4b57      	ldr	r3, [pc, #348]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bcc:	f003 0308 	and.w	r3, r3, #8
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bdc:	4a52      	ldr	r2, [pc, #328]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002be2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be4:	4b50      	ldr	r3, [pc, #320]	@ (8002d28 <HAL_DCMI_MspInit+0x204>)
 8002be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PD3     ------> DCMI_D5
    PG9     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002bf0:	2370      	movs	r3, #112	@ 0x70
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c00:	230d      	movs	r3, #13
 8002c02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4848      	ldr	r0, [pc, #288]	@ (8002d2c <HAL_DCMI_MspInit+0x208>)
 8002c0c:	f003 f982 	bl	8005f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002c10:	2350      	movs	r3, #80	@ 0x50
 8002c12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c14:	2302      	movs	r3, #2
 8002c16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c20:	230d      	movs	r3, #13
 8002c22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4841      	ldr	r0, [pc, #260]	@ (8002d30 <HAL_DCMI_MspInit+0x20c>)
 8002c2c:	f003 f972 	bl	8005f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002c30:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002c34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c42:	230d      	movs	r3, #13
 8002c44:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4839      	ldr	r0, [pc, #228]	@ (8002d34 <HAL_DCMI_MspInit+0x210>)
 8002c4e:	f003 f961 	bl	8005f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c52:	2308      	movs	r3, #8
 8002c54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c56:	2302      	movs	r3, #2
 8002c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c62:	230d      	movs	r3, #13
 8002c64:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4832      	ldr	r0, [pc, #200]	@ (8002d38 <HAL_DCMI_MspInit+0x214>)
 8002c6e:	f003 f951 	bl	8005f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c80:	2300      	movs	r3, #0
 8002c82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c84:	230d      	movs	r3, #13
 8002c86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	482b      	ldr	r0, [pc, #172]	@ (8002d3c <HAL_DCMI_MspInit+0x218>)
 8002c90:	f003 f940 	bl	8005f14 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8002c94:	4b2a      	ldr	r3, [pc, #168]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002c96:	4a2b      	ldr	r2, [pc, #172]	@ (8002d44 <HAL_DCMI_MspInit+0x220>)
 8002c98:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8002c9a:	4b29      	ldr	r3, [pc, #164]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002c9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ca0:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ca2:	4b27      	ldr	r3, [pc, #156]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ca8:	4b25      	ldr	r3, [pc, #148]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8002cae:	4b24      	ldr	r3, [pc, #144]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cb4:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002cb6:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002cbc:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002cbe:	4b20      	ldr	r3, [pc, #128]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cc0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002cc4:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8002cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ccc:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 8002cce:	4b1c      	ldr	r3, [pc, #112]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cd0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002cd4:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cd8:	2204      	movs	r2, #4
 8002cda:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002cdc:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cde:	2203      	movs	r2, #3
 8002ce0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8002ce2:	4b17      	ldr	r3, [pc, #92]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002ce8:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8002cee:	4814      	ldr	r0, [pc, #80]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002cf0:	f001 fb86 	bl	8004400 <HAL_DMA_Init>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_DCMI_MspInit+0x1da>
    {
      Error_Handler();
 8002cfa:	f7fe ff23 	bl	8001b44 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a0f      	ldr	r2, [pc, #60]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002d02:	649a      	str	r2, [r3, #72]	@ 0x48
 8002d04:	4a0e      	ldr	r2, [pc, #56]	@ (8002d40 <HAL_DCMI_MspInit+0x21c>)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	204e      	movs	r0, #78	@ 0x4e
 8002d10:	f001 f8d3 	bl	8003eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8002d14:	204e      	movs	r0, #78	@ 0x4e
 8002d16:	f001 f8ec 	bl	8003ef2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DCMI_MspInit 1 */

  }

}
 8002d1a:	bf00      	nop
 8002d1c:	3738      	adds	r7, #56	@ 0x38
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	50050000 	.word	0x50050000
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40020000 	.word	0x40020000
 8002d34:	40020800 	.word	0x40020800
 8002d38:	40020c00 	.word	0x40020c00
 8002d3c:	40021800 	.word	0x40021800
 8002d40:	20000320 	.word	0x20000320
 8002d44:	40026428 	.word	0x40026428

08002d48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08c      	sub	sp, #48	@ 0x30
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d50:	f107 031c 	add.w	r3, r7, #28
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a32      	ldr	r2, [pc, #200]	@ (8002e30 <HAL_I2C_MspInit+0xe8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d12d      	bne.n	8002dc6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61bb      	str	r3, [r7, #24]
 8002d6e:	4b31      	ldr	r3, [pc, #196]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	4a30      	ldr	r2, [pc, #192]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002d74:	f043 0302 	orr.w	r3, r3, #2
 8002d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002d86:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d8c:	2312      	movs	r3, #18
 8002d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d94:	2303      	movs	r3, #3
 8002d96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d98:	2304      	movs	r3, #4
 8002d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 031c 	add.w	r3, r7, #28
 8002da0:	4619      	mov	r1, r3
 8002da2:	4825      	ldr	r0, [pc, #148]	@ (8002e38 <HAL_I2C_MspInit+0xf0>)
 8002da4:	f003 f8b6 	bl	8005f14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	4a20      	ldr	r2, [pc, #128]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002db2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002db6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002dc4:	e030      	b.n	8002e28 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1c      	ldr	r2, [pc, #112]	@ (8002e3c <HAL_I2C_MspInit+0xf4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d12b      	bne.n	8002e28 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	613b      	str	r3, [r7, #16]
 8002dd4:	4b17      	ldr	r3, [pc, #92]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	4a16      	ldr	r2, [pc, #88]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002dda:	f043 0320 	orr.w	r3, r3, #32
 8002dde:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de0:	4b14      	ldr	r3, [pc, #80]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de4:	f003 0320 	and.w	r3, r3, #32
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002dec:	2303      	movs	r3, #3
 8002dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002df0:	2312      	movs	r3, #18
 8002df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002df4:	2301      	movs	r3, #1
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002dfc:	2304      	movs	r3, #4
 8002dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e00:	f107 031c 	add.w	r3, r7, #28
 8002e04:	4619      	mov	r1, r3
 8002e06:	480e      	ldr	r0, [pc, #56]	@ (8002e40 <HAL_I2C_MspInit+0xf8>)
 8002e08:	f003 f884 	bl	8005f14 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002e16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1c:	4b05      	ldr	r3, [pc, #20]	@ (8002e34 <HAL_I2C_MspInit+0xec>)
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	68fb      	ldr	r3, [r7, #12]
}
 8002e28:	bf00      	nop
 8002e2a:	3730      	adds	r7, #48	@ 0x30
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40005400 	.word	0x40005400
 8002e34:	40023800 	.word	0x40023800
 8002e38:	40020400 	.word	0x40020400
 8002e3c:	40005800 	.word	0x40005800
 8002e40:	40021400 	.word	0x40021400

08002e44 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a0b      	ldr	r2, [pc, #44]	@ (8002e80 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d10d      	bne.n	8002e72 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e84 <HAL_TIM_PWM_MspInit+0x40>)
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	4a09      	ldr	r2, [pc, #36]	@ (8002e84 <HAL_TIM_PWM_MspInit+0x40>)
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e66:	4b07      	ldr	r3, [pc, #28]	@ (8002e84 <HAL_TIM_PWM_MspInit+0x40>)
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	40010000 	.word	0x40010000
 8002e84:	40023800 	.word	0x40023800

08002e88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e98:	d10e      	bne.n	8002eb8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	4b16      	ldr	r3, [pc, #88]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	4a15      	ldr	r2, [pc, #84]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eaa:	4b13      	ldr	r3, [pc, #76]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002eb6:	e01a      	b.n	8002eee <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8002efc <HAL_TIM_Base_MspInit+0x74>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d115      	bne.n	8002eee <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	4a0b      	ldr	r2, [pc, #44]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002ecc:	f043 0310 	orr.w	r3, r3, #16
 8002ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ed2:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <HAL_TIM_Base_MspInit+0x70>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	f003 0310 	and.w	r3, r3, #16
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	2036      	movs	r0, #54	@ 0x36
 8002ee4:	f000 ffe9 	bl	8003eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ee8:	2036      	movs	r0, #54	@ 0x36
 8002eea:	f001 f802 	bl	8003ef2 <HAL_NVIC_EnableIRQ>
}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40001000 	.word	0x40001000

08002f00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 030c 	add.w	r3, r7, #12
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a12      	ldr	r2, [pc, #72]	@ (8002f68 <HAL_TIM_MspPostInit+0x68>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d11e      	bne.n	8002f60 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	4b11      	ldr	r3, [pc, #68]	@ (8002f6c <HAL_TIM_MspPostInit+0x6c>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	4a10      	ldr	r2, [pc, #64]	@ (8002f6c <HAL_TIM_MspPostInit+0x6c>)
 8002f2c:	f043 0310 	orr.w	r3, r3, #16
 8002f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f32:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <HAL_TIM_MspPostInit+0x6c>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f50:	2301      	movs	r3, #1
 8002f52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f54:	f107 030c 	add.w	r3, r7, #12
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4805      	ldr	r0, [pc, #20]	@ (8002f70 <HAL_TIM_MspPostInit+0x70>)
 8002f5c:	f002 ffda 	bl	8005f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f60:	bf00      	nop
 8002f62:	3720      	adds	r7, #32
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40010000 	.word	0x40010000
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	40021000 	.word	0x40021000

08002f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08a      	sub	sp, #40	@ 0x28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	60da      	str	r2, [r3, #12]
 8002f8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1d      	ldr	r2, [pc, #116]	@ (8003008 <HAL_UART_MspInit+0x94>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d134      	bne.n	8003000 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002fa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fa6:	4b19      	ldr	r3, [pc, #100]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002faa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fae:	613b      	str	r3, [r7, #16]
 8002fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	4a14      	ldr	r2, [pc, #80]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002fbc:	f043 0308 	orr.w	r3, r3, #8
 8002fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc2:	4b12      	ldr	r3, [pc, #72]	@ (800300c <HAL_UART_MspInit+0x98>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002fce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fe0:	2307      	movs	r3, #7
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4809      	ldr	r0, [pc, #36]	@ (8003010 <HAL_UART_MspInit+0x9c>)
 8002fec:	f002 ff92 	bl	8005f14 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	2027      	movs	r0, #39	@ 0x27
 8002ff6:	f000 ff60 	bl	8003eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ffa:	2027      	movs	r0, #39	@ 0x27
 8002ffc:	f000 ff79 	bl	8003ef2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003000:	bf00      	nop
 8003002:	3728      	adds	r7, #40	@ 0x28
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40004800 	.word	0x40004800
 800300c:	40023800 	.word	0x40023800
 8003010:	40020c00 	.word	0x40020c00

08003014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003018:	bf00      	nop
 800301a:	e7fd      	b.n	8003018 <NMI_Handler+0x4>

0800301c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003020:	bf00      	nop
 8003022:	e7fd      	b.n	8003020 <HardFault_Handler+0x4>

08003024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003028:	bf00      	nop
 800302a:	e7fd      	b.n	8003028 <MemManage_Handler+0x4>

0800302c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <BusFault_Handler+0x4>

08003034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003038:	bf00      	nop
 800303a:	e7fd      	b.n	8003038 <UsageFault_Handler+0x4>

0800303c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800306a:	f000 f995 	bl	8003398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
	...

08003074 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003078:	4802      	ldr	r0, [pc, #8]	@ (8003084 <USART3_IRQHandler+0x10>)
 800307a:	f006 fd63 	bl	8009b44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000500 	.word	0x20000500

08003088 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800308c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003090:	f003 f908 	bl	80062a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003094:	bf00      	nop
 8003096:	bd80      	pop	{r7, pc}

08003098 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800309c:	4802      	ldr	r0, [pc, #8]	@ (80030a8 <TIM6_DAC_IRQHandler+0x10>)
 800309e:	f005 fda7 	bl	8008bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200004b8 	.word	0x200004b8

080030ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030b0:	4802      	ldr	r0, [pc, #8]	@ (80030bc <DMA2_Stream0_IRQHandler+0x10>)
 80030b2:	f001 fb3d 	bl	8004730 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000270 	.word	0x20000270

080030c0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
	
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 80030c4:	4803      	ldr	r0, [pc, #12]	@ (80030d4 <DMA2_Stream1_IRQHandler+0x14>)
 80030c6:	f001 fb33 	bl	8004730 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
	dma_flag = 1;
 80030ca:	4b03      	ldr	r3, [pc, #12]	@ (80030d8 <DMA2_Stream1_IRQHandler+0x18>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20000320 	.word	0x20000320
 80030d8:	2000c908 	.word	0x2000c908

080030dc <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 80030e0:	4802      	ldr	r0, [pc, #8]	@ (80030ec <DCMI_IRQHandler+0x10>)
 80030e2:	f000 ffc1 	bl	8004068 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	200002d0 	.word	0x200002d0

080030f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  return 1;
 80030f4:	2301      	movs	r3, #1
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <_kill>:

int _kill(int pid, int sig)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800310a:	f009 fa25 	bl	800c558 <__errno>
 800310e:	4603      	mov	r3, r0
 8003110:	2216      	movs	r2, #22
 8003112:	601a      	str	r2, [r3, #0]
  return -1;
 8003114:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003118:	4618      	mov	r0, r3
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <_exit>:

void _exit (int status)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003128:	f04f 31ff 	mov.w	r1, #4294967295
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7ff ffe7 	bl	8003100 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003132:	bf00      	nop
 8003134:	e7fd      	b.n	8003132 <_exit+0x12>

08003136 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	e00a      	b.n	800315e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003148:	f3af 8000 	nop.w
 800314c:	4601      	mov	r1, r0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	60ba      	str	r2, [r7, #8]
 8003154:	b2ca      	uxtb	r2, r1
 8003156:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	3301      	adds	r3, #1
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	429a      	cmp	r2, r3
 8003164:	dbf0      	blt.n	8003148 <_read+0x12>
  }

  return len;
 8003166:	687b      	ldr	r3, [r7, #4]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	e009      	b.n	8003196 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	60ba      	str	r2, [r7, #8]
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	3301      	adds	r3, #1
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	429a      	cmp	r2, r3
 800319c:	dbf1      	blt.n	8003182 <_write+0x12>
  }
  return len;
 800319e:	687b      	ldr	r3, [r7, #4]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <_close>:

int _close(int file)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031d0:	605a      	str	r2, [r3, #4]
  return 0;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <_isatty>:

int _isatty(int file)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031e8:	2301      	movs	r3, #1
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b085      	sub	sp, #20
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	60f8      	str	r0, [r7, #12]
 80031fe:	60b9      	str	r1, [r7, #8]
 8003200:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003218:	4a14      	ldr	r2, [pc, #80]	@ (800326c <_sbrk+0x5c>)
 800321a:	4b15      	ldr	r3, [pc, #84]	@ (8003270 <_sbrk+0x60>)
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003224:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <_sbrk+0x64>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d102      	bne.n	8003232 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800322c:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <_sbrk+0x64>)
 800322e:	4a12      	ldr	r2, [pc, #72]	@ (8003278 <_sbrk+0x68>)
 8003230:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003232:	4b10      	ldr	r3, [pc, #64]	@ (8003274 <_sbrk+0x64>)
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4413      	add	r3, r2
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	429a      	cmp	r2, r3
 800323e:	d207      	bcs.n	8003250 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003240:	f009 f98a 	bl	800c558 <__errno>
 8003244:	4603      	mov	r3, r0
 8003246:	220c      	movs	r2, #12
 8003248:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800324a:	f04f 33ff 	mov.w	r3, #4294967295
 800324e:	e009      	b.n	8003264 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003250:	4b08      	ldr	r3, [pc, #32]	@ (8003274 <_sbrk+0x64>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003256:	4b07      	ldr	r3, [pc, #28]	@ (8003274 <_sbrk+0x64>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4413      	add	r3, r2
 800325e:	4a05      	ldr	r2, [pc, #20]	@ (8003274 <_sbrk+0x64>)
 8003260:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003262:	68fb      	ldr	r3, [r7, #12]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20020000 	.word	0x20020000
 8003270:	00000400 	.word	0x00000400
 8003274:	20011964 	.word	0x20011964
 8003278:	20011ab8 	.word	0x20011ab8

0800327c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003280:	4b06      	ldr	r3, [pc, #24]	@ (800329c <SystemInit+0x20>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003286:	4a05      	ldr	r2, [pc, #20]	@ (800329c <SystemInit+0x20>)
 8003288:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800328c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	e000ed00 	.word	0xe000ed00

080032a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80032a4:	f7ff ffea 	bl	800327c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032a8:	480c      	ldr	r0, [pc, #48]	@ (80032dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032aa:	490d      	ldr	r1, [pc, #52]	@ (80032e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032ac:	4a0d      	ldr	r2, [pc, #52]	@ (80032e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032b0:	e002      	b.n	80032b8 <LoopCopyDataInit>

080032b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032b6:	3304      	adds	r3, #4

080032b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032bc:	d3f9      	bcc.n	80032b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032be:	4a0a      	ldr	r2, [pc, #40]	@ (80032e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032c0:	4c0a      	ldr	r4, [pc, #40]	@ (80032ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80032c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032c4:	e001      	b.n	80032ca <LoopFillZerobss>

080032c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032c8:	3204      	adds	r2, #4

080032ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032cc:	d3fb      	bcc.n	80032c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80032ce:	f009 f949 	bl	800c564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032d2:	f7fe fdbf 	bl	8001e54 <main>
  bx  lr    
 80032d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032e0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80032e4:	08022928 	.word	0x08022928
  ldr r2, =_sbss
 80032e8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80032ec:	20011ab8 	.word	0x20011ab8

080032f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032f0:	e7fe      	b.n	80032f0 <ADC_IRQHandler>
	...

080032f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <HAL_Init+0x40>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003334 <HAL_Init+0x40>)
 80032fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003302:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003304:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_Init+0x40>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0a      	ldr	r2, [pc, #40]	@ (8003334 <HAL_Init+0x40>)
 800330a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800330e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003310:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <HAL_Init+0x40>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a07      	ldr	r2, [pc, #28]	@ (8003334 <HAL_Init+0x40>)
 8003316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800331c:	2003      	movs	r0, #3
 800331e:	f000 fdc1 	bl	8003ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003322:	2000      	movs	r0, #0
 8003324:	f000 f808 	bl	8003338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003328:	f7ff fb5c 	bl	80029e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40023c00 	.word	0x40023c00

08003338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <HAL_InitTick+0x54>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <HAL_InitTick+0x58>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	4619      	mov	r1, r3
 800334a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800334e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003352:	fbb2 f3f3 	udiv	r3, r2, r3
 8003356:	4618      	mov	r0, r3
 8003358:	f000 fdd9 	bl	8003f0e <HAL_SYSTICK_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00e      	b.n	8003384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b0f      	cmp	r3, #15
 800336a:	d80a      	bhi.n	8003382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800336c:	2200      	movs	r2, #0
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f000 fda1 	bl	8003eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003378:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <HAL_InitTick+0x5c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000000 	.word	0x20000000
 8003390:	20000008 	.word	0x20000008
 8003394:	20000004 	.word	0x20000004

08003398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800339c:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_IncTick+0x20>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_IncTick+0x24>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4413      	add	r3, r2
 80033a8:	4a04      	ldr	r2, [pc, #16]	@ (80033bc <HAL_IncTick+0x24>)
 80033aa:	6013      	str	r3, [r2, #0]
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000008 	.word	0x20000008
 80033bc:	20011968 	.word	0x20011968

080033c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return uwTick;
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_GetTick+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20011968 	.word	0x20011968

080033d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff ffee 	bl	80033c0 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d005      	beq.n	80033fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <HAL_Delay+0x44>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033fe:	bf00      	nop
 8003400:	f7ff ffde 	bl	80033c0 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d8f7      	bhi.n	8003400 <HAL_Delay+0x28>
  {
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000008 	.word	0x20000008

08003420 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003428:	2300      	movs	r3, #0
 800342a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e033      	b.n	800349e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d109      	bne.n	8003452 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff faf8 	bl	8002a34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	f003 0310 	and.w	r3, r3, #16
 800345a:	2b00      	cmp	r3, #0
 800345c:	d118      	bne.n	8003490 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003466:	f023 0302 	bic.w	r3, r3, #2
 800346a:	f043 0202 	orr.w	r2, r3, #2
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fac8 	bl	8003a08 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	f023 0303 	bic.w	r3, r3, #3
 8003486:	f043 0201 	orr.w	r2, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	641a      	str	r2, [r3, #64]	@ 0x40
 800348e:	e001      	b.n	8003494 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80034b4:	2300      	movs	r3, #0
 80034b6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <HAL_ADC_Start_DMA+0x1e>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e0e9      	b.n	800369a <HAL_ADC_Start_DMA+0x1f2>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d018      	beq.n	800350e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034ec:	4b6d      	ldr	r3, [pc, #436]	@ (80036a4 <HAL_ADC_Start_DMA+0x1fc>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a6d      	ldr	r2, [pc, #436]	@ (80036a8 <HAL_ADC_Start_DMA+0x200>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	0c9a      	lsrs	r2, r3, #18
 80034f8:	4613      	mov	r3, r2
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	4413      	add	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003500:	e002      	b.n	8003508 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	3b01      	subs	r3, #1
 8003506:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f9      	bne.n	8003502 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800351c:	d107      	bne.n	800352e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800352c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b01      	cmp	r3, #1
 800353a:	f040 80a1 	bne.w	8003680 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d007      	beq.n	8003570 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003568:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800357c:	d106      	bne.n	800358c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003582:	f023 0206 	bic.w	r2, r3, #6
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	645a      	str	r2, [r3, #68]	@ 0x44
 800358a:	e002      	b.n	8003592 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800359a:	4b44      	ldr	r3, [pc, #272]	@ (80036ac <HAL_ADC_Start_DMA+0x204>)
 800359c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	4a43      	ldr	r2, [pc, #268]	@ (80036b0 <HAL_ADC_Start_DMA+0x208>)
 80035a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035aa:	4a42      	ldr	r2, [pc, #264]	@ (80036b4 <HAL_ADC_Start_DMA+0x20c>)
 80035ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	4a41      	ldr	r2, [pc, #260]	@ (80036b8 <HAL_ADC_Start_DMA+0x210>)
 80035b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80035be:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80035ce:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035de:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	334c      	adds	r3, #76	@ 0x4c
 80035ea:	4619      	mov	r1, r3
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f000 ffb4 	bl	800455c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d12a      	bne.n	8003656 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a2d      	ldr	r2, [pc, #180]	@ (80036bc <HAL_ADC_Start_DMA+0x214>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d015      	beq.n	8003636 <HAL_ADC_Start_DMA+0x18e>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a2c      	ldr	r2, [pc, #176]	@ (80036c0 <HAL_ADC_Start_DMA+0x218>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d105      	bne.n	8003620 <HAL_ADC_Start_DMA+0x178>
 8003614:	4b25      	ldr	r3, [pc, #148]	@ (80036ac <HAL_ADC_Start_DMA+0x204>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 031f 	and.w	r3, r3, #31
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00a      	beq.n	8003636 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a27      	ldr	r2, [pc, #156]	@ (80036c4 <HAL_ADC_Start_DMA+0x21c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d136      	bne.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
 800362a:	4b20      	ldr	r3, [pc, #128]	@ (80036ac <HAL_ADC_Start_DMA+0x204>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	2b00      	cmp	r3, #0
 8003634:	d130      	bne.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d129      	bne.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	e020      	b.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a18      	ldr	r2, [pc, #96]	@ (80036bc <HAL_ADC_Start_DMA+0x214>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d11b      	bne.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d114      	bne.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800367c:	609a      	str	r2, [r3, #8]
 800367e:	e00b      	b.n	8003698 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003684:	f043 0210 	orr.w	r2, r3, #16
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003690:	f043 0201 	orr.w	r2, r3, #1
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20000000 	.word	0x20000000
 80036a8:	431bde83 	.word	0x431bde83
 80036ac:	40012300 	.word	0x40012300
 80036b0:	08003c01 	.word	0x08003c01
 80036b4:	08003cbb 	.word	0x08003cbb
 80036b8:	08003cd7 	.word	0x08003cd7
 80036bc:	40012000 	.word	0x40012000
 80036c0:	40012100 	.word	0x40012100
 80036c4:	40012200 	.word	0x40012200

080036c8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <HAL_ADC_Stop_DMA+0x1a>
 80036de:	2302      	movs	r3, #2
 80036e0:	e048      	b.n	8003774 <HAL_ADC_Stop_DMA+0xac>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0201 	bic.w	r2, r2, #1
 80036f8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d130      	bne.n	800376a <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003716:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d10f      	bne.n	8003746 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372a:	4618      	mov	r0, r3
 800372c:	f000 ff6e 	bl	800460c <HAL_DMA_Abort>
 8003730:	4603      	mov	r3, r0
 8003732:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d005      	beq.n	8003746 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003754:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800375e:	f023 0301 	bic.w	r3, r3, #1
 8003762:	f043 0201 	orr.w	r2, r3, #1
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003772:	7bfb      	ldrb	r3, [r7, #15]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d101      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x1c>
 80037bc:	2302      	movs	r3, #2
 80037be:	e113      	b.n	80039e8 <HAL_ADC_ConfigChannel+0x244>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b09      	cmp	r3, #9
 80037ce:	d925      	bls.n	800381c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68d9      	ldr	r1, [r3, #12]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	b29b      	uxth	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	4613      	mov	r3, r2
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	4413      	add	r3, r2
 80037e4:	3b1e      	subs	r3, #30
 80037e6:	2207      	movs	r2, #7
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43da      	mvns	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	400a      	ands	r2, r1
 80037f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68d9      	ldr	r1, [r3, #12]
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	b29b      	uxth	r3, r3
 8003806:	4618      	mov	r0, r3
 8003808:	4603      	mov	r3, r0
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	4403      	add	r3, r0
 800380e:	3b1e      	subs	r3, #30
 8003810:	409a      	lsls	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	e022      	b.n	8003862 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6919      	ldr	r1, [r3, #16]
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	b29b      	uxth	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	4613      	mov	r3, r2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	2207      	movs	r2, #7
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	400a      	ands	r2, r1
 800383e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6919      	ldr	r1, [r3, #16]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	b29b      	uxth	r3, r3
 8003850:	4618      	mov	r0, r3
 8003852:	4603      	mov	r3, r0
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	4403      	add	r3, r0
 8003858:	409a      	lsls	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	2b06      	cmp	r3, #6
 8003868:	d824      	bhi.n	80038b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685a      	ldr	r2, [r3, #4]
 8003874:	4613      	mov	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4413      	add	r3, r2
 800387a:	3b05      	subs	r3, #5
 800387c:	221f      	movs	r2, #31
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43da      	mvns	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	400a      	ands	r2, r1
 800388a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	b29b      	uxth	r3, r3
 8003898:	4618      	mov	r0, r3
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	4613      	mov	r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	4413      	add	r3, r2
 80038a4:	3b05      	subs	r3, #5
 80038a6:	fa00 f203 	lsl.w	r2, r0, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80038b2:	e04c      	b.n	800394e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b0c      	cmp	r3, #12
 80038ba:	d824      	bhi.n	8003906 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	4613      	mov	r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	3b23      	subs	r3, #35	@ 0x23
 80038ce:	221f      	movs	r2, #31
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43da      	mvns	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	400a      	ands	r2, r1
 80038dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	4618      	mov	r0, r3
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	3b23      	subs	r3, #35	@ 0x23
 80038f8:	fa00 f203 	lsl.w	r2, r0, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	631a      	str	r2, [r3, #48]	@ 0x30
 8003904:	e023      	b.n	800394e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	3b41      	subs	r3, #65	@ 0x41
 8003918:	221f      	movs	r2, #31
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43da      	mvns	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	400a      	ands	r2, r1
 8003926:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	b29b      	uxth	r3, r3
 8003934:	4618      	mov	r0, r3
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4413      	add	r3, r2
 8003940:	3b41      	subs	r3, #65	@ 0x41
 8003942:	fa00 f203 	lsl.w	r2, r0, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800394e:	4b29      	ldr	r3, [pc, #164]	@ (80039f4 <HAL_ADC_ConfigChannel+0x250>)
 8003950:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a28      	ldr	r2, [pc, #160]	@ (80039f8 <HAL_ADC_ConfigChannel+0x254>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d10f      	bne.n	800397c <HAL_ADC_ConfigChannel+0x1d8>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2b12      	cmp	r3, #18
 8003962:	d10b      	bne.n	800397c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a1d      	ldr	r2, [pc, #116]	@ (80039f8 <HAL_ADC_ConfigChannel+0x254>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d12b      	bne.n	80039de <HAL_ADC_ConfigChannel+0x23a>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1c      	ldr	r2, [pc, #112]	@ (80039fc <HAL_ADC_ConfigChannel+0x258>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d003      	beq.n	8003998 <HAL_ADC_ConfigChannel+0x1f4>
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b11      	cmp	r3, #17
 8003996:	d122      	bne.n	80039de <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a11      	ldr	r2, [pc, #68]	@ (80039fc <HAL_ADC_ConfigChannel+0x258>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d111      	bne.n	80039de <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039ba:	4b11      	ldr	r3, [pc, #68]	@ (8003a00 <HAL_ADC_ConfigChannel+0x25c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a11      	ldr	r2, [pc, #68]	@ (8003a04 <HAL_ADC_ConfigChannel+0x260>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	0c9a      	lsrs	r2, r3, #18
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80039d0:	e002      	b.n	80039d8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1f9      	bne.n	80039d2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3714      	adds	r7, #20
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr
 80039f4:	40012300 	.word	0x40012300
 80039f8:	40012000 	.word	0x40012000
 80039fc:	10000012 	.word	0x10000012
 8003a00:	20000000 	.word	0x20000000
 8003a04:	431bde83 	.word	0x431bde83

08003a08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a10:	4b79      	ldr	r3, [pc, #484]	@ (8003bf8 <ADC_Init+0x1f0>)
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6859      	ldr	r1, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	021a      	lsls	r2, r3, #8
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003a60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6859      	ldr	r1, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6899      	ldr	r1, [r3, #8]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9a:	4a58      	ldr	r2, [pc, #352]	@ (8003bfc <ADC_Init+0x1f4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d022      	beq.n	8003ae6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003aae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6899      	ldr	r1, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ad0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6899      	ldr	r1, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	609a      	str	r2, [r3, #8]
 8003ae4:	e00f      	b.n	8003b06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003af4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0202 	bic.w	r2, r2, #2
 8003b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6899      	ldr	r1, [r3, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	7e1b      	ldrb	r3, [r3, #24]
 8003b20:	005a      	lsls	r2, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01b      	beq.n	8003b6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003b52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6859      	ldr	r1, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	035a      	lsls	r2, r3, #13
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	605a      	str	r2, [r3, #4]
 8003b6a:	e007      	b.n	8003b7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	3b01      	subs	r3, #1
 8003b98:	051a      	lsls	r2, r3, #20
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003bb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6899      	ldr	r1, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003bbe:	025a      	lsls	r2, r3, #9
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6899      	ldr	r1, [r3, #8]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	029a      	lsls	r2, r3, #10
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	609a      	str	r2, [r3, #8]
}
 8003bec:	bf00      	nop
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	40012300 	.word	0x40012300
 8003bfc:	0f000001 	.word	0x0f000001

08003c00 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d13c      	bne.n	8003c94 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d12b      	bne.n	8003c8c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d127      	bne.n	8003c8c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d006      	beq.n	8003c58 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d119      	bne.n	8003c8c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0220 	bic.w	r2, r2, #32
 8003c66:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d105      	bne.n	8003c8c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c84:	f043 0201 	orr.w	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7fd fa4d 	bl	800112c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c92:	e00e      	b.n	8003cb2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fd75 	bl	8003790 <HAL_ADC_ErrorCallback>
}
 8003ca6:	e004      	b.n	8003cb2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	4798      	blx	r3
}
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7ff fd57 	bl	800377c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cce:	bf00      	nop
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2240      	movs	r2, #64	@ 0x40
 8003ce8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	f043 0204 	orr.w	r2, r3, #4
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f7ff fd4a 	bl	8003790 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cfc:	bf00      	nop
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d14:	4b0c      	ldr	r3, [pc, #48]	@ (8003d48 <__NVIC_SetPriorityGrouping+0x44>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d20:	4013      	ands	r3, r2
 8003d22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d36:	4a04      	ldr	r2, [pc, #16]	@ (8003d48 <__NVIC_SetPriorityGrouping+0x44>)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	60d3      	str	r3, [r2, #12]
}
 8003d3c:	bf00      	nop
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <__NVIC_GetPriorityGrouping+0x18>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	0a1b      	lsrs	r3, r3, #8
 8003d56:	f003 0307 	and.w	r3, r3, #7
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	e000ed00 	.word	0xe000ed00

08003d68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	db0b      	blt.n	8003d92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	f003 021f 	and.w	r2, r3, #31
 8003d80:	4907      	ldr	r1, [pc, #28]	@ (8003da0 <__NVIC_EnableIRQ+0x38>)
 8003d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	2001      	movs	r0, #1
 8003d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	e000e100 	.word	0xe000e100

08003da4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	6039      	str	r1, [r7, #0]
 8003dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	db0a      	blt.n	8003dce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	490c      	ldr	r1, [pc, #48]	@ (8003df0 <__NVIC_SetPriority+0x4c>)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	0112      	lsls	r2, r2, #4
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	440b      	add	r3, r1
 8003dc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dcc:	e00a      	b.n	8003de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	4908      	ldr	r1, [pc, #32]	@ (8003df4 <__NVIC_SetPriority+0x50>)
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	3b04      	subs	r3, #4
 8003ddc:	0112      	lsls	r2, r2, #4
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	440b      	add	r3, r1
 8003de2:	761a      	strb	r2, [r3, #24]
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	e000e100 	.word	0xe000e100
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	@ 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f1c3 0307 	rsb	r3, r3, #7
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	bf28      	it	cs
 8003e16:	2304      	movcs	r3, #4
 8003e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	2b06      	cmp	r3, #6
 8003e20:	d902      	bls.n	8003e28 <NVIC_EncodePriority+0x30>
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	3b03      	subs	r3, #3
 8003e26:	e000      	b.n	8003e2a <NVIC_EncodePriority+0x32>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43da      	mvns	r2, r3
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	401a      	ands	r2, r3
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e40:	f04f 31ff 	mov.w	r1, #4294967295
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4a:	43d9      	mvns	r1, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e50:	4313      	orrs	r3, r2
         );
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3724      	adds	r7, #36	@ 0x24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
	...

08003e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e70:	d301      	bcc.n	8003e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e72:	2301      	movs	r3, #1
 8003e74:	e00f      	b.n	8003e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea0 <SysTick_Config+0x40>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e7e:	210f      	movs	r1, #15
 8003e80:	f04f 30ff 	mov.w	r0, #4294967295
 8003e84:	f7ff ff8e 	bl	8003da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e88:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <SysTick_Config+0x40>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <SysTick_Config+0x40>)
 8003e90:	2207      	movs	r2, #7
 8003e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	e000e010 	.word	0xe000e010

08003ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff ff29 	bl	8003d04 <__NVIC_SetPriorityGrouping>
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b086      	sub	sp, #24
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ecc:	f7ff ff3e 	bl	8003d4c <__NVIC_GetPriorityGrouping>
 8003ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	68b9      	ldr	r1, [r7, #8]
 8003ed6:	6978      	ldr	r0, [r7, #20]
 8003ed8:	f7ff ff8e 	bl	8003df8 <NVIC_EncodePriority>
 8003edc:	4602      	mov	r2, r0
 8003ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff ff5d 	bl	8003da4 <__NVIC_SetPriority>
}
 8003eea:	bf00      	nop
 8003eec:	3718      	adds	r7, #24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b082      	sub	sp, #8
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	4603      	mov	r3, r0
 8003efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff ff31 	bl	8003d68 <__NVIC_EnableIRQ>
}
 8003f06:	bf00      	nop
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b082      	sub	sp, #8
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7ff ffa2 	bl	8003e60 <SysTick_Config>
 8003f1c:	4603      	mov	r3, r0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b088      	sub	sp, #32
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_DCMI_Start_DMA+0x20>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e086      	b.n	8004056 <HAL_DCMI_Start_DMA+0x12e>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f66:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0202 	bic.w	r2, r2, #2
 8003f76:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6819      	ldr	r1, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8c:	4a34      	ldr	r2, [pc, #208]	@ (8004060 <HAL_DCMI_Start_DMA+0x138>)
 8003f8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f94:	4a33      	ldr	r2, [pc, #204]	@ (8004064 <HAL_DCMI_Start_DMA+0x13c>)
 8003f96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0U;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	641a      	str	r2, [r3, #64]	@ 0x40

  if(Length <= 0xFFFFU)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb2:	d20a      	bcs.n	8003fca <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3328      	adds	r3, #40	@ 0x28
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	f000 faca 	bl	800455c <HAL_DMA_Start_IT>
 8003fc8:	e038      	b.n	800403c <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fce:	4a24      	ldr	r2, [pc, #144]	@ (8004060 <HAL_DCMI_Start_DMA+0x138>)
 8003fd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8003fe4:	e009      	b.n	8003ffa <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fea:	085a      	lsrs	r2, r3, #1
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff4:	005a      	lsls	r2, r3, #1
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	639a      	str	r2, [r3, #56]	@ 0x38
    while(hdcmi->XferSize > 0xFFFFU)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004002:	d2f0      	bcs.n	8003fe6 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004008:	1e9a      	subs	r2, r3, #2
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	4413      	add	r3, r2
 8004020:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3328      	adds	r3, #40	@ 0x28
 800402c:	4619      	mov	r1, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	f000 fde4 	bl	8004c04 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	080041b5 	.word	0x080041b5
 8004064:	080042df 	.word	0x080042df

08004068 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b00      	cmp	r3, #0
 8004080:	d016      	beq.n	80040b0 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2204      	movs	r2, #4
 8004088:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408e:	f043 0202 	orr.w	r2, r3, #2
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2204      	movs	r2, #4
 800409a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004160 <HAL_DCMI_IRQHandler+0xf8>)
 80040a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 fb1e 	bl	80046ec <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d016      	beq.n	80040e8 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2202      	movs	r2, #2
 80040c0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c6:	f043 0201 	orr.w	r2, r3, #1
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2204      	movs	r2, #4
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040da:	4a21      	ldr	r2, [pc, #132]	@ (8004160 <HAL_DCMI_IRQHandler+0xf8>)
 80040dc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 fb02 	bl	80046ec <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d006      	beq.n	8004100 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2210      	movs	r2, #16
 80040f8:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f83c 	bl	8004178 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b00      	cmp	r3, #0
 8004108:	d006      	beq.n	8004118 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2208      	movs	r2, #8
 8004110:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f83a 	bl	800418c <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d019      	beq.n	8004156 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b02      	cmp	r3, #2
 800412e:	d107      	bne.n	8004140 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 021e 	bic.w	r2, r2, #30
 800413e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f825 	bl	80041a0 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8004156:	bf00      	nop
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	080042df 	.word	0x080042df

08004164 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c4:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d043      	beq.n	8004256 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041da:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d118      	bne.n	800421a <DCMI_DMAXferCplt+0x66>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d015      	beq.n	800421a <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004200:	00da      	lsls	r2, r3, #3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4413      	add	r3, r2
 8004206:	2200      	movs	r2, #0
 8004208:	4619      	mov	r1, r3
 800420a:	f001 fe43 	bl	8005e94 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	639a      	str	r2, [r3, #56]	@ 0x38
 8004218:	e044      	b.n	80042a4 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d13c      	bne.n	80042a4 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423c:	00da      	lsls	r2, r3, #3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	4413      	add	r3, r2
 8004242:	2201      	movs	r2, #1
 8004244:	4619      	mov	r1, r3
 8004246:	f001 fe25 	bl	8005e94 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424e:	1e5a      	subs	r2, r3, #1
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	639a      	str	r2, [r3, #56]	@ 0x38
 8004254:	e026      	b.n	80042a4 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d006      	beq.n	8004274 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004270:	60da      	str	r2, [r3, #12]
 8004272:	e017      	b.n	80042a4 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10f      	bne.n	80042a4 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004288:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	0099      	lsls	r1, r3, #2
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	440a      	add	r2, r1
 800429a:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d112      	bne.n	80042d6 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0201 	orr.w	r2, r2, #1
 80042be:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d103      	bne.n	80042d6 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b084      	sub	sp, #16
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ea:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d003      	beq.n	80042fe <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f7ff ff30 	bl	8004164 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 8004304:	bf00      	nop
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e069      	b.n	80043f2 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7fe fbf6 	bl	8002b24 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f7fe fbf3 	bl	8002b24 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6819      	ldr	r1, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b2a      	ldr	r3, [pc, #168]	@ (80043fc <HAL_DCMI_Init+0xf0>)
 8004352:	400b      	ands	r3, r1
 8004354:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6819      	ldr	r1, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800436a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8004376:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8004382:	431a      	orrs	r2, r3
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                                     | hdcmi->Init.ByteSelectMode |\
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                     | hdcmi->Init.ByteSelectMode |\
 800438e:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004394:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800439a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	601a      	str	r2, [r3, #0]
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d112      	bne.n	80043d2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	7f1b      	ldrb	r3, [r3, #28]
 80043b0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	7f5b      	ldrb	r3, [r3, #29]
 80043b6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80043b8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	7f9b      	ldrb	r3, [r3, #30]
 80043be:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80043c0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	7fdb      	ldrb	r3, [r3, #31]
 80043c8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80043ce:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80043d0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68da      	ldr	r2, [r3, #12]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 021e 	orr.w	r2, r2, #30
 80043e0:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	ffe0f007 	.word	0xffe0f007

08004400 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800440c:	f7fe ffd8 	bl	80033c0 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e099      	b.n	8004550 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2202      	movs	r2, #2
 8004420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0201 	bic.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800443c:	e00f      	b.n	800445e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800443e:	f7fe ffbf 	bl	80033c0 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b05      	cmp	r3, #5
 800444a:	d908      	bls.n	800445e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2220      	movs	r2, #32
 8004450:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2203      	movs	r2, #3
 8004456:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e078      	b.n	8004550 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1e8      	bne.n	800443e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	4b38      	ldr	r3, [pc, #224]	@ (8004558 <HAL_DMA_Init+0x158>)
 8004478:	4013      	ands	r3, r2
 800447a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800448a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004496:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d107      	bne.n	80044c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c0:	4313      	orrs	r3, r2
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f023 0307 	bic.w	r3, r3, #7
 80044de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	2b04      	cmp	r3, #4
 80044f0:	d117      	bne.n	8004522 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f6:	697a      	ldr	r2, [r7, #20]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00e      	beq.n	8004522 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fb01 	bl	8004b0c <DMA_CheckFifoParam>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2240      	movs	r2, #64	@ 0x40
 8004514:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800451e:	2301      	movs	r3, #1
 8004520:	e016      	b.n	8004550 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 fab8 	bl	8004aa0 <DMA_CalcBaseAndBitshift>
 8004530:	4603      	mov	r3, r0
 8004532:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004538:	223f      	movs	r2, #63	@ 0x3f
 800453a:	409a      	lsls	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	f010803f 	.word	0xf010803f

0800455c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800456a:	2300      	movs	r3, #0
 800456c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004572:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_DMA_Start_IT+0x26>
 800457e:	2302      	movs	r3, #2
 8004580:	e040      	b.n	8004604 <HAL_DMA_Start_IT+0xa8>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b01      	cmp	r3, #1
 8004594:	d12f      	bne.n	80045f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2202      	movs	r2, #2
 800459a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	68b9      	ldr	r1, [r7, #8]
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 fa4a 	bl	8004a44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b4:	223f      	movs	r2, #63	@ 0x3f
 80045b6:	409a      	lsls	r2, r3
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0216 	orr.w	r2, r2, #22
 80045ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0208 	orr.w	r2, r2, #8
 80045e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0201 	orr.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	e005      	b.n	8004602 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045fe:	2302      	movs	r3, #2
 8004600:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004602:	7dfb      	ldrb	r3, [r7, #23]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3718      	adds	r7, #24
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004618:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800461a:	f7fe fed1 	bl	80033c0 <HAL_GetTick>
 800461e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d008      	beq.n	800463e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2280      	movs	r2, #128	@ 0x80
 8004630:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e052      	b.n	80046e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 0216 	bic.w	r2, r2, #22
 800464c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	695a      	ldr	r2, [r3, #20]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800465c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	d103      	bne.n	800466e <HAL_DMA_Abort+0x62>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 0208 	bic.w	r2, r2, #8
 800467c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0201 	bic.w	r2, r2, #1
 800468c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800468e:	e013      	b.n	80046b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004690:	f7fe fe96 	bl	80033c0 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b05      	cmp	r3, #5
 800469c:	d90c      	bls.n	80046b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2203      	movs	r2, #3
 80046a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e015      	b.n	80046e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1e4      	bne.n	8004690 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ca:	223f      	movs	r2, #63	@ 0x3f
 80046cc:	409a      	lsls	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d004      	beq.n	800470a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2280      	movs	r2, #128	@ 0x80
 8004704:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e00c      	b.n	8004724 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2205      	movs	r2, #5
 800470e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f022 0201 	bic.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800473c:	4b8e      	ldr	r3, [pc, #568]	@ (8004978 <HAL_DMA_IRQHandler+0x248>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a8e      	ldr	r2, [pc, #568]	@ (800497c <HAL_DMA_IRQHandler+0x24c>)
 8004742:	fba2 2303 	umull	r2, r3, r2, r3
 8004746:	0a9b      	lsrs	r3, r3, #10
 8004748:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475a:	2208      	movs	r2, #8
 800475c:	409a      	lsls	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4013      	ands	r3, r2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d01a      	beq.n	800479c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0304 	and.w	r3, r3, #4
 8004770:	2b00      	cmp	r3, #0
 8004772:	d013      	beq.n	800479c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0204 	bic.w	r2, r2, #4
 8004782:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004788:	2208      	movs	r2, #8
 800478a:	409a      	lsls	r2, r3
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004794:	f043 0201 	orr.w	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a0:	2201      	movs	r2, #1
 80047a2:	409a      	lsls	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4013      	ands	r3, r2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d012      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00b      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047be:	2201      	movs	r2, #1
 80047c0:	409a      	lsls	r2, r3
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ca:	f043 0202 	orr.w	r2, r3, #2
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d6:	2204      	movs	r2, #4
 80047d8:	409a      	lsls	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4013      	ands	r3, r2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d012      	beq.n	8004808 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00b      	beq.n	8004808 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f4:	2204      	movs	r2, #4
 80047f6:	409a      	lsls	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004800:	f043 0204 	orr.w	r2, r3, #4
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480c:	2210      	movs	r2, #16
 800480e:	409a      	lsls	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4013      	ands	r3, r2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d043      	beq.n	80048a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0308 	and.w	r3, r3, #8
 8004822:	2b00      	cmp	r3, #0
 8004824:	d03c      	beq.n	80048a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800482a:	2210      	movs	r2, #16
 800482c:	409a      	lsls	r2, r3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d018      	beq.n	8004872 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d108      	bne.n	8004860 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d024      	beq.n	80048a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	4798      	blx	r3
 800485e:	e01f      	b.n	80048a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01b      	beq.n	80048a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	4798      	blx	r3
 8004870:	e016      	b.n	80048a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487c:	2b00      	cmp	r3, #0
 800487e:	d107      	bne.n	8004890 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0208 	bic.w	r2, r2, #8
 800488e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a4:	2220      	movs	r2, #32
 80048a6:	409a      	lsls	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4013      	ands	r3, r2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 808f 	beq.w	80049d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 8087 	beq.w	80049d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c6:	2220      	movs	r2, #32
 80048c8:	409a      	lsls	r2, r3
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b05      	cmp	r3, #5
 80048d8:	d136      	bne.n	8004948 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0216 	bic.w	r2, r2, #22
 80048e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	695a      	ldr	r2, [r3, #20]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d103      	bne.n	800490a <HAL_DMA_IRQHandler+0x1da>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004906:	2b00      	cmp	r3, #0
 8004908:	d007      	beq.n	800491a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0208 	bic.w	r2, r2, #8
 8004918:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	223f      	movs	r2, #63	@ 0x3f
 8004920:	409a      	lsls	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800493a:	2b00      	cmp	r3, #0
 800493c:	d07e      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	4798      	blx	r3
        }
        return;
 8004946:	e079      	b.n	8004a3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01d      	beq.n	8004992 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10d      	bne.n	8004980 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004968:	2b00      	cmp	r3, #0
 800496a:	d031      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
 8004974:	e02c      	b.n	80049d0 <HAL_DMA_IRQHandler+0x2a0>
 8004976:	bf00      	nop
 8004978:	20000000 	.word	0x20000000
 800497c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004984:	2b00      	cmp	r3, #0
 8004986:	d023      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	4798      	blx	r3
 8004990:	e01e      	b.n	80049d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10f      	bne.n	80049c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0210 	bic.w	r2, r2, #16
 80049ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d032      	beq.n	8004a3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d022      	beq.n	8004a2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2205      	movs	r2, #5
 80049e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f022 0201 	bic.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	3301      	adds	r3, #1
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d307      	bcc.n	8004a18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1f2      	bne.n	80049fc <HAL_DMA_IRQHandler+0x2cc>
 8004a16:	e000      	b.n	8004a1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
 8004a3a:	e000      	b.n	8004a3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8004a3c:	bf00      	nop
    }
  }
}
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
 8004a50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004a60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b40      	cmp	r3, #64	@ 0x40
 8004a70:	d108      	bne.n	8004a84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a82:	e007      	b.n	8004a94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	60da      	str	r2, [r3, #12]
}
 8004a94:	bf00      	nop
 8004a96:	3714      	adds	r7, #20
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	3b10      	subs	r3, #16
 8004ab0:	4a14      	ldr	r2, [pc, #80]	@ (8004b04 <DMA_CalcBaseAndBitshift+0x64>)
 8004ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004aba:	4a13      	ldr	r2, [pc, #76]	@ (8004b08 <DMA_CalcBaseAndBitshift+0x68>)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4413      	add	r3, r2
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2b03      	cmp	r3, #3
 8004acc:	d909      	bls.n	8004ae2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004ad6:	f023 0303 	bic.w	r3, r3, #3
 8004ada:	1d1a      	adds	r2, r3, #4
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ae0:	e007      	b.n	8004af2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004aea:	f023 0303 	bic.w	r3, r3, #3
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	aaaaaaab 	.word	0xaaaaaaab
 8004b08:	0800f104 	.word	0x0800f104

08004b0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d11f      	bne.n	8004b66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d856      	bhi.n	8004bda <DMA_CheckFifoParam+0xce>
 8004b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b34 <DMA_CheckFifoParam+0x28>)
 8004b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b32:	bf00      	nop
 8004b34:	08004b45 	.word	0x08004b45
 8004b38:	08004b57 	.word	0x08004b57
 8004b3c:	08004b45 	.word	0x08004b45
 8004b40:	08004bdb 	.word	0x08004bdb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d046      	beq.n	8004bde <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b54:	e043      	b.n	8004bde <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b5e:	d140      	bne.n	8004be2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b64:	e03d      	b.n	8004be2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b6e:	d121      	bne.n	8004bb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2b03      	cmp	r3, #3
 8004b74:	d837      	bhi.n	8004be6 <DMA_CheckFifoParam+0xda>
 8004b76:	a201      	add	r2, pc, #4	@ (adr r2, 8004b7c <DMA_CheckFifoParam+0x70>)
 8004b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7c:	08004b8d 	.word	0x08004b8d
 8004b80:	08004b93 	.word	0x08004b93
 8004b84:	08004b8d 	.word	0x08004b8d
 8004b88:	08004ba5 	.word	0x08004ba5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b90:	e030      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d025      	beq.n	8004bea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ba2:	e022      	b.n	8004bea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bac:	d11f      	bne.n	8004bee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004bb2:	e01c      	b.n	8004bee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d903      	bls.n	8004bc2 <DMA_CheckFifoParam+0xb6>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b03      	cmp	r3, #3
 8004bbe:	d003      	beq.n	8004bc8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004bc0:	e018      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	73fb      	strb	r3, [r7, #15]
      break;
 8004bc6:	e015      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00e      	beq.n	8004bf2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bd8:	e00b      	b.n	8004bf2 <DMA_CheckFifoParam+0xe6>
      break;
 8004bda:	bf00      	nop
 8004bdc:	e00a      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bde:	bf00      	nop
 8004be0:	e008      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;
 8004be2:	bf00      	nop
 8004be4:	e006      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;
 8004be6:	bf00      	nop
 8004be8:	e004      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bea:	bf00      	nop
 8004bec:	e002      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004bee:	bf00      	nop
 8004bf0:	e000      	b.n	8004bf4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bf2:	bf00      	nop
    }
  } 
  
  return status; 
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop

08004c04 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c12:	2300      	movs	r3, #0
 8004c14:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b80      	cmp	r3, #128	@ 0x80
 8004c1c:	d106      	bne.n	8004c2c <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f001 b911 	b.w	8005e4e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d007      	beq.n	8004c44 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d105      	bne.n	8004c50 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2240      	movs	r2, #64	@ 0x40
 8004c48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	f001 b8ff 	b.w	8005e4e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d102      	bne.n	8004c60 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	f001 b8f7 	b.w	8005e4e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	f041 80e5 	bne.w	8005e40 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004c92:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	68b9      	ldr	r1, [r7, #8]
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f001 f910 	bl	8005ec8 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	461a      	mov	r2, r3
 8004cae:	4b8d      	ldr	r3, [pc, #564]	@ (8004ee4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d960      	bls.n	8004d76 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a8b      	ldr	r2, [pc, #556]	@ (8004ee8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d057      	beq.n	8004d6e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a8a      	ldr	r2, [pc, #552]	@ (8004eec <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d050      	beq.n	8004d6a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a88      	ldr	r2, [pc, #544]	@ (8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d049      	beq.n	8004d66 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a87      	ldr	r2, [pc, #540]	@ (8004ef4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d042      	beq.n	8004d62 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a85      	ldr	r2, [pc, #532]	@ (8004ef8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d03a      	beq.n	8004d5c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a84      	ldr	r2, [pc, #528]	@ (8004efc <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d032      	beq.n	8004d56 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a82      	ldr	r2, [pc, #520]	@ (8004f00 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02a      	beq.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a81      	ldr	r2, [pc, #516]	@ (8004f04 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d022      	beq.n	8004d4a <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a7f      	ldr	r2, [pc, #508]	@ (8004f08 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d01a      	beq.n	8004d44 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a7e      	ldr	r2, [pc, #504]	@ (8004f0c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d012      	beq.n	8004d3e <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a7c      	ldr	r2, [pc, #496]	@ (8004f10 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00a      	beq.n	8004d38 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a7b      	ldr	r2, [pc, #492]	@ (8004f14 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d102      	bne.n	8004d32 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8004d2c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d30:	e01e      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d32:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d36:	e01b      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d3c:	e018      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d3e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d42:	e015      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d44:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d48:	e012      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d4e:	e00f      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d50:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d54:	e00c      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d56:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d5a:	e009      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d60:	e006      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d62:	2320      	movs	r3, #32
 8004d64:	e004      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d66:	2320      	movs	r3, #32
 8004d68:	e002      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d6a:	2320      	movs	r3, #32
 8004d6c:	e000      	b.n	8004d70 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004d6e:	2320      	movs	r3, #32
 8004d70:	4a69      	ldr	r2, [pc, #420]	@ (8004f18 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004d72:	60d3      	str	r3, [r2, #12]
 8004d74:	e14f      	b.n	8005016 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	4b67      	ldr	r3, [pc, #412]	@ (8004f1c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d960      	bls.n	8004e44 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a58      	ldr	r2, [pc, #352]	@ (8004ee8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d057      	beq.n	8004e3c <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a56      	ldr	r2, [pc, #344]	@ (8004eec <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d050      	beq.n	8004e38 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a55      	ldr	r2, [pc, #340]	@ (8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d049      	beq.n	8004e34 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a53      	ldr	r2, [pc, #332]	@ (8004ef4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d042      	beq.n	8004e30 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a52      	ldr	r2, [pc, #328]	@ (8004ef8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d03a      	beq.n	8004e2a <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a50      	ldr	r2, [pc, #320]	@ (8004efc <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d032      	beq.n	8004e24 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a4f      	ldr	r2, [pc, #316]	@ (8004f00 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d02a      	beq.n	8004e1e <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a4d      	ldr	r2, [pc, #308]	@ (8004f04 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d022      	beq.n	8004e18 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a4c      	ldr	r2, [pc, #304]	@ (8004f08 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d01a      	beq.n	8004e12 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a4a      	ldr	r2, [pc, #296]	@ (8004f0c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d012      	beq.n	8004e0c <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a49      	ldr	r2, [pc, #292]	@ (8004f10 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00a      	beq.n	8004e06 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a47      	ldr	r2, [pc, #284]	@ (8004f14 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d102      	bne.n	8004e00 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8004dfa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004dfe:	e01e      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e04:	e01b      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e06:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004e0a:	e018      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e0c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004e10:	e015      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e12:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004e16:	e012      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e1c:	e00f      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e22:	e00c      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e24:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e28:	e009      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e2e:	e006      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e30:	2320      	movs	r3, #32
 8004e32:	e004      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e34:	2320      	movs	r3, #32
 8004e36:	e002      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e38:	2320      	movs	r3, #32
 8004e3a:	e000      	b.n	8004e3e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004e3c:	2320      	movs	r3, #32
 8004e3e:	4a36      	ldr	r2, [pc, #216]	@ (8004f18 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004e40:	6093      	str	r3, [r2, #8]
 8004e42:	e0e8      	b.n	8005016 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4b35      	ldr	r3, [pc, #212]	@ (8004f20 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	f240 8082 	bls.w	8004f56 <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a24      	ldr	r2, [pc, #144]	@ (8004ee8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d078      	beq.n	8004f4e <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a22      	ldr	r2, [pc, #136]	@ (8004eec <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d071      	beq.n	8004f4a <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a21      	ldr	r2, [pc, #132]	@ (8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d06a      	beq.n	8004f46 <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d063      	beq.n	8004f42 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d05b      	beq.n	8004f3c <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a1c      	ldr	r2, [pc, #112]	@ (8004efc <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d053      	beq.n	8004f36 <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a1b      	ldr	r2, [pc, #108]	@ (8004f00 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d04b      	beq.n	8004f30 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a19      	ldr	r2, [pc, #100]	@ (8004f04 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d043      	beq.n	8004f2a <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a18      	ldr	r2, [pc, #96]	@ (8004f08 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d03b      	beq.n	8004f24 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a16      	ldr	r2, [pc, #88]	@ (8004f0c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d012      	beq.n	8004edc <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a15      	ldr	r2, [pc, #84]	@ (8004f10 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a13      	ldr	r2, [pc, #76]	@ (8004f14 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d102      	bne.n	8004ed0 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8004eca:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ece:	e03f      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004ed0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ed4:	e03c      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004ed6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004eda:	e039      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004edc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ee0:	e036      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004ee2:	bf00      	nop
 8004ee4:	40026458 	.word	0x40026458
 8004ee8:	40026010 	.word	0x40026010
 8004eec:	40026410 	.word	0x40026410
 8004ef0:	40026070 	.word	0x40026070
 8004ef4:	40026470 	.word	0x40026470
 8004ef8:	40026028 	.word	0x40026028
 8004efc:	40026428 	.word	0x40026428
 8004f00:	40026088 	.word	0x40026088
 8004f04:	40026488 	.word	0x40026488
 8004f08:	40026040 	.word	0x40026040
 8004f0c:	40026440 	.word	0x40026440
 8004f10:	400260a0 	.word	0x400260a0
 8004f14:	400264a0 	.word	0x400264a0
 8004f18:	40026400 	.word	0x40026400
 8004f1c:	400260b8 	.word	0x400260b8
 8004f20:	40026058 	.word	0x40026058
 8004f24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004f28:	e012      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f2e:	e00f      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f30:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f34:	e00c      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f3a:	e009      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f40:	e006      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f42:	2320      	movs	r3, #32
 8004f44:	e004      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f46:	2320      	movs	r3, #32
 8004f48:	e002      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f4a:	2320      	movs	r3, #32
 8004f4c:	e000      	b.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004f4e:	2320      	movs	r3, #32
 8004f50:	4a8c      	ldr	r2, [pc, #560]	@ (8005184 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8004f52:	60d3      	str	r3, [r2, #12]
 8004f54:	e05f      	b.n	8005016 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a8b      	ldr	r2, [pc, #556]	@ (8005188 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d057      	beq.n	8005010 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a89      	ldr	r2, [pc, #548]	@ (800518c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d050      	beq.n	800500c <HAL_DMAEx_MultiBufferStart_IT+0x408>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a88      	ldr	r2, [pc, #544]	@ (8005190 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d049      	beq.n	8005008 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a86      	ldr	r2, [pc, #536]	@ (8005194 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d042      	beq.n	8005004 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a85      	ldr	r2, [pc, #532]	@ (8005198 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d03a      	beq.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a83      	ldr	r2, [pc, #524]	@ (800519c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d032      	beq.n	8004ff8 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a82      	ldr	r2, [pc, #520]	@ (80051a0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d02a      	beq.n	8004ff2 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a80      	ldr	r2, [pc, #512]	@ (80051a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d022      	beq.n	8004fec <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a7f      	ldr	r2, [pc, #508]	@ (80051a8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d01a      	beq.n	8004fe6 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a7d      	ldr	r2, [pc, #500]	@ (80051ac <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d012      	beq.n	8004fe0 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80051b0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00a      	beq.n	8004fda <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a7a      	ldr	r2, [pc, #488]	@ (80051b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d102      	bne.n	8004fd4 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 8004fce:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004fd2:	e01e      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004fd4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004fd8:	e01b      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004fda:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004fde:	e018      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004fe0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004fe4:	e015      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004fe6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004fea:	e012      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004fec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ff0:	e00f      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004ff2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ff6:	e00c      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004ff8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ffc:	e009      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004ffe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005002:	e006      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005004:	2320      	movs	r3, #32
 8005006:	e004      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005008:	2320      	movs	r3, #32
 800500a:	e002      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800500c:	2320      	movs	r3, #32
 800500e:	e000      	b.n	8005012 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005010:	2320      	movs	r3, #32
 8005012:	4a5c      	ldr	r2, [pc, #368]	@ (8005184 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8005014:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	4b66      	ldr	r3, [pc, #408]	@ (80051b8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800501e:	429a      	cmp	r2, r3
 8005020:	d960      	bls.n	80050e4 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a58      	ldr	r2, [pc, #352]	@ (8005188 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d057      	beq.n	80050dc <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a56      	ldr	r2, [pc, #344]	@ (800518c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d050      	beq.n	80050d8 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a55      	ldr	r2, [pc, #340]	@ (8005190 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d049      	beq.n	80050d4 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a53      	ldr	r2, [pc, #332]	@ (8005194 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d042      	beq.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a52      	ldr	r2, [pc, #328]	@ (8005198 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d03a      	beq.n	80050ca <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a50      	ldr	r2, [pc, #320]	@ (800519c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d032      	beq.n	80050c4 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a4f      	ldr	r2, [pc, #316]	@ (80051a0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d02a      	beq.n	80050be <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a4d      	ldr	r2, [pc, #308]	@ (80051a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d022      	beq.n	80050b8 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a4c      	ldr	r2, [pc, #304]	@ (80051a8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d01a      	beq.n	80050b2 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a4a      	ldr	r2, [pc, #296]	@ (80051ac <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d012      	beq.n	80050ac <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a49      	ldr	r2, [pc, #292]	@ (80051b0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00a      	beq.n	80050a6 <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a47      	ldr	r2, [pc, #284]	@ (80051b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d102      	bne.n	80050a0 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 800509a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800509e:	e01e      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050a0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80050a4:	e01b      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050a6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80050aa:	e018      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80050b0:	e015      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050b2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80050b6:	e012      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050bc:	e00f      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050c2:	e00c      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050c8:	e009      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050ce:	e006      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050d0:	2310      	movs	r3, #16
 80050d2:	e004      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050d4:	2310      	movs	r3, #16
 80050d6:	e002      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050d8:	2310      	movs	r3, #16
 80050da:	e000      	b.n	80050de <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80050dc:	2310      	movs	r3, #16
 80050de:	4a37      	ldr	r2, [pc, #220]	@ (80051bc <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80050e0:	60d3      	str	r3, [r2, #12]
 80050e2:	e14f      	b.n	8005384 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	461a      	mov	r2, r3
 80050ea:	4b35      	ldr	r3, [pc, #212]	@ (80051c0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80050ec:	429a      	cmp	r2, r3
 80050ee:	f240 8082 	bls.w	80051f6 <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a24      	ldr	r2, [pc, #144]	@ (8005188 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d078      	beq.n	80051ee <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a22      	ldr	r2, [pc, #136]	@ (800518c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d071      	beq.n	80051ea <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a21      	ldr	r2, [pc, #132]	@ (8005190 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d06a      	beq.n	80051e6 <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a1f      	ldr	r2, [pc, #124]	@ (8005194 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d063      	beq.n	80051e2 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a1e      	ldr	r2, [pc, #120]	@ (8005198 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d05b      	beq.n	80051dc <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a1c      	ldr	r2, [pc, #112]	@ (800519c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d053      	beq.n	80051d6 <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a1b      	ldr	r2, [pc, #108]	@ (80051a0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d04b      	beq.n	80051d0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a19      	ldr	r2, [pc, #100]	@ (80051a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d043      	beq.n	80051ca <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a18      	ldr	r2, [pc, #96]	@ (80051a8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d03b      	beq.n	80051c4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a16      	ldr	r2, [pc, #88]	@ (80051ac <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d012      	beq.n	800517c <HAL_DMAEx_MultiBufferStart_IT+0x578>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a15      	ldr	r2, [pc, #84]	@ (80051b0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00a      	beq.n	8005176 <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a13      	ldr	r2, [pc, #76]	@ (80051b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d102      	bne.n	8005170 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800516a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800516e:	e03f      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005170:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005174:	e03c      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005176:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800517a:	e039      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800517c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005180:	e036      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005182:	bf00      	nop
 8005184:	40026000 	.word	0x40026000
 8005188:	40026010 	.word	0x40026010
 800518c:	40026410 	.word	0x40026410
 8005190:	40026070 	.word	0x40026070
 8005194:	40026470 	.word	0x40026470
 8005198:	40026028 	.word	0x40026028
 800519c:	40026428 	.word	0x40026428
 80051a0:	40026088 	.word	0x40026088
 80051a4:	40026488 	.word	0x40026488
 80051a8:	40026040 	.word	0x40026040
 80051ac:	40026440 	.word	0x40026440
 80051b0:	400260a0 	.word	0x400260a0
 80051b4:	400264a0 	.word	0x400264a0
 80051b8:	40026458 	.word	0x40026458
 80051bc:	40026400 	.word	0x40026400
 80051c0:	400260b8 	.word	0x400260b8
 80051c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80051c8:	e012      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051ce:	e00f      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051d4:	e00c      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051da:	e009      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051e0:	e006      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051e2:	2310      	movs	r3, #16
 80051e4:	e004      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051e6:	2310      	movs	r3, #16
 80051e8:	e002      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051ea:	2310      	movs	r3, #16
 80051ec:	e000      	b.n	80051f0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80051ee:	2310      	movs	r3, #16
 80051f0:	4a8c      	ldr	r2, [pc, #560]	@ (8005424 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 80051f2:	6093      	str	r3, [r2, #8]
 80051f4:	e0c6      	b.n	8005384 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	4b8a      	ldr	r3, [pc, #552]	@ (8005428 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 80051fe:	429a      	cmp	r2, r3
 8005200:	d960      	bls.n	80052c4 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a89      	ldr	r2, [pc, #548]	@ (800542c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d057      	beq.n	80052bc <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a87      	ldr	r2, [pc, #540]	@ (8005430 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d050      	beq.n	80052b8 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a86      	ldr	r2, [pc, #536]	@ (8005434 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d049      	beq.n	80052b4 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a84      	ldr	r2, [pc, #528]	@ (8005438 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d042      	beq.n	80052b0 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a83      	ldr	r2, [pc, #524]	@ (800543c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d03a      	beq.n	80052aa <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a81      	ldr	r2, [pc, #516]	@ (8005440 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d032      	beq.n	80052a4 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a80      	ldr	r2, [pc, #512]	@ (8005444 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d02a      	beq.n	800529e <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a7e      	ldr	r2, [pc, #504]	@ (8005448 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a7d      	ldr	r2, [pc, #500]	@ (800544c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d01a      	beq.n	8005292 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a7b      	ldr	r2, [pc, #492]	@ (8005450 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d012      	beq.n	800528c <HAL_DMAEx_MultiBufferStart_IT+0x688>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a7a      	ldr	r2, [pc, #488]	@ (8005454 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d00a      	beq.n	8005286 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a78      	ldr	r2, [pc, #480]	@ (8005458 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d102      	bne.n	8005280 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800527a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800527e:	e01e      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005280:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005284:	e01b      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005286:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800528a:	e018      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800528c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005290:	e015      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005292:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005296:	e012      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800529c:	e00f      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800529e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052a2:	e00c      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052a8:	e009      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052ae:	e006      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052b0:	2310      	movs	r3, #16
 80052b2:	e004      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052b4:	2310      	movs	r3, #16
 80052b6:	e002      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052b8:	2310      	movs	r3, #16
 80052ba:	e000      	b.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80052bc:	2310      	movs	r3, #16
 80052be:	4a67      	ldr	r2, [pc, #412]	@ (800545c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80052c0:	60d3      	str	r3, [r2, #12]
 80052c2:	e05f      	b.n	8005384 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a58      	ldr	r2, [pc, #352]	@ (800542c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d057      	beq.n	800537e <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a57      	ldr	r2, [pc, #348]	@ (8005430 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d050      	beq.n	800537a <HAL_DMAEx_MultiBufferStart_IT+0x776>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a55      	ldr	r2, [pc, #340]	@ (8005434 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d049      	beq.n	8005376 <HAL_DMAEx_MultiBufferStart_IT+0x772>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a54      	ldr	r2, [pc, #336]	@ (8005438 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d042      	beq.n	8005372 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a52      	ldr	r2, [pc, #328]	@ (800543c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d03a      	beq.n	800536c <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a51      	ldr	r2, [pc, #324]	@ (8005440 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d032      	beq.n	8005366 <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a4f      	ldr	r2, [pc, #316]	@ (8005444 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d02a      	beq.n	8005360 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a4e      	ldr	r2, [pc, #312]	@ (8005448 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d022      	beq.n	800535a <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a4c      	ldr	r2, [pc, #304]	@ (800544c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d01a      	beq.n	8005354 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a4b      	ldr	r2, [pc, #300]	@ (8005450 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d012      	beq.n	800534e <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a49      	ldr	r2, [pc, #292]	@ (8005454 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d00a      	beq.n	8005348 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a48      	ldr	r2, [pc, #288]	@ (8005458 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d102      	bne.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 800533c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005340:	e01e      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005342:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005346:	e01b      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005348:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800534c:	e018      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800534e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005352:	e015      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005354:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005358:	e012      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800535a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800535e:	e00f      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005364:	e00c      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005366:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800536a:	e009      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800536c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005370:	e006      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005372:	2310      	movs	r3, #16
 8005374:	e004      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005376:	2310      	movs	r3, #16
 8005378:	e002      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800537a:	2310      	movs	r3, #16
 800537c:	e000      	b.n	8005380 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800537e:	2310      	movs	r3, #16
 8005380:	4a36      	ldr	r2, [pc, #216]	@ (800545c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8005382:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	461a      	mov	r2, r3
 800538a:	4b35      	ldr	r3, [pc, #212]	@ (8005460 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800538c:	429a      	cmp	r2, r3
 800538e:	f240 8082 	bls.w	8005496 <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a25      	ldr	r2, [pc, #148]	@ (800542c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d078      	beq.n	800548e <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a23      	ldr	r2, [pc, #140]	@ (8005430 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d071      	beq.n	800548a <HAL_DMAEx_MultiBufferStart_IT+0x886>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a22      	ldr	r2, [pc, #136]	@ (8005434 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d06a      	beq.n	8005486 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a20      	ldr	r2, [pc, #128]	@ (8005438 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d063      	beq.n	8005482 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a1f      	ldr	r2, [pc, #124]	@ (800543c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d05b      	beq.n	800547c <HAL_DMAEx_MultiBufferStart_IT+0x878>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005440 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d053      	beq.n	8005476 <HAL_DMAEx_MultiBufferStart_IT+0x872>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005444 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d04b      	beq.n	8005470 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a1a      	ldr	r2, [pc, #104]	@ (8005448 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d043      	beq.n	800546a <HAL_DMAEx_MultiBufferStart_IT+0x866>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a19      	ldr	r2, [pc, #100]	@ (800544c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d03b      	beq.n	8005464 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a17      	ldr	r2, [pc, #92]	@ (8005450 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d012      	beq.n	800541c <HAL_DMAEx_MultiBufferStart_IT+0x818>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a16      	ldr	r2, [pc, #88]	@ (8005454 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00a      	beq.n	8005416 <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d102      	bne.n	8005410 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 800540a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800540e:	e03f      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005410:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005414:	e03c      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005416:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800541a:	e039      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800541c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005420:	e036      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005422:	bf00      	nop
 8005424:	40026400 	.word	0x40026400
 8005428:	40026058 	.word	0x40026058
 800542c:	40026010 	.word	0x40026010
 8005430:	40026410 	.word	0x40026410
 8005434:	40026070 	.word	0x40026070
 8005438:	40026470 	.word	0x40026470
 800543c:	40026028 	.word	0x40026028
 8005440:	40026428 	.word	0x40026428
 8005444:	40026088 	.word	0x40026088
 8005448:	40026488 	.word	0x40026488
 800544c:	40026040 	.word	0x40026040
 8005450:	40026440 	.word	0x40026440
 8005454:	400260a0 	.word	0x400260a0
 8005458:	400264a0 	.word	0x400264a0
 800545c:	40026000 	.word	0x40026000
 8005460:	40026458 	.word	0x40026458
 8005464:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005468:	e012      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800546a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800546e:	e00f      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005470:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005474:	e00c      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005476:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800547a:	e009      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800547c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005480:	e006      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005482:	2308      	movs	r3, #8
 8005484:	e004      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005486:	2308      	movs	r3, #8
 8005488:	e002      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800548a:	2308      	movs	r3, #8
 800548c:	e000      	b.n	8005490 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800548e:	2308      	movs	r3, #8
 8005490:	4a8c      	ldr	r2, [pc, #560]	@ (80056c4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8005492:	60d3      	str	r3, [r2, #12]
 8005494:	e14e      	b.n	8005734 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	461a      	mov	r2, r3
 800549c:	4b8a      	ldr	r3, [pc, #552]	@ (80056c8 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 800549e:	429a      	cmp	r2, r3
 80054a0:	d960      	bls.n	8005564 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a89      	ldr	r2, [pc, #548]	@ (80056cc <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d057      	beq.n	800555c <HAL_DMAEx_MultiBufferStart_IT+0x958>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a87      	ldr	r2, [pc, #540]	@ (80056d0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d050      	beq.n	8005558 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a86      	ldr	r2, [pc, #536]	@ (80056d4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d049      	beq.n	8005554 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a84      	ldr	r2, [pc, #528]	@ (80056d8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d042      	beq.n	8005550 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a83      	ldr	r2, [pc, #524]	@ (80056dc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d03a      	beq.n	800554a <HAL_DMAEx_MultiBufferStart_IT+0x946>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a81      	ldr	r2, [pc, #516]	@ (80056e0 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d032      	beq.n	8005544 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a80      	ldr	r2, [pc, #512]	@ (80056e4 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d02a      	beq.n	800553e <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a7e      	ldr	r2, [pc, #504]	@ (80056e8 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d022      	beq.n	8005538 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a7d      	ldr	r2, [pc, #500]	@ (80056ec <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d01a      	beq.n	8005532 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a7b      	ldr	r2, [pc, #492]	@ (80056f0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d012      	beq.n	800552c <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a7a      	ldr	r2, [pc, #488]	@ (80056f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00a      	beq.n	8005526 <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a78      	ldr	r2, [pc, #480]	@ (80056f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d102      	bne.n	8005520 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 800551a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800551e:	e01e      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005520:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005524:	e01b      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005526:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800552a:	e018      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800552c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005530:	e015      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005532:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005536:	e012      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005538:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800553c:	e00f      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800553e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005542:	e00c      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005544:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005548:	e009      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800554a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800554e:	e006      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005550:	2308      	movs	r3, #8
 8005552:	e004      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005554:	2308      	movs	r3, #8
 8005556:	e002      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005558:	2308      	movs	r3, #8
 800555a:	e000      	b.n	800555e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800555c:	2308      	movs	r3, #8
 800555e:	4a59      	ldr	r2, [pc, #356]	@ (80056c4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8005560:	6093      	str	r3, [r2, #8]
 8005562:	e0e7      	b.n	8005734 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	461a      	mov	r2, r3
 800556a:	4b64      	ldr	r3, [pc, #400]	@ (80056fc <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800556c:	429a      	cmp	r2, r3
 800556e:	d960      	bls.n	8005632 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a55      	ldr	r2, [pc, #340]	@ (80056cc <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d057      	beq.n	800562a <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a54      	ldr	r2, [pc, #336]	@ (80056d0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d050      	beq.n	8005626 <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a52      	ldr	r2, [pc, #328]	@ (80056d4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d049      	beq.n	8005622 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a51      	ldr	r2, [pc, #324]	@ (80056d8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d042      	beq.n	800561e <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a4f      	ldr	r2, [pc, #316]	@ (80056dc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d03a      	beq.n	8005618 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a4e      	ldr	r2, [pc, #312]	@ (80056e0 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d032      	beq.n	8005612 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a4c      	ldr	r2, [pc, #304]	@ (80056e4 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d02a      	beq.n	800560c <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a4b      	ldr	r2, [pc, #300]	@ (80056e8 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d022      	beq.n	8005606 <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a49      	ldr	r2, [pc, #292]	@ (80056ec <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d01a      	beq.n	8005600 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a48      	ldr	r2, [pc, #288]	@ (80056f0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d012      	beq.n	80055fa <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a46      	ldr	r2, [pc, #280]	@ (80056f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00a      	beq.n	80055f4 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a45      	ldr	r2, [pc, #276]	@ (80056f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d102      	bne.n	80055ee <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 80055e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80055ec:	e01e      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80055ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80055f2:	e01b      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80055f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80055f8:	e018      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80055fa:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80055fe:	e015      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005600:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005604:	e012      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005606:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800560a:	e00f      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800560c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005610:	e00c      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005612:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005616:	e009      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005618:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800561c:	e006      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800561e:	2308      	movs	r3, #8
 8005620:	e004      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005622:	2308      	movs	r3, #8
 8005624:	e002      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005626:	2308      	movs	r3, #8
 8005628:	e000      	b.n	800562c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800562a:	2308      	movs	r3, #8
 800562c:	4a34      	ldr	r2, [pc, #208]	@ (8005700 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 800562e:	60d3      	str	r3, [r2, #12]
 8005630:	e080      	b.n	8005734 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a25      	ldr	r2, [pc, #148]	@ (80056cc <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d078      	beq.n	800572e <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a23      	ldr	r2, [pc, #140]	@ (80056d0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d071      	beq.n	800572a <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a22      	ldr	r2, [pc, #136]	@ (80056d4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d06a      	beq.n	8005726 <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a20      	ldr	r2, [pc, #128]	@ (80056d8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d063      	beq.n	8005722 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a1f      	ldr	r2, [pc, #124]	@ (80056dc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d05b      	beq.n	800571c <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a1d      	ldr	r2, [pc, #116]	@ (80056e0 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d053      	beq.n	8005716 <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a1c      	ldr	r2, [pc, #112]	@ (80056e4 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d04b      	beq.n	8005710 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1a      	ldr	r2, [pc, #104]	@ (80056e8 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d043      	beq.n	800570a <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a19      	ldr	r2, [pc, #100]	@ (80056ec <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d03b      	beq.n	8005704 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a17      	ldr	r2, [pc, #92]	@ (80056f0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d012      	beq.n	80056bc <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a16      	ldr	r2, [pc, #88]	@ (80056f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00a      	beq.n	80056b6 <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d102      	bne.n	80056b0 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 80056aa:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056ae:	e03f      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80056b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056b4:	e03c      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80056b6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056ba:	e039      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80056bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056c0:	e036      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80056c2:	bf00      	nop
 80056c4:	40026400 	.word	0x40026400
 80056c8:	400260b8 	.word	0x400260b8
 80056cc:	40026010 	.word	0x40026010
 80056d0:	40026410 	.word	0x40026410
 80056d4:	40026070 	.word	0x40026070
 80056d8:	40026470 	.word	0x40026470
 80056dc:	40026028 	.word	0x40026028
 80056e0:	40026428 	.word	0x40026428
 80056e4:	40026088 	.word	0x40026088
 80056e8:	40026488 	.word	0x40026488
 80056ec:	40026040 	.word	0x40026040
 80056f0:	40026440 	.word	0x40026440
 80056f4:	400260a0 	.word	0x400260a0
 80056f8:	400264a0 	.word	0x400264a0
 80056fc:	40026058 	.word	0x40026058
 8005700:	40026000 	.word	0x40026000
 8005704:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005708:	e012      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800570a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800570e:	e00f      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005710:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005714:	e00c      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005716:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800571a:	e009      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800571c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005720:	e006      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005722:	2308      	movs	r3, #8
 8005724:	e004      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005726:	2308      	movs	r3, #8
 8005728:	e002      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800572a:	2308      	movs	r3, #8
 800572c:	e000      	b.n	8005730 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800572e:	2308      	movs	r3, #8
 8005730:	4a8a      	ldr	r2, [pc, #552]	@ (800595c <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8005732:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	4b89      	ldr	r3, [pc, #548]	@ (8005960 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 800573c:	429a      	cmp	r2, r3
 800573e:	d960      	bls.n	8005802 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a87      	ldr	r2, [pc, #540]	@ (8005964 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d057      	beq.n	80057fa <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a86      	ldr	r2, [pc, #536]	@ (8005968 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d050      	beq.n	80057f6 <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a84      	ldr	r2, [pc, #528]	@ (800596c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d049      	beq.n	80057f2 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a83      	ldr	r2, [pc, #524]	@ (8005970 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d042      	beq.n	80057ee <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a81      	ldr	r2, [pc, #516]	@ (8005974 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d03a      	beq.n	80057e8 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a80      	ldr	r2, [pc, #512]	@ (8005978 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d032      	beq.n	80057e2 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a7e      	ldr	r2, [pc, #504]	@ (800597c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d02a      	beq.n	80057dc <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a7d      	ldr	r2, [pc, #500]	@ (8005980 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d022      	beq.n	80057d6 <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a7b      	ldr	r2, [pc, #492]	@ (8005984 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d01a      	beq.n	80057d0 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a7a      	ldr	r2, [pc, #488]	@ (8005988 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d012      	beq.n	80057ca <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a78      	ldr	r2, [pc, #480]	@ (800598c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d00a      	beq.n	80057c4 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a77      	ldr	r2, [pc, #476]	@ (8005990 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d102      	bne.n	80057be <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 80057b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80057bc:	e01e      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057c2:	e01b      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80057c8:	e018      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057ca:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80057ce:	e015      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057d0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80057d4:	e012      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057da:	e00f      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057e0:	e00c      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057e6:	e009      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057ec:	e006      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057ee:	2304      	movs	r3, #4
 80057f0:	e004      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057f2:	2304      	movs	r3, #4
 80057f4:	e002      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057f6:	2304      	movs	r3, #4
 80057f8:	e000      	b.n	80057fc <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80057fa:	2304      	movs	r3, #4
 80057fc:	4a65      	ldr	r2, [pc, #404]	@ (8005994 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 80057fe:	60d3      	str	r3, [r2, #12]
 8005800:	e150      	b.n	8005aa4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	4b63      	ldr	r3, [pc, #396]	@ (8005998 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 800580a:	429a      	cmp	r2, r3
 800580c:	d960      	bls.n	80058d0 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a54      	ldr	r2, [pc, #336]	@ (8005964 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d057      	beq.n	80058c8 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a52      	ldr	r2, [pc, #328]	@ (8005968 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d050      	beq.n	80058c4 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a51      	ldr	r2, [pc, #324]	@ (800596c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d049      	beq.n	80058c0 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a4f      	ldr	r2, [pc, #316]	@ (8005970 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d042      	beq.n	80058bc <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a4e      	ldr	r2, [pc, #312]	@ (8005974 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d03a      	beq.n	80058b6 <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a4c      	ldr	r2, [pc, #304]	@ (8005978 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d032      	beq.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a4b      	ldr	r2, [pc, #300]	@ (800597c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d02a      	beq.n	80058aa <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a49      	ldr	r2, [pc, #292]	@ (8005980 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d022      	beq.n	80058a4 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a48      	ldr	r2, [pc, #288]	@ (8005984 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d01a      	beq.n	800589e <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a46      	ldr	r2, [pc, #280]	@ (8005988 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d012      	beq.n	8005898 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a45      	ldr	r2, [pc, #276]	@ (800598c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00a      	beq.n	8005892 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a43      	ldr	r2, [pc, #268]	@ (8005990 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d102      	bne.n	800588c <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8005886:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800588a:	e01e      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800588c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005890:	e01b      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005892:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005896:	e018      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005898:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800589c:	e015      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800589e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80058a2:	e012      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058a8:	e00f      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058ae:	e00c      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058b4:	e009      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058ba:	e006      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058bc:	2304      	movs	r3, #4
 80058be:	e004      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058c0:	2304      	movs	r3, #4
 80058c2:	e002      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058c4:	2304      	movs	r3, #4
 80058c6:	e000      	b.n	80058ca <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80058c8:	2304      	movs	r3, #4
 80058ca:	4a32      	ldr	r2, [pc, #200]	@ (8005994 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 80058cc:	6093      	str	r3, [r2, #8]
 80058ce:	e0e9      	b.n	8005aa4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	461a      	mov	r2, r3
 80058d6:	4b31      	ldr	r3, [pc, #196]	@ (800599c <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 80058d8:	429a      	cmp	r2, r3
 80058da:	f240 8083 	bls.w	80059e4 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a20      	ldr	r2, [pc, #128]	@ (8005964 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d079      	beq.n	80059dc <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005968 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d072      	beq.n	80059d8 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a1d      	ldr	r2, [pc, #116]	@ (800596c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d06b      	beq.n	80059d4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1b      	ldr	r2, [pc, #108]	@ (8005970 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d064      	beq.n	80059d0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a1a      	ldr	r2, [pc, #104]	@ (8005974 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d05c      	beq.n	80059ca <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a18      	ldr	r2, [pc, #96]	@ (8005978 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d054      	beq.n	80059c4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a17      	ldr	r2, [pc, #92]	@ (800597c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d04c      	beq.n	80059be <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a15      	ldr	r2, [pc, #84]	@ (8005980 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d044      	beq.n	80059b8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a14      	ldr	r2, [pc, #80]	@ (8005984 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d03c      	beq.n	80059b2 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a12      	ldr	r2, [pc, #72]	@ (8005988 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d034      	beq.n	80059ac <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a11      	ldr	r2, [pc, #68]	@ (800598c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d02c      	beq.n	80059a6 <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a0f      	ldr	r2, [pc, #60]	@ (8005990 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d124      	bne.n	80059a0 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8005956:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800595a:	e040      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800595c:	40026000 	.word	0x40026000
 8005960:	40026458 	.word	0x40026458
 8005964:	40026010 	.word	0x40026010
 8005968:	40026410 	.word	0x40026410
 800596c:	40026070 	.word	0x40026070
 8005970:	40026470 	.word	0x40026470
 8005974:	40026028 	.word	0x40026028
 8005978:	40026428 	.word	0x40026428
 800597c:	40026088 	.word	0x40026088
 8005980:	40026488 	.word	0x40026488
 8005984:	40026040 	.word	0x40026040
 8005988:	40026440 	.word	0x40026440
 800598c:	400260a0 	.word	0x400260a0
 8005990:	400264a0 	.word	0x400264a0
 8005994:	40026400 	.word	0x40026400
 8005998:	400260b8 	.word	0x400260b8
 800599c:	40026058 	.word	0x40026058
 80059a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059a4:	e01b      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059a6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80059aa:	e018      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059ac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80059b0:	e015      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059b2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80059b6:	e012      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059bc:	e00f      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059c2:	e00c      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059c8:	e009      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059ce:	e006      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059d0:	2304      	movs	r3, #4
 80059d2:	e004      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059d4:	2304      	movs	r3, #4
 80059d6:	e002      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059d8:	2304      	movs	r3, #4
 80059da:	e000      	b.n	80059de <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80059dc:	2304      	movs	r3, #4
 80059de:	4a8b      	ldr	r2, [pc, #556]	@ (8005c0c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 80059e0:	60d3      	str	r3, [r2, #12]
 80059e2:	e05f      	b.n	8005aa4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a89      	ldr	r2, [pc, #548]	@ (8005c10 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d057      	beq.n	8005a9e <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a88      	ldr	r2, [pc, #544]	@ (8005c14 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d050      	beq.n	8005a9a <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a86      	ldr	r2, [pc, #536]	@ (8005c18 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d049      	beq.n	8005a96 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a85      	ldr	r2, [pc, #532]	@ (8005c1c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d042      	beq.n	8005a92 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a83      	ldr	r2, [pc, #524]	@ (8005c20 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d03a      	beq.n	8005a8c <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a82      	ldr	r2, [pc, #520]	@ (8005c24 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d032      	beq.n	8005a86 <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a80      	ldr	r2, [pc, #512]	@ (8005c28 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d02a      	beq.n	8005a80 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a7f      	ldr	r2, [pc, #508]	@ (8005c2c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d022      	beq.n	8005a7a <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a7d      	ldr	r2, [pc, #500]	@ (8005c30 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d01a      	beq.n	8005a74 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a7c      	ldr	r2, [pc, #496]	@ (8005c34 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d012      	beq.n	8005a6e <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a7a      	ldr	r2, [pc, #488]	@ (8005c38 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00a      	beq.n	8005a68 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a79      	ldr	r2, [pc, #484]	@ (8005c3c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d102      	bne.n	8005a62 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8005a5c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a60:	e01e      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a62:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a66:	e01b      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a68:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a6c:	e018      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a6e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a72:	e015      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a74:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a78:	e012      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a7e:	e00f      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a84:	e00c      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a8a:	e009      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a90:	e006      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a92:	2304      	movs	r3, #4
 8005a94:	e004      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a96:	2304      	movs	r3, #4
 8005a98:	e002      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a9a:	2304      	movs	r3, #4
 8005a9c:	e000      	b.n	8005aa0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005a9e:	2304      	movs	r3, #4
 8005aa0:	4a5a      	ldr	r2, [pc, #360]	@ (8005c0c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005aa2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	4b65      	ldr	r3, [pc, #404]	@ (8005c40 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d95c      	bls.n	8005b6a <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a56      	ldr	r2, [pc, #344]	@ (8005c10 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d053      	beq.n	8005b62 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a55      	ldr	r2, [pc, #340]	@ (8005c14 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d04c      	beq.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a53      	ldr	r2, [pc, #332]	@ (8005c18 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d045      	beq.n	8005b5a <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a52      	ldr	r2, [pc, #328]	@ (8005c1c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d03e      	beq.n	8005b56 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a50      	ldr	r2, [pc, #320]	@ (8005c20 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d037      	beq.n	8005b52 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a4f      	ldr	r2, [pc, #316]	@ (8005c24 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d030      	beq.n	8005b4e <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a4d      	ldr	r2, [pc, #308]	@ (8005c28 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d029      	beq.n	8005b4a <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a4c      	ldr	r2, [pc, #304]	@ (8005c2c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d022      	beq.n	8005b46 <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a4a      	ldr	r2, [pc, #296]	@ (8005c30 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d01a      	beq.n	8005b40 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a49      	ldr	r2, [pc, #292]	@ (8005c34 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d012      	beq.n	8005b3a <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a47      	ldr	r2, [pc, #284]	@ (8005c38 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00a      	beq.n	8005b34 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a46      	ldr	r2, [pc, #280]	@ (8005c3c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d102      	bne.n	8005b2e <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8005b28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b2c:	e01a      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005b32:	e017      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b38:	e014      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b3e:	e011      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b44:	e00e      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b46:	2340      	movs	r3, #64	@ 0x40
 8005b48:	e00c      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b4a:	2340      	movs	r3, #64	@ 0x40
 8005b4c:	e00a      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b4e:	2340      	movs	r3, #64	@ 0x40
 8005b50:	e008      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b52:	2340      	movs	r3, #64	@ 0x40
 8005b54:	e006      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b56:	2301      	movs	r3, #1
 8005b58:	e004      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e002      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e000      	b.n	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005b62:	2301      	movs	r3, #1
 8005b64:	4a37      	ldr	r2, [pc, #220]	@ (8005c44 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8005b66:	60d3      	str	r3, [r2, #12]
 8005b68:	e141      	b.n	8005dee <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	4b35      	ldr	r3, [pc, #212]	@ (8005c48 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d97c      	bls.n	8005c70 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a25      	ldr	r2, [pc, #148]	@ (8005c10 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d073      	beq.n	8005c68 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a23      	ldr	r2, [pc, #140]	@ (8005c14 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d06c      	beq.n	8005c64 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a22      	ldr	r2, [pc, #136]	@ (8005c18 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d065      	beq.n	8005c60 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a20      	ldr	r2, [pc, #128]	@ (8005c1c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d05e      	beq.n	8005c5c <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8005c20 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d057      	beq.n	8005c58 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1d      	ldr	r2, [pc, #116]	@ (8005c24 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d050      	beq.n	8005c54 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c28 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d049      	beq.n	8005c50 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8005c2c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d042      	beq.n	8005c4c <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a19      	ldr	r2, [pc, #100]	@ (8005c30 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d01a      	beq.n	8005c06 <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a17      	ldr	r2, [pc, #92]	@ (8005c34 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d012      	beq.n	8005c00 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a16      	ldr	r2, [pc, #88]	@ (8005c38 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00a      	beq.n	8005bfa <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a14      	ldr	r2, [pc, #80]	@ (8005c3c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d102      	bne.n	8005bf4 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8005bee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005bf2:	e03a      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005bf4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005bf8:	e037      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005bfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005bfe:	e034      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005c04:	e031      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005c0a:	e02e      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c0c:	40026000 	.word	0x40026000
 8005c10:	40026010 	.word	0x40026010
 8005c14:	40026410 	.word	0x40026410
 8005c18:	40026070 	.word	0x40026070
 8005c1c:	40026470 	.word	0x40026470
 8005c20:	40026028 	.word	0x40026028
 8005c24:	40026428 	.word	0x40026428
 8005c28:	40026088 	.word	0x40026088
 8005c2c:	40026488 	.word	0x40026488
 8005c30:	40026040 	.word	0x40026040
 8005c34:	40026440 	.word	0x40026440
 8005c38:	400260a0 	.word	0x400260a0
 8005c3c:	400264a0 	.word	0x400264a0
 8005c40:	40026458 	.word	0x40026458
 8005c44:	40026400 	.word	0x40026400
 8005c48:	400260b8 	.word	0x400260b8
 8005c4c:	2340      	movs	r3, #64	@ 0x40
 8005c4e:	e00c      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c50:	2340      	movs	r3, #64	@ 0x40
 8005c52:	e00a      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c54:	2340      	movs	r3, #64	@ 0x40
 8005c56:	e008      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c58:	2340      	movs	r3, #64	@ 0x40
 8005c5a:	e006      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e004      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c60:	2301      	movs	r3, #1
 8005c62:	e002      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c64:	2301      	movs	r3, #1
 8005c66:	e000      	b.n	8005c6a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005c68:	2301      	movs	r3, #1
 8005c6a:	4a7b      	ldr	r2, [pc, #492]	@ (8005e58 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8005c6c:	6093      	str	r3, [r2, #8]
 8005c6e:	e0be      	b.n	8005dee <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	461a      	mov	r2, r3
 8005c76:	4b79      	ldr	r3, [pc, #484]	@ (8005e5c <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d95c      	bls.n	8005d36 <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a77      	ldr	r2, [pc, #476]	@ (8005e60 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d053      	beq.n	8005d2e <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a76      	ldr	r2, [pc, #472]	@ (8005e64 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d04c      	beq.n	8005d2a <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a74      	ldr	r2, [pc, #464]	@ (8005e68 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d045      	beq.n	8005d26 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a73      	ldr	r2, [pc, #460]	@ (8005e6c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d03e      	beq.n	8005d22 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a71      	ldr	r2, [pc, #452]	@ (8005e70 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d037      	beq.n	8005d1e <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a70      	ldr	r2, [pc, #448]	@ (8005e74 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d030      	beq.n	8005d1a <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8005e78 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d029      	beq.n	8005d16 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a6d      	ldr	r2, [pc, #436]	@ (8005e7c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d022      	beq.n	8005d12 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a6b      	ldr	r2, [pc, #428]	@ (8005e80 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d01a      	beq.n	8005d0c <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a6a      	ldr	r2, [pc, #424]	@ (8005e84 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d012      	beq.n	8005d06 <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a68      	ldr	r2, [pc, #416]	@ (8005e88 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d00a      	beq.n	8005d00 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a67      	ldr	r2, [pc, #412]	@ (8005e8c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d102      	bne.n	8005cfa <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8005cf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005cf8:	e01a      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005cfa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005cfe:	e017      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d04:	e014      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d0a:	e011      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d10:	e00e      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d12:	2340      	movs	r3, #64	@ 0x40
 8005d14:	e00c      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d16:	2340      	movs	r3, #64	@ 0x40
 8005d18:	e00a      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d1a:	2340      	movs	r3, #64	@ 0x40
 8005d1c:	e008      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d1e:	2340      	movs	r3, #64	@ 0x40
 8005d20:	e006      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d22:	2301      	movs	r3, #1
 8005d24:	e004      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d26:	2301      	movs	r3, #1
 8005d28:	e002      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	4a57      	ldr	r2, [pc, #348]	@ (8005e90 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8005d32:	60d3      	str	r3, [r2, #12]
 8005d34:	e05b      	b.n	8005dee <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a49      	ldr	r2, [pc, #292]	@ (8005e60 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d053      	beq.n	8005de8 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a47      	ldr	r2, [pc, #284]	@ (8005e64 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d04c      	beq.n	8005de4 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a46      	ldr	r2, [pc, #280]	@ (8005e68 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d045      	beq.n	8005de0 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a44      	ldr	r2, [pc, #272]	@ (8005e6c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d03e      	beq.n	8005ddc <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a43      	ldr	r2, [pc, #268]	@ (8005e70 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d037      	beq.n	8005dd8 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a41      	ldr	r2, [pc, #260]	@ (8005e74 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d030      	beq.n	8005dd4 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a40      	ldr	r2, [pc, #256]	@ (8005e78 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d029      	beq.n	8005dd0 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a3e      	ldr	r2, [pc, #248]	@ (8005e7c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d022      	beq.n	8005dcc <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a3d      	ldr	r2, [pc, #244]	@ (8005e80 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d01a      	beq.n	8005dc6 <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a3b      	ldr	r2, [pc, #236]	@ (8005e84 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d012      	beq.n	8005dc0 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a3a      	ldr	r2, [pc, #232]	@ (8005e88 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d00a      	beq.n	8005dba <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a38      	ldr	r2, [pc, #224]	@ (8005e8c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d102      	bne.n	8005db4 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8005dae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005db2:	e01a      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005db4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005db8:	e017      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005dbe:	e014      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005dc4:	e011      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dc6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005dca:	e00e      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dcc:	2340      	movs	r3, #64	@ 0x40
 8005dce:	e00c      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dd0:	2340      	movs	r3, #64	@ 0x40
 8005dd2:	e00a      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dd4:	2340      	movs	r3, #64	@ 0x40
 8005dd6:	e008      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005dd8:	2340      	movs	r3, #64	@ 0x40
 8005dda:	e006      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e004      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005de0:	2301      	movs	r3, #1
 8005de2:	e002      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005de4:	2301      	movs	r3, #1
 8005de6:	e000      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005de8:	2301      	movs	r3, #1
 8005dea:	4a29      	ldr	r2, [pc, #164]	@ (8005e90 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8005dec:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f042 0216 	orr.w	r2, r2, #22
 8005dfc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	695a      	ldr	r2, [r3, #20]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d103      	bne.n	8005e1e <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d007      	beq.n	8005e2e <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f042 0208 	orr.w	r2, r2, #8
 8005e2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f042 0201 	orr.w	r2, r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	e005      	b.n	8005e4c <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005e48:	2302      	movs	r3, #2
 8005e4a:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8005e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	40026400 	.word	0x40026400
 8005e5c:	40026058 	.word	0x40026058
 8005e60:	40026010 	.word	0x40026010
 8005e64:	40026410 	.word	0x40026410
 8005e68:	40026070 	.word	0x40026070
 8005e6c:	40026470 	.word	0x40026470
 8005e70:	40026028 	.word	0x40026028
 8005e74:	40026428 	.word	0x40026428
 8005e78:	40026088 	.word	0x40026088
 8005e7c:	40026488 	.word	0x40026488
 8005e80:	40026040 	.word	0x40026040
 8005e84:	40026440 	.word	0x40026440
 8005e88:	400260a0 	.word	0x400260a0
 8005e8c:	400264a0 	.word	0x400264a0
 8005e90:	40026000 	.word	0x40026000

08005e94 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8005ea2:	79fb      	ldrb	r3, [r7, #7]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d104      	bne.n	8005eb2 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	60da      	str	r2, [r3, #12]
 8005eb0:	e003      	b.n	8005eba <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
 8005ed4:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	2b40      	cmp	r3, #64	@ 0x40
 8005ee4:	d108      	bne.n	8005ef8 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005ef6:	e007      	b.n	8005f08 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	60da      	str	r2, [r3, #12]
}
 8005f08:	bf00      	nop
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b089      	sub	sp, #36	@ 0x24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61fb      	str	r3, [r7, #28]
 8005f2e:	e165      	b.n	80061fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f30:	2201      	movs	r2, #1
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	4013      	ands	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	f040 8154 	bne.w	80061f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d005      	beq.n	8005f66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d130      	bne.n	8005fc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	005b      	lsls	r3, r3, #1
 8005f70:	2203      	movs	r2, #3
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	43db      	mvns	r3, r3
 8005f78:	69ba      	ldr	r2, [r7, #24]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa4:	43db      	mvns	r3, r3
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	4013      	ands	r3, r2
 8005faa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	091b      	lsrs	r3, r3, #4
 8005fb2:	f003 0201 	and.w	r2, r3, #1
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f003 0303 	and.w	r3, r3, #3
 8005fd0:	2b03      	cmp	r3, #3
 8005fd2:	d017      	beq.n	8006004 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	2203      	movs	r2, #3
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	689a      	ldr	r2, [r3, #8]
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	005b      	lsls	r3, r3, #1
 8005ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 0303 	and.w	r3, r3, #3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d123      	bne.n	8006058 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	08da      	lsrs	r2, r3, #3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3208      	adds	r2, #8
 8006018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	220f      	movs	r2, #15
 8006028:	fa02 f303 	lsl.w	r3, r2, r3
 800602c:	43db      	mvns	r3, r3
 800602e:	69ba      	ldr	r2, [r7, #24]
 8006030:	4013      	ands	r3, r2
 8006032:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	691a      	ldr	r2, [r3, #16]
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	f003 0307 	and.w	r3, r3, #7
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	69ba      	ldr	r2, [r7, #24]
 8006046:	4313      	orrs	r3, r2
 8006048:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	08da      	lsrs	r2, r3, #3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3208      	adds	r2, #8
 8006052:	69b9      	ldr	r1, [r7, #24]
 8006054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	2203      	movs	r2, #3
 8006064:	fa02 f303 	lsl.w	r3, r2, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	4013      	ands	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f003 0203 	and.w	r2, r3, #3
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 80ae 	beq.w	80061f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	4b5d      	ldr	r3, [pc, #372]	@ (8006214 <HAL_GPIO_Init+0x300>)
 80060a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a2:	4a5c      	ldr	r2, [pc, #368]	@ (8006214 <HAL_GPIO_Init+0x300>)
 80060a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80060aa:	4b5a      	ldr	r3, [pc, #360]	@ (8006214 <HAL_GPIO_Init+0x300>)
 80060ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060b6:	4a58      	ldr	r2, [pc, #352]	@ (8006218 <HAL_GPIO_Init+0x304>)
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	089b      	lsrs	r3, r3, #2
 80060bc:	3302      	adds	r3, #2
 80060be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f003 0303 	and.w	r3, r3, #3
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	220f      	movs	r2, #15
 80060ce:	fa02 f303 	lsl.w	r3, r2, r3
 80060d2:	43db      	mvns	r3, r3
 80060d4:	69ba      	ldr	r2, [r7, #24]
 80060d6:	4013      	ands	r3, r2
 80060d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a4f      	ldr	r2, [pc, #316]	@ (800621c <HAL_GPIO_Init+0x308>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d025      	beq.n	800612e <HAL_GPIO_Init+0x21a>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a4e      	ldr	r2, [pc, #312]	@ (8006220 <HAL_GPIO_Init+0x30c>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d01f      	beq.n	800612a <HAL_GPIO_Init+0x216>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a4d      	ldr	r2, [pc, #308]	@ (8006224 <HAL_GPIO_Init+0x310>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d019      	beq.n	8006126 <HAL_GPIO_Init+0x212>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a4c      	ldr	r2, [pc, #304]	@ (8006228 <HAL_GPIO_Init+0x314>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d013      	beq.n	8006122 <HAL_GPIO_Init+0x20e>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a4b      	ldr	r2, [pc, #300]	@ (800622c <HAL_GPIO_Init+0x318>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00d      	beq.n	800611e <HAL_GPIO_Init+0x20a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a4a      	ldr	r2, [pc, #296]	@ (8006230 <HAL_GPIO_Init+0x31c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d007      	beq.n	800611a <HAL_GPIO_Init+0x206>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a49      	ldr	r2, [pc, #292]	@ (8006234 <HAL_GPIO_Init+0x320>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d101      	bne.n	8006116 <HAL_GPIO_Init+0x202>
 8006112:	2306      	movs	r3, #6
 8006114:	e00c      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 8006116:	2307      	movs	r3, #7
 8006118:	e00a      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 800611a:	2305      	movs	r3, #5
 800611c:	e008      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 800611e:	2304      	movs	r3, #4
 8006120:	e006      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 8006122:	2303      	movs	r3, #3
 8006124:	e004      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 8006126:	2302      	movs	r3, #2
 8006128:	e002      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 800612a:	2301      	movs	r3, #1
 800612c:	e000      	b.n	8006130 <HAL_GPIO_Init+0x21c>
 800612e:	2300      	movs	r3, #0
 8006130:	69fa      	ldr	r2, [r7, #28]
 8006132:	f002 0203 	and.w	r2, r2, #3
 8006136:	0092      	lsls	r2, r2, #2
 8006138:	4093      	lsls	r3, r2
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	4313      	orrs	r3, r2
 800613e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006140:	4935      	ldr	r1, [pc, #212]	@ (8006218 <HAL_GPIO_Init+0x304>)
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	089b      	lsrs	r3, r3, #2
 8006146:	3302      	adds	r3, #2
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800614e:	4b3a      	ldr	r3, [pc, #232]	@ (8006238 <HAL_GPIO_Init+0x324>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	43db      	mvns	r3, r3
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	4013      	ands	r3, r2
 800615c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d003      	beq.n	8006172 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006172:	4a31      	ldr	r2, [pc, #196]	@ (8006238 <HAL_GPIO_Init+0x324>)
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006178:	4b2f      	ldr	r3, [pc, #188]	@ (8006238 <HAL_GPIO_Init+0x324>)
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	43db      	mvns	r3, r3
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	4013      	ands	r3, r2
 8006186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	4313      	orrs	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800619c:	4a26      	ldr	r2, [pc, #152]	@ (8006238 <HAL_GPIO_Init+0x324>)
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061a2:	4b25      	ldr	r3, [pc, #148]	@ (8006238 <HAL_GPIO_Init+0x324>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	43db      	mvns	r3, r3
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	4013      	ands	r3, r2
 80061b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <HAL_GPIO_Init+0x324>)
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006238 <HAL_GPIO_Init+0x324>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	43db      	mvns	r3, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	4013      	ands	r3, r2
 80061da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80061f0:	4a11      	ldr	r2, [pc, #68]	@ (8006238 <HAL_GPIO_Init+0x324>)
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	3301      	adds	r3, #1
 80061fa:	61fb      	str	r3, [r7, #28]
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	2b0f      	cmp	r3, #15
 8006200:	f67f ae96 	bls.w	8005f30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006204:	bf00      	nop
 8006206:	bf00      	nop
 8006208:	3724      	adds	r7, #36	@ 0x24
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop
 8006214:	40023800 	.word	0x40023800
 8006218:	40013800 	.word	0x40013800
 800621c:	40020000 	.word	0x40020000
 8006220:	40020400 	.word	0x40020400
 8006224:	40020800 	.word	0x40020800
 8006228:	40020c00 	.word	0x40020c00
 800622c:	40021000 	.word	0x40021000
 8006230:	40021400 	.word	0x40021400
 8006234:	40021800 	.word	0x40021800
 8006238:	40013c00 	.word	0x40013c00

0800623c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	460b      	mov	r3, r1
 8006246:	807b      	strh	r3, [r7, #2]
 8006248:	4613      	mov	r3, r2
 800624a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800624c:	787b      	ldrb	r3, [r7, #1]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006252:	887a      	ldrh	r2, [r7, #2]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006258:	e003      	b.n	8006262 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800625a:	887b      	ldrh	r3, [r7, #2]
 800625c:	041a      	lsls	r2, r3, #16
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	619a      	str	r2, [r3, #24]
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800626e:	b480      	push	{r7}
 8006270:	b085      	sub	sp, #20
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
 8006276:	460b      	mov	r3, r1
 8006278:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006280:	887a      	ldrh	r2, [r7, #2]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4013      	ands	r3, r2
 8006286:	041a      	lsls	r2, r3, #16
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	43d9      	mvns	r1, r3
 800628c:	887b      	ldrh	r3, [r7, #2]
 800628e:	400b      	ands	r3, r1
 8006290:	431a      	orrs	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	619a      	str	r2, [r3, #24]
}
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
	...

080062a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	4603      	mov	r3, r0
 80062ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80062ae:	4b08      	ldr	r3, [pc, #32]	@ (80062d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062b0:	695a      	ldr	r2, [r3, #20]
 80062b2:	88fb      	ldrh	r3, [r7, #6]
 80062b4:	4013      	ands	r3, r2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d006      	beq.n	80062c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80062ba:	4a05      	ldr	r2, [pc, #20]	@ (80062d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062bc:	88fb      	ldrh	r3, [r7, #6]
 80062be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	4618      	mov	r0, r3
 80062c4:	f000 f806 	bl	80062d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80062c8:	bf00      	nop
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	40013c00 	.word	0x40013c00

080062d4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	4603      	mov	r3, r0
 80062dc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
	...

080062ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e12b      	b.n	8006556 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d106      	bne.n	8006318 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7fc fd18 	bl	8002d48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2224      	movs	r2, #36	@ 0x24
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0201 	bic.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800633e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800634e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006350:	f001 fd62 	bl	8007e18 <HAL_RCC_GetPCLK1Freq>
 8006354:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	4a81      	ldr	r2, [pc, #516]	@ (8006560 <HAL_I2C_Init+0x274>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d807      	bhi.n	8006370 <HAL_I2C_Init+0x84>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4a80      	ldr	r2, [pc, #512]	@ (8006564 <HAL_I2C_Init+0x278>)
 8006364:	4293      	cmp	r3, r2
 8006366:	bf94      	ite	ls
 8006368:	2301      	movls	r3, #1
 800636a:	2300      	movhi	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e006      	b.n	800637e <HAL_I2C_Init+0x92>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	4a7d      	ldr	r2, [pc, #500]	@ (8006568 <HAL_I2C_Init+0x27c>)
 8006374:	4293      	cmp	r3, r2
 8006376:	bf94      	ite	ls
 8006378:	2301      	movls	r3, #1
 800637a:	2300      	movhi	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e0e7      	b.n	8006556 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	4a78      	ldr	r2, [pc, #480]	@ (800656c <HAL_I2C_Init+0x280>)
 800638a:	fba2 2303 	umull	r2, r3, r2, r3
 800638e:	0c9b      	lsrs	r3, r3, #18
 8006390:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68ba      	ldr	r2, [r7, #8]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	4a6a      	ldr	r2, [pc, #424]	@ (8006560 <HAL_I2C_Init+0x274>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d802      	bhi.n	80063c0 <HAL_I2C_Init+0xd4>
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	3301      	adds	r3, #1
 80063be:	e009      	b.n	80063d4 <HAL_I2C_Init+0xe8>
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80063c6:	fb02 f303 	mul.w	r3, r2, r3
 80063ca:	4a69      	ldr	r2, [pc, #420]	@ (8006570 <HAL_I2C_Init+0x284>)
 80063cc:	fba2 2303 	umull	r2, r3, r2, r3
 80063d0:	099b      	lsrs	r3, r3, #6
 80063d2:	3301      	adds	r3, #1
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6812      	ldr	r2, [r2, #0]
 80063d8:	430b      	orrs	r3, r1
 80063da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80063e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	495c      	ldr	r1, [pc, #368]	@ (8006560 <HAL_I2C_Init+0x274>)
 80063f0:	428b      	cmp	r3, r1
 80063f2:	d819      	bhi.n	8006428 <HAL_I2C_Init+0x13c>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	1e59      	subs	r1, r3, #1
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	005b      	lsls	r3, r3, #1
 80063fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006402:	1c59      	adds	r1, r3, #1
 8006404:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006408:	400b      	ands	r3, r1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <HAL_I2C_Init+0x138>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	1e59      	subs	r1, r3, #1
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	005b      	lsls	r3, r3, #1
 8006418:	fbb1 f3f3 	udiv	r3, r1, r3
 800641c:	3301      	adds	r3, #1
 800641e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006422:	e051      	b.n	80064c8 <HAL_I2C_Init+0x1dc>
 8006424:	2304      	movs	r3, #4
 8006426:	e04f      	b.n	80064c8 <HAL_I2C_Init+0x1dc>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d111      	bne.n	8006454 <HAL_I2C_Init+0x168>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	1e58      	subs	r0, r3, #1
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6859      	ldr	r1, [r3, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	440b      	add	r3, r1
 800643e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006442:	3301      	adds	r3, #1
 8006444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006448:	2b00      	cmp	r3, #0
 800644a:	bf0c      	ite	eq
 800644c:	2301      	moveq	r3, #1
 800644e:	2300      	movne	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	e012      	b.n	800647a <HAL_I2C_Init+0x18e>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	1e58      	subs	r0, r3, #1
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6859      	ldr	r1, [r3, #4]
 800645c:	460b      	mov	r3, r1
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	440b      	add	r3, r1
 8006462:	0099      	lsls	r1, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	fbb0 f3f3 	udiv	r3, r0, r3
 800646a:	3301      	adds	r3, #1
 800646c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006470:	2b00      	cmp	r3, #0
 8006472:	bf0c      	ite	eq
 8006474:	2301      	moveq	r3, #1
 8006476:	2300      	movne	r3, #0
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <HAL_I2C_Init+0x196>
 800647e:	2301      	movs	r3, #1
 8006480:	e022      	b.n	80064c8 <HAL_I2C_Init+0x1dc>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10e      	bne.n	80064a8 <HAL_I2C_Init+0x1bc>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	1e58      	subs	r0, r3, #1
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6859      	ldr	r1, [r3, #4]
 8006492:	460b      	mov	r3, r1
 8006494:	005b      	lsls	r3, r3, #1
 8006496:	440b      	add	r3, r1
 8006498:	fbb0 f3f3 	udiv	r3, r0, r3
 800649c:	3301      	adds	r3, #1
 800649e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a6:	e00f      	b.n	80064c8 <HAL_I2C_Init+0x1dc>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	1e58      	subs	r0, r3, #1
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6859      	ldr	r1, [r3, #4]
 80064b0:	460b      	mov	r3, r1
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	0099      	lsls	r1, r3, #2
 80064b8:	440b      	add	r3, r1
 80064ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80064be:	3301      	adds	r3, #1
 80064c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80064c8:	6879      	ldr	r1, [r7, #4]
 80064ca:	6809      	ldr	r1, [r1, #0]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69da      	ldr	r2, [r3, #28]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80064f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	6911      	ldr	r1, [r2, #16]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	68d2      	ldr	r2, [r2, #12]
 8006502:	4311      	orrs	r1, r2
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	430b      	orrs	r3, r1
 800650a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695a      	ldr	r2, [r3, #20]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	431a      	orrs	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	430a      	orrs	r2, r1
 8006526:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	000186a0 	.word	0x000186a0
 8006564:	001e847f 	.word	0x001e847f
 8006568:	003d08ff 	.word	0x003d08ff
 800656c:	431bde83 	.word	0x431bde83
 8006570:	10624dd3 	.word	0x10624dd3

08006574 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b088      	sub	sp, #32
 8006578:	af02      	add	r7, sp, #8
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	607a      	str	r2, [r7, #4]
 800657e:	461a      	mov	r2, r3
 8006580:	460b      	mov	r3, r1
 8006582:	817b      	strh	r3, [r7, #10]
 8006584:	4613      	mov	r3, r2
 8006586:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006588:	f7fc ff1a 	bl	80033c0 <HAL_GetTick>
 800658c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b20      	cmp	r3, #32
 8006598:	f040 80e0 	bne.w	800675c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	2319      	movs	r3, #25
 80065a2:	2201      	movs	r2, #1
 80065a4:	4970      	ldr	r1, [pc, #448]	@ (8006768 <HAL_I2C_Master_Transmit+0x1f4>)
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f001 f90e 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80065b2:	2302      	movs	r3, #2
 80065b4:	e0d3      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <HAL_I2C_Master_Transmit+0x50>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e0cc      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d007      	beq.n	80065ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2221      	movs	r2, #33	@ 0x21
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2210      	movs	r2, #16
 8006606:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	893a      	ldrh	r2, [r7, #8]
 800661a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006620:	b29a      	uxth	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4a50      	ldr	r2, [pc, #320]	@ (800676c <HAL_I2C_Master_Transmit+0x1f8>)
 800662a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800662c:	8979      	ldrh	r1, [r7, #10]
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	6a3a      	ldr	r2, [r7, #32]
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 fdfa 	bl	800722c <I2C_MasterRequestWrite>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e08d      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006642:	2300      	movs	r3, #0
 8006644:	613b      	str	r3, [r7, #16]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	613b      	str	r3, [r7, #16]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006658:	e066      	b.n	8006728 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	6a39      	ldr	r1, [r7, #32]
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f001 f9cc 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00d      	beq.n	8006686 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666e:	2b04      	cmp	r3, #4
 8006670:	d107      	bne.n	8006682 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006680:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e06b      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668a:	781a      	ldrb	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066ae:	3b01      	subs	r3, #1
 80066b0:	b29a      	uxth	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d11b      	bne.n	80066fc <HAL_I2C_Master_Transmit+0x188>
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d017      	beq.n	80066fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d0:	781a      	ldrb	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066dc:	1c5a      	adds	r2, r3, #1
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	3b01      	subs	r3, #1
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	6a39      	ldr	r1, [r7, #32]
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f001 f9c3 	bl	8007a8c <I2C_WaitOnBTFFlagUntilTimeout>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00d      	beq.n	8006728 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006710:	2b04      	cmp	r3, #4
 8006712:	d107      	bne.n	8006724 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006722:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e01a      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800672c:	2b00      	cmp	r3, #0
 800672e:	d194      	bne.n	800665a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800673e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2220      	movs	r2, #32
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006758:	2300      	movs	r3, #0
 800675a:	e000      	b.n	800675e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800675c:	2302      	movs	r3, #2
  }
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	00100002 	.word	0x00100002
 800676c:	ffff0000 	.word	0xffff0000

08006770 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b08c      	sub	sp, #48	@ 0x30
 8006774:	af02      	add	r7, sp, #8
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	607a      	str	r2, [r7, #4]
 800677a:	461a      	mov	r2, r3
 800677c:	460b      	mov	r3, r1
 800677e:	817b      	strh	r3, [r7, #10]
 8006780:	4613      	mov	r3, r2
 8006782:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006784:	f7fc fe1c 	bl	80033c0 <HAL_GetTick>
 8006788:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b20      	cmp	r3, #32
 8006794:	f040 8217 	bne.w	8006bc6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679a:	9300      	str	r3, [sp, #0]
 800679c:	2319      	movs	r3, #25
 800679e:	2201      	movs	r2, #1
 80067a0:	497c      	ldr	r1, [pc, #496]	@ (8006994 <HAL_I2C_Master_Receive+0x224>)
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f001 f810 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80067ae:	2302      	movs	r3, #2
 80067b0:	e20a      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d101      	bne.n	80067c0 <HAL_I2C_Master_Receive+0x50>
 80067bc:	2302      	movs	r3, #2
 80067be:	e203      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d007      	beq.n	80067e6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0201 	orr.w	r2, r2, #1
 80067e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2222      	movs	r2, #34	@ 0x22
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2210      	movs	r2, #16
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	893a      	ldrh	r2, [r7, #8]
 8006816:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	4a5c      	ldr	r2, [pc, #368]	@ (8006998 <HAL_I2C_Master_Receive+0x228>)
 8006826:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006828:	8979      	ldrh	r1, [r7, #10]
 800682a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 fd7e 	bl	8007330 <I2C_MasterRequestRead>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e1c4      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006842:	2b00      	cmp	r3, #0
 8006844:	d113      	bne.n	800686e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006846:	2300      	movs	r3, #0
 8006848:	623b      	str	r3, [r7, #32]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	623b      	str	r3, [r7, #32]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	623b      	str	r3, [r7, #32]
 800685a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	e198      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006872:	2b01      	cmp	r3, #1
 8006874:	d11b      	bne.n	80068ae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006884:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006886:	2300      	movs	r3, #0
 8006888:	61fb      	str	r3, [r7, #28]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	61fb      	str	r3, [r7, #28]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	61fb      	str	r3, [r7, #28]
 800689a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068aa:	601a      	str	r2, [r3, #0]
 80068ac:	e178      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d11b      	bne.n	80068ee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068d6:	2300      	movs	r3, #0
 80068d8:	61bb      	str	r3, [r7, #24]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	61bb      	str	r3, [r7, #24]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	61bb      	str	r3, [r7, #24]
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	e158      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80068fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068fe:	2300      	movs	r3, #0
 8006900:	617b      	str	r3, [r7, #20]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	617b      	str	r3, [r7, #20]
 8006912:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006914:	e144      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800691a:	2b03      	cmp	r3, #3
 800691c:	f200 80f1 	bhi.w	8006b02 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006924:	2b01      	cmp	r3, #1
 8006926:	d123      	bne.n	8006970 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800692a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f001 f8f5 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e145      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691a      	ldr	r2, [r3, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800696e:	e117      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006974:	2b02      	cmp	r3, #2
 8006976:	d14e      	bne.n	8006a16 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697e:	2200      	movs	r2, #0
 8006980:	4906      	ldr	r1, [pc, #24]	@ (800699c <HAL_I2C_Master_Receive+0x22c>)
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 ff20 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d008      	beq.n	80069a0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e11a      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
 8006992:	bf00      	nop
 8006994:	00100002 	.word	0x00100002
 8006998:	ffff0000 	.word	0xffff0000
 800699c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	691a      	ldr	r2, [r3, #16]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ba:	b2d2      	uxtb	r2, r2
 80069bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069d8:	b29b      	uxth	r3, r3
 80069da:	3b01      	subs	r3, #1
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691a      	ldr	r2, [r3, #16]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f4:	1c5a      	adds	r2, r3, #1
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a14:	e0c4      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	496c      	ldr	r1, [pc, #432]	@ (8006bd0 <HAL_I2C_Master_Receive+0x460>)
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 fed1 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e0cb      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	691a      	ldr	r2, [r3, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a52:	1c5a      	adds	r2, r3, #1
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a78:	2200      	movs	r2, #0
 8006a7a:	4955      	ldr	r1, [pc, #340]	@ (8006bd0 <HAL_I2C_Master_Receive+0x460>)
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 fea3 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d001      	beq.n	8006a8c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e09d      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	691a      	ldr	r2, [r3, #16]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa6:	b2d2      	uxtb	r2, r2
 8006aa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aae:	1c5a      	adds	r2, r3, #1
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691a      	ldr	r2, [r3, #16]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad8:	b2d2      	uxtb	r2, r2
 8006ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae0:	1c5a      	adds	r2, r3, #1
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aea:	3b01      	subs	r3, #1
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	3b01      	subs	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006b00:	e04e      	b.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f001 f808 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d001      	beq.n	8006b16 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e058      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	691a      	ldr	r2, [r3, #16]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b20:	b2d2      	uxtb	r2, r2
 8006b22:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	3b01      	subs	r3, #1
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	f003 0304 	and.w	r3, r3, #4
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d124      	bne.n	8006ba0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d107      	bne.n	8006b6e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b6c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691a      	ldr	r2, [r3, #16]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b80:	1c5a      	adds	r2, r3, #1
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	3b01      	subs	r3, #1
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f47f aeb6 	bne.w	8006916 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2220      	movs	r2, #32
 8006bae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	e000      	b.n	8006bc8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006bc6:	2302      	movs	r3, #2
  }
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3728      	adds	r7, #40	@ 0x28
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	00010004 	.word	0x00010004

08006bd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b088      	sub	sp, #32
 8006bd8:	af02      	add	r7, sp, #8
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	4608      	mov	r0, r1
 8006bde:	4611      	mov	r1, r2
 8006be0:	461a      	mov	r2, r3
 8006be2:	4603      	mov	r3, r0
 8006be4:	817b      	strh	r3, [r7, #10]
 8006be6:	460b      	mov	r3, r1
 8006be8:	813b      	strh	r3, [r7, #8]
 8006bea:	4613      	mov	r3, r2
 8006bec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006bee:	f7fc fbe7 	bl	80033c0 <HAL_GetTick>
 8006bf2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	f040 80d9 	bne.w	8006db4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	9300      	str	r3, [sp, #0]
 8006c06:	2319      	movs	r3, #25
 8006c08:	2201      	movs	r2, #1
 8006c0a:	496d      	ldr	r1, [pc, #436]	@ (8006dc0 <HAL_I2C_Mem_Write+0x1ec>)
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f000 fddb 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d001      	beq.n	8006c1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006c18:	2302      	movs	r3, #2
 8006c1a:	e0cc      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d101      	bne.n	8006c2a <HAL_I2C_Mem_Write+0x56>
 8006c26:	2302      	movs	r3, #2
 8006c28:	e0c5      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d007      	beq.n	8006c50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f042 0201 	orr.w	r2, r2, #1
 8006c4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2221      	movs	r2, #33	@ 0x21
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2240      	movs	r2, #64	@ 0x40
 8006c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6a3a      	ldr	r2, [r7, #32]
 8006c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4a4d      	ldr	r2, [pc, #308]	@ (8006dc4 <HAL_I2C_Mem_Write+0x1f0>)
 8006c90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c92:	88f8      	ldrh	r0, [r7, #6]
 8006c94:	893a      	ldrh	r2, [r7, #8]
 8006c96:	8979      	ldrh	r1, [r7, #10]
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f000 fc12 	bl	80074cc <I2C_RequestMemoryWrite>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d052      	beq.n	8006d54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e081      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f000 fea0 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00d      	beq.n	8006cde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d107      	bne.n	8006cda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e06b      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce2:	781a      	ldrb	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	b29a      	uxth	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	3b01      	subs	r3, #1
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d11b      	bne.n	8006d54 <HAL_I2C_Mem_Write+0x180>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d017      	beq.n	8006d54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d28:	781a      	ldrb	r2, [r3, #0]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	1c5a      	adds	r2, r3, #1
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d3e:	3b01      	subs	r3, #1
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1aa      	bne.n	8006cb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 fe93 	bl	8007a8c <I2C_WaitOnBTFFlagUntilTimeout>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00d      	beq.n	8006d88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d70:	2b04      	cmp	r3, #4
 8006d72:	d107      	bne.n	8006d84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	e016      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006db0:	2300      	movs	r3, #0
 8006db2:	e000      	b.n	8006db6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006db4:	2302      	movs	r3, #2
  }
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3718      	adds	r7, #24
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	00100002 	.word	0x00100002
 8006dc4:	ffff0000 	.word	0xffff0000

08006dc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b08c      	sub	sp, #48	@ 0x30
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	4608      	mov	r0, r1
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	817b      	strh	r3, [r7, #10]
 8006dda:	460b      	mov	r3, r1
 8006ddc:	813b      	strh	r3, [r7, #8]
 8006dde:	4613      	mov	r3, r2
 8006de0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006de2:	f7fc faed 	bl	80033c0 <HAL_GetTick>
 8006de6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b20      	cmp	r3, #32
 8006df2:	f040 8214 	bne.w	800721e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	2319      	movs	r3, #25
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	497b      	ldr	r1, [pc, #492]	@ (8006fec <HAL_I2C_Mem_Read+0x224>)
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 fce1 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d001      	beq.n	8006e10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	e207      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d101      	bne.n	8006e1e <HAL_I2C_Mem_Read+0x56>
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	e200      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d007      	beq.n	8006e44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f042 0201 	orr.w	r2, r2, #1
 8006e42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2222      	movs	r2, #34	@ 0x22
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2240      	movs	r2, #64	@ 0x40
 8006e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006e74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e7a:	b29a      	uxth	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	4a5b      	ldr	r2, [pc, #364]	@ (8006ff0 <HAL_I2C_Mem_Read+0x228>)
 8006e84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e86:	88f8      	ldrh	r0, [r7, #6]
 8006e88:	893a      	ldrh	r2, [r7, #8]
 8006e8a:	8979      	ldrh	r1, [r7, #10]
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8e:	9301      	str	r3, [sp, #4]
 8006e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	4603      	mov	r3, r0
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 fbae 	bl	80075f8 <I2C_RequestMemoryRead>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d001      	beq.n	8006ea6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e1bc      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d113      	bne.n	8006ed6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eae:	2300      	movs	r3, #0
 8006eb0:	623b      	str	r3, [r7, #32]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	623b      	str	r3, [r7, #32]
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	623b      	str	r3, [r7, #32]
 8006ec2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	e190      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d11b      	bne.n	8006f16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006eec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eee:	2300      	movs	r3, #0
 8006ef0:	61fb      	str	r3, [r7, #28]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	61fb      	str	r3, [r7, #28]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	61fb      	str	r3, [r7, #28]
 8006f02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	e170      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d11b      	bne.n	8006f56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61bb      	str	r3, [r7, #24]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	61bb      	str	r3, [r7, #24]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	61bb      	str	r3, [r7, #24]
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	e150      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f56:	2300      	movs	r3, #0
 8006f58:	617b      	str	r3, [r7, #20]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	695b      	ldr	r3, [r3, #20]
 8006f60:	617b      	str	r3, [r7, #20]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	617b      	str	r3, [r7, #20]
 8006f6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006f6c:	e144      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f72:	2b03      	cmp	r3, #3
 8006f74:	f200 80f1 	bhi.w	800715a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d123      	bne.n	8006fc8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f82:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fdc9 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e145      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	691a      	ldr	r2, [r3, #16]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f9e:	b2d2      	uxtb	r2, r2
 8006fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa6:	1c5a      	adds	r2, r3, #1
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fc6:	e117      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d14e      	bne.n	800706e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	4906      	ldr	r1, [pc, #24]	@ (8006ff4 <HAL_I2C_Mem_Read+0x22c>)
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 fbf4 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d008      	beq.n	8006ff8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e11a      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
 8006fea:	bf00      	nop
 8006fec:	00100002 	.word	0x00100002
 8006ff0:	ffff0000 	.word	0xffff0000
 8006ff4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	691a      	ldr	r2, [r3, #16]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007012:	b2d2      	uxtb	r2, r2
 8007014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701a:	1c5a      	adds	r2, r3, #1
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007030:	b29b      	uxth	r3, r3
 8007032:	3b01      	subs	r3, #1
 8007034:	b29a      	uxth	r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	691a      	ldr	r2, [r3, #16]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007056:	3b01      	subs	r3, #1
 8007058:	b29a      	uxth	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29a      	uxth	r2, r3
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800706c:	e0c4      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007074:	2200      	movs	r2, #0
 8007076:	496c      	ldr	r1, [pc, #432]	@ (8007228 <HAL_I2C_Mem_Read+0x460>)
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 fba5 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d001      	beq.n	8007088 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e0cb      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007096:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	691a      	ldr	r2, [r3, #16]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	b2d2      	uxtb	r2, r2
 80070a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	3b01      	subs	r3, #1
 80070c4:	b29a      	uxth	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d0:	2200      	movs	r2, #0
 80070d2:	4955      	ldr	r1, [pc, #340]	@ (8007228 <HAL_I2C_Mem_Read+0x460>)
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fb77 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e09d      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691a      	ldr	r2, [r3, #16]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fe:	b2d2      	uxtb	r2, r2
 8007100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007106:	1c5a      	adds	r2, r3, #1
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007110:	3b01      	subs	r3, #1
 8007112:	b29a      	uxth	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800711c:	b29b      	uxth	r3, r3
 800711e:	3b01      	subs	r3, #1
 8007120:	b29a      	uxth	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	691a      	ldr	r2, [r3, #16]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007130:	b2d2      	uxtb	r2, r2
 8007132:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007142:	3b01      	subs	r3, #1
 8007144:	b29a      	uxth	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800714e:	b29b      	uxth	r3, r3
 8007150:	3b01      	subs	r3, #1
 8007152:	b29a      	uxth	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007158:	e04e      	b.n	80071f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800715a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f000 fcdc 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d001      	beq.n	800716e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e058      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	691a      	ldr	r2, [r3, #16]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007178:	b2d2      	uxtb	r2, r2
 800717a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007180:	1c5a      	adds	r2, r3, #1
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800718a:	3b01      	subs	r3, #1
 800718c:	b29a      	uxth	r2, r3
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007196:	b29b      	uxth	r3, r3
 8007198:	3b01      	subs	r3, #1
 800719a:	b29a      	uxth	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	695b      	ldr	r3, [r3, #20]
 80071a6:	f003 0304 	and.w	r3, r3, #4
 80071aa:	2b04      	cmp	r3, #4
 80071ac:	d124      	bne.n	80071f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b2:	2b03      	cmp	r3, #3
 80071b4:	d107      	bne.n	80071c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	691a      	ldr	r2, [r3, #16]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d0:	b2d2      	uxtb	r2, r2
 80071d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	3b01      	subs	r3, #1
 80071f2:	b29a      	uxth	r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f47f aeb6 	bne.w	8006f6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800721a:	2300      	movs	r3, #0
 800721c:	e000      	b.n	8007220 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800721e:	2302      	movs	r3, #2
  }
}
 8007220:	4618      	mov	r0, r3
 8007222:	3728      	adds	r7, #40	@ 0x28
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	00010004 	.word	0x00010004

0800722c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b088      	sub	sp, #32
 8007230:	af02      	add	r7, sp, #8
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	607a      	str	r2, [r7, #4]
 8007236:	603b      	str	r3, [r7, #0]
 8007238:	460b      	mov	r3, r1
 800723a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007240:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	2b08      	cmp	r3, #8
 8007246:	d006      	beq.n	8007256 <I2C_MasterRequestWrite+0x2a>
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	2b01      	cmp	r3, #1
 800724c:	d003      	beq.n	8007256 <I2C_MasterRequestWrite+0x2a>
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007254:	d108      	bne.n	8007268 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007264:	601a      	str	r2, [r3, #0]
 8007266:	e00b      	b.n	8007280 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800726c:	2b12      	cmp	r3, #18
 800726e:	d107      	bne.n	8007280 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800727e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800728c:	68f8      	ldr	r0, [r7, #12]
 800728e:	f000 fa9b 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00d      	beq.n	80072b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072a6:	d103      	bne.n	80072b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e035      	b.n	8007320 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072bc:	d108      	bne.n	80072d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80072be:	897b      	ldrh	r3, [r7, #10]
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	461a      	mov	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80072cc:	611a      	str	r2, [r3, #16]
 80072ce:	e01b      	b.n	8007308 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80072d0:	897b      	ldrh	r3, [r7, #10]
 80072d2:	11db      	asrs	r3, r3, #7
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	f003 0306 	and.w	r3, r3, #6
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	f063 030f 	orn	r3, r3, #15
 80072e0:	b2da      	uxtb	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	490e      	ldr	r1, [pc, #56]	@ (8007328 <I2C_MasterRequestWrite+0xfc>)
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f000 fae4 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e010      	b.n	8007320 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80072fe:	897b      	ldrh	r3, [r7, #10]
 8007300:	b2da      	uxtb	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	4907      	ldr	r1, [pc, #28]	@ (800732c <I2C_MasterRequestWrite+0x100>)
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f000 fad4 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e000      	b.n	8007320 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3718      	adds	r7, #24
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	00010008 	.word	0x00010008
 800732c:	00010002 	.word	0x00010002

08007330 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	607a      	str	r2, [r7, #4]
 800733a:	603b      	str	r3, [r7, #0]
 800733c:	460b      	mov	r3, r1
 800733e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007344:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007354:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	2b08      	cmp	r3, #8
 800735a:	d006      	beq.n	800736a <I2C_MasterRequestRead+0x3a>
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d003      	beq.n	800736a <I2C_MasterRequestRead+0x3a>
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007368:	d108      	bne.n	800737c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007378:	601a      	str	r2, [r3, #0]
 800737a:	e00b      	b.n	8007394 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007380:	2b11      	cmp	r3, #17
 8007382:	d107      	bne.n	8007394 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007392:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	9300      	str	r3, [sp, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f000 fa11 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00d      	beq.n	80073c8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ba:	d103      	bne.n	80073c4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	e079      	b.n	80074bc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073d0:	d108      	bne.n	80073e4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80073d2:	897b      	ldrh	r3, [r7, #10]
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	f043 0301 	orr.w	r3, r3, #1
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	611a      	str	r2, [r3, #16]
 80073e2:	e05f      	b.n	80074a4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80073e4:	897b      	ldrh	r3, [r7, #10]
 80073e6:	11db      	asrs	r3, r3, #7
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	f003 0306 	and.w	r3, r3, #6
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	f063 030f 	orn	r3, r3, #15
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	4930      	ldr	r1, [pc, #192]	@ (80074c4 <I2C_MasterRequestRead+0x194>)
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 fa5a 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e054      	b.n	80074bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007412:	897b      	ldrh	r3, [r7, #10]
 8007414:	b2da      	uxtb	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	4929      	ldr	r1, [pc, #164]	@ (80074c8 <I2C_MasterRequestRead+0x198>)
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f000 fa4a 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e044      	b.n	80074bc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007432:	2300      	movs	r3, #0
 8007434:	613b      	str	r3, [r7, #16]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	613b      	str	r3, [r7, #16]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	613b      	str	r3, [r7, #16]
 8007446:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007456:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f000 f9af 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00d      	beq.n	800748c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800747a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800747e:	d103      	bne.n	8007488 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007486:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e017      	b.n	80074bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800748c:	897b      	ldrh	r3, [r7, #10]
 800748e:	11db      	asrs	r3, r3, #7
 8007490:	b2db      	uxtb	r3, r3
 8007492:	f003 0306 	and.w	r3, r3, #6
 8007496:	b2db      	uxtb	r3, r3
 8007498:	f063 030e 	orn	r3, r3, #14
 800749c:	b2da      	uxtb	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	4907      	ldr	r1, [pc, #28]	@ (80074c8 <I2C_MasterRequestRead+0x198>)
 80074aa:	68f8      	ldr	r0, [r7, #12]
 80074ac:	f000 fa06 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d001      	beq.n	80074ba <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e000      	b.n	80074bc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3718      	adds	r7, #24
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}
 80074c4:	00010008 	.word	0x00010008
 80074c8:	00010002 	.word	0x00010002

080074cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b088      	sub	sp, #32
 80074d0:	af02      	add	r7, sp, #8
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	4608      	mov	r0, r1
 80074d6:	4611      	mov	r1, r2
 80074d8:	461a      	mov	r2, r3
 80074da:	4603      	mov	r3, r0
 80074dc:	817b      	strh	r3, [r7, #10]
 80074de:	460b      	mov	r3, r1
 80074e0:	813b      	strh	r3, [r7, #8]
 80074e2:	4613      	mov	r3, r2
 80074e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f000 f960 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00d      	beq.n	800752a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800751c:	d103      	bne.n	8007526 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007524:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e05f      	b.n	80075ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800752a:	897b      	ldrh	r3, [r7, #10]
 800752c:	b2db      	uxtb	r3, r3
 800752e:	461a      	mov	r2, r3
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007538:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	6a3a      	ldr	r2, [r7, #32]
 800753e:	492d      	ldr	r1, [pc, #180]	@ (80075f4 <I2C_RequestMemoryWrite+0x128>)
 8007540:	68f8      	ldr	r0, [r7, #12]
 8007542:	f000 f9bb 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007546:	4603      	mov	r3, r0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d001      	beq.n	8007550 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e04c      	b.n	80075ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007550:	2300      	movs	r3, #0
 8007552:	617b      	str	r3, [r7, #20]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	617b      	str	r3, [r7, #20]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	617b      	str	r3, [r7, #20]
 8007564:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007568:	6a39      	ldr	r1, [r7, #32]
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f000 fa46 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00d      	beq.n	8007592 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800757a:	2b04      	cmp	r3, #4
 800757c:	d107      	bne.n	800758e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800758c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e02b      	b.n	80075ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007592:	88fb      	ldrh	r3, [r7, #6]
 8007594:	2b01      	cmp	r3, #1
 8007596:	d105      	bne.n	80075a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007598:	893b      	ldrh	r3, [r7, #8]
 800759a:	b2da      	uxtb	r2, r3
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	611a      	str	r2, [r3, #16]
 80075a2:	e021      	b.n	80075e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075a4:	893b      	ldrh	r3, [r7, #8]
 80075a6:	0a1b      	lsrs	r3, r3, #8
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	b2da      	uxtb	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b4:	6a39      	ldr	r1, [r7, #32]
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 fa20 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00d      	beq.n	80075de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c6:	2b04      	cmp	r3, #4
 80075c8:	d107      	bne.n	80075da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e005      	b.n	80075ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075de:	893b      	ldrh	r3, [r7, #8]
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3718      	adds	r7, #24
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	00010002 	.word	0x00010002

080075f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b088      	sub	sp, #32
 80075fc:	af02      	add	r7, sp, #8
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	4608      	mov	r0, r1
 8007602:	4611      	mov	r1, r2
 8007604:	461a      	mov	r2, r3
 8007606:	4603      	mov	r3, r0
 8007608:	817b      	strh	r3, [r7, #10]
 800760a:	460b      	mov	r3, r1
 800760c:	813b      	strh	r3, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007620:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007630:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	2200      	movs	r2, #0
 800763a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f000 f8c2 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00d      	beq.n	8007666 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007658:	d103      	bne.n	8007662 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007660:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e0aa      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007666:	897b      	ldrh	r3, [r7, #10]
 8007668:	b2db      	uxtb	r3, r3
 800766a:	461a      	mov	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007674:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	6a3a      	ldr	r2, [r7, #32]
 800767a:	4952      	ldr	r1, [pc, #328]	@ (80077c4 <I2C_RequestMemoryRead+0x1cc>)
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f000 f91d 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d001      	beq.n	800768c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e097      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800768c:	2300      	movs	r3, #0
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076a4:	6a39      	ldr	r1, [r7, #32]
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f000 f9a8 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00d      	beq.n	80076ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b6:	2b04      	cmp	r3, #4
 80076b8:	d107      	bne.n	80076ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e076      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076ce:	88fb      	ldrh	r3, [r7, #6]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d105      	bne.n	80076e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076d4:	893b      	ldrh	r3, [r7, #8]
 80076d6:	b2da      	uxtb	r2, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	611a      	str	r2, [r3, #16]
 80076de:	e021      	b.n	8007724 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80076e0:	893b      	ldrh	r3, [r7, #8]
 80076e2:	0a1b      	lsrs	r3, r3, #8
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	b2da      	uxtb	r2, r3
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f0:	6a39      	ldr	r1, [r7, #32]
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 f982 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00d      	beq.n	800771a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007702:	2b04      	cmp	r3, #4
 8007704:	d107      	bne.n	8007716 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007714:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e050      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800771a:	893b      	ldrh	r3, [r7, #8]
 800771c:	b2da      	uxtb	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007724:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007726:	6a39      	ldr	r1, [r7, #32]
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 f967 	bl	80079fc <I2C_WaitOnTXEFlagUntilTimeout>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00d      	beq.n	8007750 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007738:	2b04      	cmp	r3, #4
 800773a:	d107      	bne.n	800774c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800774a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e035      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800775e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	2200      	movs	r2, #0
 8007768:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 f82b 	bl	80077c8 <I2C_WaitOnFlagUntilTimeout>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00d      	beq.n	8007794 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007786:	d103      	bne.n	8007790 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800778e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007790:	2303      	movs	r3, #3
 8007792:	e013      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007794:	897b      	ldrh	r3, [r7, #10]
 8007796:	b2db      	uxtb	r3, r3
 8007798:	f043 0301 	orr.w	r3, r3, #1
 800779c:	b2da      	uxtb	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a6:	6a3a      	ldr	r2, [r7, #32]
 80077a8:	4906      	ldr	r1, [pc, #24]	@ (80077c4 <I2C_RequestMemoryRead+0x1cc>)
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f000 f886 	bl	80078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077b0:	4603      	mov	r3, r0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d001      	beq.n	80077ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e000      	b.n	80077bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3718      	adds	r7, #24
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	00010002 	.word	0x00010002

080077c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	603b      	str	r3, [r7, #0]
 80077d4:	4613      	mov	r3, r2
 80077d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077d8:	e048      	b.n	800786c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e0:	d044      	beq.n	800786c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077e2:	f7fb fded 	bl	80033c0 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	683a      	ldr	r2, [r7, #0]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d302      	bcc.n	80077f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d139      	bne.n	800786c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	0c1b      	lsrs	r3, r3, #16
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d10d      	bne.n	800781e <I2C_WaitOnFlagUntilTimeout+0x56>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	43da      	mvns	r2, r3
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	4013      	ands	r3, r2
 800780e:	b29b      	uxth	r3, r3
 8007810:	2b00      	cmp	r3, #0
 8007812:	bf0c      	ite	eq
 8007814:	2301      	moveq	r3, #1
 8007816:	2300      	movne	r3, #0
 8007818:	b2db      	uxtb	r3, r3
 800781a:	461a      	mov	r2, r3
 800781c:	e00c      	b.n	8007838 <I2C_WaitOnFlagUntilTimeout+0x70>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	699b      	ldr	r3, [r3, #24]
 8007824:	43da      	mvns	r2, r3
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	4013      	ands	r3, r2
 800782a:	b29b      	uxth	r3, r3
 800782c:	2b00      	cmp	r3, #0
 800782e:	bf0c      	ite	eq
 8007830:	2301      	moveq	r3, #1
 8007832:	2300      	movne	r3, #0
 8007834:	b2db      	uxtb	r3, r3
 8007836:	461a      	mov	r2, r3
 8007838:	79fb      	ldrb	r3, [r7, #7]
 800783a:	429a      	cmp	r2, r3
 800783c:	d116      	bne.n	800786c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2220      	movs	r2, #32
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007858:	f043 0220 	orr.w	r2, r3, #32
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e023      	b.n	80078b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	0c1b      	lsrs	r3, r3, #16
 8007870:	b2db      	uxtb	r3, r3
 8007872:	2b01      	cmp	r3, #1
 8007874:	d10d      	bne.n	8007892 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	695b      	ldr	r3, [r3, #20]
 800787c:	43da      	mvns	r2, r3
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	4013      	ands	r3, r2
 8007882:	b29b      	uxth	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	bf0c      	ite	eq
 8007888:	2301      	moveq	r3, #1
 800788a:	2300      	movne	r3, #0
 800788c:	b2db      	uxtb	r3, r3
 800788e:	461a      	mov	r2, r3
 8007890:	e00c      	b.n	80078ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	43da      	mvns	r2, r3
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	4013      	ands	r3, r2
 800789e:	b29b      	uxth	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	bf0c      	ite	eq
 80078a4:	2301      	moveq	r3, #1
 80078a6:	2300      	movne	r3, #0
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	461a      	mov	r2, r3
 80078ac:	79fb      	ldrb	r3, [r7, #7]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d093      	beq.n	80077da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078b2:	2300      	movs	r3, #0
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
 80078c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078ca:	e071      	b.n	80079b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	695b      	ldr	r3, [r3, #20]
 80078d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078da:	d123      	bne.n	8007924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80078f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2200      	movs	r2, #0
 80078fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2220      	movs	r2, #32
 8007900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007910:	f043 0204 	orr.w	r2, r3, #4
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e067      	b.n	80079f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792a:	d041      	beq.n	80079b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800792c:	f7fb fd48 	bl	80033c0 <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	429a      	cmp	r2, r3
 800793a:	d302      	bcc.n	8007942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d136      	bne.n	80079b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	0c1b      	lsrs	r3, r3, #16
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	d10c      	bne.n	8007966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	695b      	ldr	r3, [r3, #20]
 8007952:	43da      	mvns	r2, r3
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4013      	ands	r3, r2
 8007958:	b29b      	uxth	r3, r3
 800795a:	2b00      	cmp	r3, #0
 800795c:	bf14      	ite	ne
 800795e:	2301      	movne	r3, #1
 8007960:	2300      	moveq	r3, #0
 8007962:	b2db      	uxtb	r3, r3
 8007964:	e00b      	b.n	800797e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	699b      	ldr	r3, [r3, #24]
 800796c:	43da      	mvns	r2, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	4013      	ands	r3, r2
 8007972:	b29b      	uxth	r3, r3
 8007974:	2b00      	cmp	r3, #0
 8007976:	bf14      	ite	ne
 8007978:	2301      	movne	r3, #1
 800797a:	2300      	moveq	r3, #0
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d016      	beq.n	80079b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2220      	movs	r2, #32
 800798c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799c:	f043 0220 	orr.w	r2, r3, #32
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e021      	b.n	80079f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	0c1b      	lsrs	r3, r3, #16
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d10c      	bne.n	80079d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	43da      	mvns	r2, r3
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	4013      	ands	r3, r2
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	bf14      	ite	ne
 80079cc:	2301      	movne	r3, #1
 80079ce:	2300      	moveq	r3, #0
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	e00b      	b.n	80079ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	43da      	mvns	r2, r3
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4013      	ands	r3, r2
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	bf14      	ite	ne
 80079e6:	2301      	movne	r3, #1
 80079e8:	2300      	moveq	r3, #0
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f47f af6d 	bne.w	80078cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a08:	e034      	b.n	8007a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 f8e3 	bl	8007bd6 <I2C_IsAcknowledgeFailed>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	e034      	b.n	8007a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a20:	d028      	beq.n	8007a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a22:	f7fb fccd 	bl	80033c0 <HAL_GetTick>
 8007a26:	4602      	mov	r2, r0
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	1ad3      	subs	r3, r2, r3
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d302      	bcc.n	8007a38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d11d      	bne.n	8007a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a42:	2b80      	cmp	r3, #128	@ 0x80
 8007a44:	d016      	beq.n	8007a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a60:	f043 0220 	orr.w	r2, r3, #32
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e007      	b.n	8007a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	695b      	ldr	r3, [r3, #20]
 8007a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a7e:	2b80      	cmp	r3, #128	@ 0x80
 8007a80:	d1c3      	bne.n	8007a0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007a82:	2300      	movs	r3, #0
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3710      	adds	r7, #16
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007a98:	e034      	b.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f000 f89b 	bl	8007bd6 <I2C_IsAcknowledgeFailed>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e034      	b.n	8007b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab0:	d028      	beq.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ab2:	f7fb fc85 	bl	80033c0 <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d302      	bcc.n	8007ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d11d      	bne.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	f003 0304 	and.w	r3, r3, #4
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d016      	beq.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2220      	movs	r2, #32
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af0:	f043 0220 	orr.w	r2, r3, #32
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e007      	b.n	8007b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	f003 0304 	and.w	r3, r3, #4
 8007b0e:	2b04      	cmp	r3, #4
 8007b10:	d1c3      	bne.n	8007a9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b28:	e049      	b.n	8007bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b10      	cmp	r3, #16
 8007b36:	d119      	bne.n	8007b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f06f 0210 	mvn.w	r2, #16
 8007b40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2200      	movs	r2, #0
 8007b46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e030      	b.n	8007bce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6c:	f7fb fc28 	bl	80033c0 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d302      	bcc.n	8007b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d11d      	bne.n	8007bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b8c:	2b40      	cmp	r3, #64	@ 0x40
 8007b8e:	d016      	beq.n	8007bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2220      	movs	r2, #32
 8007b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007baa:	f043 0220 	orr.w	r2, r3, #32
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e007      	b.n	8007bce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	695b      	ldr	r3, [r3, #20]
 8007bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc8:	2b40      	cmp	r3, #64	@ 0x40
 8007bca:	d1ae      	bne.n	8007b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007bd6:	b480      	push	{r7}
 8007bd8:	b083      	sub	sp, #12
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	695b      	ldr	r3, [r3, #20]
 8007be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bec:	d11b      	bne.n	8007c26 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007bf6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2220      	movs	r2, #32
 8007c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	f043 0204 	orr.w	r2, r3, #4
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e000      	b.n	8007c28 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d101      	bne.n	8007c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e0cc      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c48:	4b68      	ldr	r3, [pc, #416]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 030f 	and.w	r3, r3, #15
 8007c50:	683a      	ldr	r2, [r7, #0]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d90c      	bls.n	8007c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c56:	4b65      	ldr	r3, [pc, #404]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	b2d2      	uxtb	r2, r2
 8007c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c5e:	4b63      	ldr	r3, [pc, #396]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 030f 	and.w	r3, r3, #15
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d001      	beq.n	8007c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e0b8      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d020      	beq.n	8007cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0304 	and.w	r3, r3, #4
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d005      	beq.n	8007c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c88:	4b59      	ldr	r3, [pc, #356]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	4a58      	ldr	r2, [pc, #352]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007c92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0308 	and.w	r3, r3, #8
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d005      	beq.n	8007cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ca0:	4b53      	ldr	r3, [pc, #332]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	4a52      	ldr	r2, [pc, #328]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ca6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cac:	4b50      	ldr	r3, [pc, #320]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	494d      	ldr	r1, [pc, #308]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d044      	beq.n	8007d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d107      	bne.n	8007ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cd2:	4b47      	ldr	r3, [pc, #284]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d119      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e07f      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d003      	beq.n	8007cf2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cee:	2b03      	cmp	r3, #3
 8007cf0:	d107      	bne.n	8007d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d109      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e06f      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d02:	4b3b      	ldr	r3, [pc, #236]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e067      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d12:	4b37      	ldr	r3, [pc, #220]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f023 0203 	bic.w	r2, r3, #3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	4934      	ldr	r1, [pc, #208]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d24:	f7fb fb4c 	bl	80033c0 <HAL_GetTick>
 8007d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d2a:	e00a      	b.n	8007d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d2c:	f7fb fb48 	bl	80033c0 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e04f      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d42:	4b2b      	ldr	r3, [pc, #172]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f003 020c 	and.w	r2, r3, #12
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d1eb      	bne.n	8007d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d54:	4b25      	ldr	r3, [pc, #148]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 030f 	and.w	r3, r3, #15
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d20c      	bcs.n	8007d7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d62:	4b22      	ldr	r3, [pc, #136]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	b2d2      	uxtb	r2, r2
 8007d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d6a:	4b20      	ldr	r3, [pc, #128]	@ (8007dec <HAL_RCC_ClockConfig+0x1b8>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 030f 	and.w	r3, r3, #15
 8007d72:	683a      	ldr	r2, [r7, #0]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d001      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e032      	b.n	8007de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0304 	and.w	r3, r3, #4
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d008      	beq.n	8007d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d88:	4b19      	ldr	r3, [pc, #100]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	4916      	ldr	r1, [pc, #88]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0308 	and.w	r3, r3, #8
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d009      	beq.n	8007dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007da6:	4b12      	ldr	r3, [pc, #72]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	490e      	ldr	r1, [pc, #56]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007dba:	f000 f855 	bl	8007e68 <HAL_RCC_GetSysClockFreq>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007df0 <HAL_RCC_ClockConfig+0x1bc>)
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	091b      	lsrs	r3, r3, #4
 8007dc6:	f003 030f 	and.w	r3, r3, #15
 8007dca:	490a      	ldr	r1, [pc, #40]	@ (8007df4 <HAL_RCC_ClockConfig+0x1c0>)
 8007dcc:	5ccb      	ldrb	r3, [r1, r3]
 8007dce:	fa22 f303 	lsr.w	r3, r2, r3
 8007dd2:	4a09      	ldr	r2, [pc, #36]	@ (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007dd6:	4b09      	ldr	r3, [pc, #36]	@ (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fb faac 	bl	8003338 <HAL_InitTick>

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	40023c00 	.word	0x40023c00
 8007df0:	40023800 	.word	0x40023800
 8007df4:	0800f0ec 	.word	0x0800f0ec
 8007df8:	20000000 	.word	0x20000000
 8007dfc:	20000004 	.word	0x20000004

08007e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e00:	b480      	push	{r7}
 8007e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e04:	4b03      	ldr	r3, [pc, #12]	@ (8007e14 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e06:	681b      	ldr	r3, [r3, #0]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000000 	.word	0x20000000

08007e18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e1c:	f7ff fff0 	bl	8007e00 <HAL_RCC_GetHCLKFreq>
 8007e20:	4602      	mov	r2, r0
 8007e22:	4b05      	ldr	r3, [pc, #20]	@ (8007e38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	0a9b      	lsrs	r3, r3, #10
 8007e28:	f003 0307 	and.w	r3, r3, #7
 8007e2c:	4903      	ldr	r1, [pc, #12]	@ (8007e3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e2e:	5ccb      	ldrb	r3, [r1, r3]
 8007e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	40023800 	.word	0x40023800
 8007e3c:	0800f0fc 	.word	0x0800f0fc

08007e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e44:	f7ff ffdc 	bl	8007e00 <HAL_RCC_GetHCLKFreq>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	4b05      	ldr	r3, [pc, #20]	@ (8007e60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	0b5b      	lsrs	r3, r3, #13
 8007e50:	f003 0307 	and.w	r3, r3, #7
 8007e54:	4903      	ldr	r1, [pc, #12]	@ (8007e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e56:	5ccb      	ldrb	r3, [r1, r3]
 8007e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	40023800 	.word	0x40023800
 8007e64:	0800f0fc 	.word	0x0800f0fc

08007e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e6c:	b0ae      	sub	sp, #184	@ 0xb8
 8007e6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007e70:	2300      	movs	r3, #0
 8007e72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007e76:	2300      	movs	r3, #0
 8007e78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007e82:	2300      	movs	r3, #0
 8007e84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e8e:	4bcb      	ldr	r3, [pc, #812]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f003 030c 	and.w	r3, r3, #12
 8007e96:	2b0c      	cmp	r3, #12
 8007e98:	f200 8206 	bhi.w	80082a8 <HAL_RCC_GetSysClockFreq+0x440>
 8007e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea2:	bf00      	nop
 8007ea4:	08007ed9 	.word	0x08007ed9
 8007ea8:	080082a9 	.word	0x080082a9
 8007eac:	080082a9 	.word	0x080082a9
 8007eb0:	080082a9 	.word	0x080082a9
 8007eb4:	08007ee1 	.word	0x08007ee1
 8007eb8:	080082a9 	.word	0x080082a9
 8007ebc:	080082a9 	.word	0x080082a9
 8007ec0:	080082a9 	.word	0x080082a9
 8007ec4:	08007ee9 	.word	0x08007ee9
 8007ec8:	080082a9 	.word	0x080082a9
 8007ecc:	080082a9 	.word	0x080082a9
 8007ed0:	080082a9 	.word	0x080082a9
 8007ed4:	080080d9 	.word	0x080080d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ed8:	4bb9      	ldr	r3, [pc, #740]	@ (80081c0 <HAL_RCC_GetSysClockFreq+0x358>)
 8007eda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ede:	e1e7      	b.n	80082b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ee0:	4bb8      	ldr	r3, [pc, #736]	@ (80081c4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007ee2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ee6:	e1e3      	b.n	80082b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ee8:	4bb4      	ldr	r3, [pc, #720]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ef4:	4bb1      	ldr	r3, [pc, #708]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d071      	beq.n	8007fe4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f00:	4bae      	ldr	r3, [pc, #696]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	099b      	lsrs	r3, r3, #6
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f0c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007f26:	4622      	mov	r2, r4
 8007f28:	462b      	mov	r3, r5
 8007f2a:	f04f 0000 	mov.w	r0, #0
 8007f2e:	f04f 0100 	mov.w	r1, #0
 8007f32:	0159      	lsls	r1, r3, #5
 8007f34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f38:	0150      	lsls	r0, r2, #5
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	4621      	mov	r1, r4
 8007f40:	1a51      	subs	r1, r2, r1
 8007f42:	6439      	str	r1, [r7, #64]	@ 0x40
 8007f44:	4629      	mov	r1, r5
 8007f46:	eb63 0301 	sbc.w	r3, r3, r1
 8007f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f4c:	f04f 0200 	mov.w	r2, #0
 8007f50:	f04f 0300 	mov.w	r3, #0
 8007f54:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007f58:	4649      	mov	r1, r9
 8007f5a:	018b      	lsls	r3, r1, #6
 8007f5c:	4641      	mov	r1, r8
 8007f5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f62:	4641      	mov	r1, r8
 8007f64:	018a      	lsls	r2, r1, #6
 8007f66:	4641      	mov	r1, r8
 8007f68:	1a51      	subs	r1, r2, r1
 8007f6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007f6c:	4649      	mov	r1, r9
 8007f6e:	eb63 0301 	sbc.w	r3, r3, r1
 8007f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f74:	f04f 0200 	mov.w	r2, #0
 8007f78:	f04f 0300 	mov.w	r3, #0
 8007f7c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007f80:	4649      	mov	r1, r9
 8007f82:	00cb      	lsls	r3, r1, #3
 8007f84:	4641      	mov	r1, r8
 8007f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f8a:	4641      	mov	r1, r8
 8007f8c:	00ca      	lsls	r2, r1, #3
 8007f8e:	4610      	mov	r0, r2
 8007f90:	4619      	mov	r1, r3
 8007f92:	4603      	mov	r3, r0
 8007f94:	4622      	mov	r2, r4
 8007f96:	189b      	adds	r3, r3, r2
 8007f98:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	460a      	mov	r2, r1
 8007f9e:	eb42 0303 	adc.w	r3, r2, r3
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa4:	f04f 0200 	mov.w	r2, #0
 8007fa8:	f04f 0300 	mov.w	r3, #0
 8007fac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007fb0:	4629      	mov	r1, r5
 8007fb2:	024b      	lsls	r3, r1, #9
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007fba:	4621      	mov	r1, r4
 8007fbc:	024a      	lsls	r2, r1, #9
 8007fbe:	4610      	mov	r0, r2
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007fcc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007fd0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007fd4:	f7f8 feb8 	bl	8000d48 <__aeabi_uldivmod>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4613      	mov	r3, r2
 8007fde:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007fe2:	e067      	b.n	80080b4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fe4:	4b75      	ldr	r3, [pc, #468]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	099b      	lsrs	r3, r3, #6
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ff0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007ff4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ffc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007ffe:	2300      	movs	r3, #0
 8008000:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008002:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8008006:	4622      	mov	r2, r4
 8008008:	462b      	mov	r3, r5
 800800a:	f04f 0000 	mov.w	r0, #0
 800800e:	f04f 0100 	mov.w	r1, #0
 8008012:	0159      	lsls	r1, r3, #5
 8008014:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008018:	0150      	lsls	r0, r2, #5
 800801a:	4602      	mov	r2, r0
 800801c:	460b      	mov	r3, r1
 800801e:	4621      	mov	r1, r4
 8008020:	1a51      	subs	r1, r2, r1
 8008022:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008024:	4629      	mov	r1, r5
 8008026:	eb63 0301 	sbc.w	r3, r3, r1
 800802a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800802c:	f04f 0200 	mov.w	r2, #0
 8008030:	f04f 0300 	mov.w	r3, #0
 8008034:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8008038:	4649      	mov	r1, r9
 800803a:	018b      	lsls	r3, r1, #6
 800803c:	4641      	mov	r1, r8
 800803e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008042:	4641      	mov	r1, r8
 8008044:	018a      	lsls	r2, r1, #6
 8008046:	4641      	mov	r1, r8
 8008048:	ebb2 0a01 	subs.w	sl, r2, r1
 800804c:	4649      	mov	r1, r9
 800804e:	eb63 0b01 	sbc.w	fp, r3, r1
 8008052:	f04f 0200 	mov.w	r2, #0
 8008056:	f04f 0300 	mov.w	r3, #0
 800805a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800805e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008062:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008066:	4692      	mov	sl, r2
 8008068:	469b      	mov	fp, r3
 800806a:	4623      	mov	r3, r4
 800806c:	eb1a 0303 	adds.w	r3, sl, r3
 8008070:	623b      	str	r3, [r7, #32]
 8008072:	462b      	mov	r3, r5
 8008074:	eb4b 0303 	adc.w	r3, fp, r3
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008086:	4629      	mov	r1, r5
 8008088:	028b      	lsls	r3, r1, #10
 800808a:	4621      	mov	r1, r4
 800808c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008090:	4621      	mov	r1, r4
 8008092:	028a      	lsls	r2, r1, #10
 8008094:	4610      	mov	r0, r2
 8008096:	4619      	mov	r1, r3
 8008098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800809c:	2200      	movs	r2, #0
 800809e:	673b      	str	r3, [r7, #112]	@ 0x70
 80080a0:	677a      	str	r2, [r7, #116]	@ 0x74
 80080a2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80080a6:	f7f8 fe4f 	bl	8000d48 <__aeabi_uldivmod>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4613      	mov	r3, r2
 80080b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80080b4:	4b41      	ldr	r3, [pc, #260]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	0c1b      	lsrs	r3, r3, #16
 80080ba:	f003 0303 	and.w	r3, r3, #3
 80080be:	3301      	adds	r3, #1
 80080c0:	005b      	lsls	r3, r3, #1
 80080c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80080c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80080ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080d6:	e0eb      	b.n	80082b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080d8:	4b38      	ldr	r3, [pc, #224]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080e4:	4b35      	ldr	r3, [pc, #212]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d06b      	beq.n	80081c8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080f0:	4b32      	ldr	r3, [pc, #200]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x354>)
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	099b      	lsrs	r3, r3, #6
 80080f6:	2200      	movs	r2, #0
 80080f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80080fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80080fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008102:	663b      	str	r3, [r7, #96]	@ 0x60
 8008104:	2300      	movs	r3, #0
 8008106:	667b      	str	r3, [r7, #100]	@ 0x64
 8008108:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800810c:	4622      	mov	r2, r4
 800810e:	462b      	mov	r3, r5
 8008110:	f04f 0000 	mov.w	r0, #0
 8008114:	f04f 0100 	mov.w	r1, #0
 8008118:	0159      	lsls	r1, r3, #5
 800811a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800811e:	0150      	lsls	r0, r2, #5
 8008120:	4602      	mov	r2, r0
 8008122:	460b      	mov	r3, r1
 8008124:	4621      	mov	r1, r4
 8008126:	1a51      	subs	r1, r2, r1
 8008128:	61b9      	str	r1, [r7, #24]
 800812a:	4629      	mov	r1, r5
 800812c:	eb63 0301 	sbc.w	r3, r3, r1
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	f04f 0200 	mov.w	r2, #0
 8008136:	f04f 0300 	mov.w	r3, #0
 800813a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800813e:	4659      	mov	r1, fp
 8008140:	018b      	lsls	r3, r1, #6
 8008142:	4651      	mov	r1, sl
 8008144:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008148:	4651      	mov	r1, sl
 800814a:	018a      	lsls	r2, r1, #6
 800814c:	4651      	mov	r1, sl
 800814e:	ebb2 0801 	subs.w	r8, r2, r1
 8008152:	4659      	mov	r1, fp
 8008154:	eb63 0901 	sbc.w	r9, r3, r1
 8008158:	f04f 0200 	mov.w	r2, #0
 800815c:	f04f 0300 	mov.w	r3, #0
 8008160:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008164:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008168:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800816c:	4690      	mov	r8, r2
 800816e:	4699      	mov	r9, r3
 8008170:	4623      	mov	r3, r4
 8008172:	eb18 0303 	adds.w	r3, r8, r3
 8008176:	613b      	str	r3, [r7, #16]
 8008178:	462b      	mov	r3, r5
 800817a:	eb49 0303 	adc.w	r3, r9, r3
 800817e:	617b      	str	r3, [r7, #20]
 8008180:	f04f 0200 	mov.w	r2, #0
 8008184:	f04f 0300 	mov.w	r3, #0
 8008188:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800818c:	4629      	mov	r1, r5
 800818e:	024b      	lsls	r3, r1, #9
 8008190:	4621      	mov	r1, r4
 8008192:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008196:	4621      	mov	r1, r4
 8008198:	024a      	lsls	r2, r1, #9
 800819a:	4610      	mov	r0, r2
 800819c:	4619      	mov	r1, r3
 800819e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081a2:	2200      	movs	r2, #0
 80081a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081a6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80081a8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80081ac:	f7f8 fdcc 	bl	8000d48 <__aeabi_uldivmod>
 80081b0:	4602      	mov	r2, r0
 80081b2:	460b      	mov	r3, r1
 80081b4:	4613      	mov	r3, r2
 80081b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80081ba:	e065      	b.n	8008288 <HAL_RCC_GetSysClockFreq+0x420>
 80081bc:	40023800 	.word	0x40023800
 80081c0:	00f42400 	.word	0x00f42400
 80081c4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081c8:	4b3d      	ldr	r3, [pc, #244]	@ (80082c0 <HAL_RCC_GetSysClockFreq+0x458>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	099b      	lsrs	r3, r3, #6
 80081ce:	2200      	movs	r2, #0
 80081d0:	4618      	mov	r0, r3
 80081d2:	4611      	mov	r1, r2
 80081d4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80081d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80081da:	2300      	movs	r3, #0
 80081dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80081de:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80081e2:	4642      	mov	r2, r8
 80081e4:	464b      	mov	r3, r9
 80081e6:	f04f 0000 	mov.w	r0, #0
 80081ea:	f04f 0100 	mov.w	r1, #0
 80081ee:	0159      	lsls	r1, r3, #5
 80081f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081f4:	0150      	lsls	r0, r2, #5
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	4641      	mov	r1, r8
 80081fc:	1a51      	subs	r1, r2, r1
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	4649      	mov	r1, r9
 8008202:	eb63 0301 	sbc.w	r3, r3, r1
 8008206:	60fb      	str	r3, [r7, #12]
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008214:	4659      	mov	r1, fp
 8008216:	018b      	lsls	r3, r1, #6
 8008218:	4651      	mov	r1, sl
 800821a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800821e:	4651      	mov	r1, sl
 8008220:	018a      	lsls	r2, r1, #6
 8008222:	4651      	mov	r1, sl
 8008224:	1a54      	subs	r4, r2, r1
 8008226:	4659      	mov	r1, fp
 8008228:	eb63 0501 	sbc.w	r5, r3, r1
 800822c:	f04f 0200 	mov.w	r2, #0
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	00eb      	lsls	r3, r5, #3
 8008236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800823a:	00e2      	lsls	r2, r4, #3
 800823c:	4614      	mov	r4, r2
 800823e:	461d      	mov	r5, r3
 8008240:	4643      	mov	r3, r8
 8008242:	18e3      	adds	r3, r4, r3
 8008244:	603b      	str	r3, [r7, #0]
 8008246:	464b      	mov	r3, r9
 8008248:	eb45 0303 	adc.w	r3, r5, r3
 800824c:	607b      	str	r3, [r7, #4]
 800824e:	f04f 0200 	mov.w	r2, #0
 8008252:	f04f 0300 	mov.w	r3, #0
 8008256:	e9d7 4500 	ldrd	r4, r5, [r7]
 800825a:	4629      	mov	r1, r5
 800825c:	028b      	lsls	r3, r1, #10
 800825e:	4621      	mov	r1, r4
 8008260:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008264:	4621      	mov	r1, r4
 8008266:	028a      	lsls	r2, r1, #10
 8008268:	4610      	mov	r0, r2
 800826a:	4619      	mov	r1, r3
 800826c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008270:	2200      	movs	r2, #0
 8008272:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008274:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008276:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800827a:	f7f8 fd65 	bl	8000d48 <__aeabi_uldivmod>
 800827e:	4602      	mov	r2, r0
 8008280:	460b      	mov	r3, r1
 8008282:	4613      	mov	r3, r2
 8008284:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008288:	4b0d      	ldr	r3, [pc, #52]	@ (80082c0 <HAL_RCC_GetSysClockFreq+0x458>)
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	0f1b      	lsrs	r3, r3, #28
 800828e:	f003 0307 	and.w	r3, r3, #7
 8008292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008296:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800829a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800829e:	fbb2 f3f3 	udiv	r3, r2, r3
 80082a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80082a6:	e003      	b.n	80082b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80082a8:	4b06      	ldr	r3, [pc, #24]	@ (80082c4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80082aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80082ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80082b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	37b8      	adds	r7, #184	@ 0xb8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082be:	bf00      	nop
 80082c0:	40023800 	.word	0x40023800
 80082c4:	00f42400 	.word	0x00f42400

080082c8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b086      	sub	sp, #24
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d101      	bne.n	80082da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e28d      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 8083 	beq.w	80083ee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80082e8:	4b94      	ldr	r3, [pc, #592]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	f003 030c 	and.w	r3, r3, #12
 80082f0:	2b04      	cmp	r3, #4
 80082f2:	d019      	beq.n	8008328 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80082f4:	4b91      	ldr	r3, [pc, #580]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 030c 	and.w	r3, r3, #12
        || \
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d106      	bne.n	800830e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008300:	4b8e      	ldr	r3, [pc, #568]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008308:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800830c:	d00c      	beq.n	8008328 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800830e:	4b8b      	ldr	r3, [pc, #556]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008316:	2b0c      	cmp	r3, #12
 8008318:	d112      	bne.n	8008340 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800831a:	4b88      	ldr	r3, [pc, #544]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008326:	d10b      	bne.n	8008340 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008328:	4b84      	ldr	r3, [pc, #528]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d05b      	beq.n	80083ec <HAL_RCC_OscConfig+0x124>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d157      	bne.n	80083ec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e25a      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008348:	d106      	bne.n	8008358 <HAL_RCC_OscConfig+0x90>
 800834a:	4b7c      	ldr	r3, [pc, #496]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a7b      	ldr	r2, [pc, #492]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	e01d      	b.n	8008394 <HAL_RCC_OscConfig+0xcc>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008360:	d10c      	bne.n	800837c <HAL_RCC_OscConfig+0xb4>
 8008362:	4b76      	ldr	r3, [pc, #472]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a75      	ldr	r2, [pc, #468]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800836c:	6013      	str	r3, [r2, #0]
 800836e:	4b73      	ldr	r3, [pc, #460]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a72      	ldr	r2, [pc, #456]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	e00b      	b.n	8008394 <HAL_RCC_OscConfig+0xcc>
 800837c:	4b6f      	ldr	r3, [pc, #444]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a6e      	ldr	r2, [pc, #440]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008386:	6013      	str	r3, [r2, #0]
 8008388:	4b6c      	ldr	r3, [pc, #432]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a6b      	ldr	r2, [pc, #428]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800838e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d013      	beq.n	80083c4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800839c:	f7fb f810 	bl	80033c0 <HAL_GetTick>
 80083a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083a2:	e008      	b.n	80083b6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083a4:	f7fb f80c 	bl	80033c0 <HAL_GetTick>
 80083a8:	4602      	mov	r2, r0
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	2b64      	cmp	r3, #100	@ 0x64
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e21f      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083b6:	4b61      	ldr	r3, [pc, #388]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0f0      	beq.n	80083a4 <HAL_RCC_OscConfig+0xdc>
 80083c2:	e014      	b.n	80083ee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083c4:	f7fa fffc 	bl	80033c0 <HAL_GetTick>
 80083c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083ca:	e008      	b.n	80083de <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083cc:	f7fa fff8 	bl	80033c0 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	2b64      	cmp	r3, #100	@ 0x64
 80083d8:	d901      	bls.n	80083de <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80083da:	2303      	movs	r3, #3
 80083dc:	e20b      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083de:	4b57      	ldr	r3, [pc, #348]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1f0      	bne.n	80083cc <HAL_RCC_OscConfig+0x104>
 80083ea:	e000      	b.n	80083ee <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0302 	and.w	r3, r3, #2
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d06f      	beq.n	80084da <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80083fa:	4b50      	ldr	r3, [pc, #320]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	f003 030c 	and.w	r3, r3, #12
 8008402:	2b00      	cmp	r3, #0
 8008404:	d017      	beq.n	8008436 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008406:	4b4d      	ldr	r3, [pc, #308]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f003 030c 	and.w	r3, r3, #12
        || \
 800840e:	2b08      	cmp	r3, #8
 8008410:	d105      	bne.n	800841e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008412:	4b4a      	ldr	r3, [pc, #296]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00b      	beq.n	8008436 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800841e:	4b47      	ldr	r3, [pc, #284]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008426:	2b0c      	cmp	r3, #12
 8008428:	d11c      	bne.n	8008464 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800842a:	4b44      	ldr	r3, [pc, #272]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d116      	bne.n	8008464 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008436:	4b41      	ldr	r3, [pc, #260]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f003 0302 	and.w	r3, r3, #2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d005      	beq.n	800844e <HAL_RCC_OscConfig+0x186>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	2b01      	cmp	r3, #1
 8008448:	d001      	beq.n	800844e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e1d3      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800844e:	4b3b      	ldr	r3, [pc, #236]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	00db      	lsls	r3, r3, #3
 800845c:	4937      	ldr	r1, [pc, #220]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800845e:	4313      	orrs	r3, r2
 8008460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008462:	e03a      	b.n	80084da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d020      	beq.n	80084ae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800846c:	4b34      	ldr	r3, [pc, #208]	@ (8008540 <HAL_RCC_OscConfig+0x278>)
 800846e:	2201      	movs	r2, #1
 8008470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008472:	f7fa ffa5 	bl	80033c0 <HAL_GetTick>
 8008476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800847a:	f7fa ffa1 	bl	80033c0 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e1b4      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800848c:	4b2b      	ldr	r3, [pc, #172]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f0      	beq.n	800847a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008498:	4b28      	ldr	r3, [pc, #160]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	00db      	lsls	r3, r3, #3
 80084a6:	4925      	ldr	r1, [pc, #148]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80084a8:	4313      	orrs	r3, r2
 80084aa:	600b      	str	r3, [r1, #0]
 80084ac:	e015      	b.n	80084da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80084ae:	4b24      	ldr	r3, [pc, #144]	@ (8008540 <HAL_RCC_OscConfig+0x278>)
 80084b0:	2200      	movs	r2, #0
 80084b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b4:	f7fa ff84 	bl	80033c0 <HAL_GetTick>
 80084b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084ba:	e008      	b.n	80084ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084bc:	f7fa ff80 	bl	80033c0 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b02      	cmp	r3, #2
 80084c8:	d901      	bls.n	80084ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e193      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084ce:	4b1b      	ldr	r3, [pc, #108]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0302 	and.w	r3, r3, #2
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1f0      	bne.n	80084bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 0308 	and.w	r3, r3, #8
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d036      	beq.n	8008554 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d016      	beq.n	800851c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084ee:	4b15      	ldr	r3, [pc, #84]	@ (8008544 <HAL_RCC_OscConfig+0x27c>)
 80084f0:	2201      	movs	r2, #1
 80084f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f4:	f7fa ff64 	bl	80033c0 <HAL_GetTick>
 80084f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084fa:	e008      	b.n	800850e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084fc:	f7fa ff60 	bl	80033c0 <HAL_GetTick>
 8008500:	4602      	mov	r2, r0
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	1ad3      	subs	r3, r2, r3
 8008506:	2b02      	cmp	r3, #2
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e173      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800850e:	4b0b      	ldr	r3, [pc, #44]	@ (800853c <HAL_RCC_OscConfig+0x274>)
 8008510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	2b00      	cmp	r3, #0
 8008518:	d0f0      	beq.n	80084fc <HAL_RCC_OscConfig+0x234>
 800851a:	e01b      	b.n	8008554 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800851c:	4b09      	ldr	r3, [pc, #36]	@ (8008544 <HAL_RCC_OscConfig+0x27c>)
 800851e:	2200      	movs	r2, #0
 8008520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008522:	f7fa ff4d 	bl	80033c0 <HAL_GetTick>
 8008526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008528:	e00e      	b.n	8008548 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800852a:	f7fa ff49 	bl	80033c0 <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	2b02      	cmp	r3, #2
 8008536:	d907      	bls.n	8008548 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008538:	2303      	movs	r3, #3
 800853a:	e15c      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
 800853c:	40023800 	.word	0x40023800
 8008540:	42470000 	.word	0x42470000
 8008544:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008548:	4b8a      	ldr	r3, [pc, #552]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800854a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800854c:	f003 0302 	and.w	r3, r3, #2
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1ea      	bne.n	800852a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 0304 	and.w	r3, r3, #4
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 8097 	beq.w	8008690 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008562:	2300      	movs	r3, #0
 8008564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008566:	4b83      	ldr	r3, [pc, #524]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10f      	bne.n	8008592 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008572:	2300      	movs	r3, #0
 8008574:	60bb      	str	r3, [r7, #8]
 8008576:	4b7f      	ldr	r3, [pc, #508]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857a:	4a7e      	ldr	r2, [pc, #504]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800857c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008580:	6413      	str	r3, [r2, #64]	@ 0x40
 8008582:	4b7c      	ldr	r3, [pc, #496]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800858a:	60bb      	str	r3, [r7, #8]
 800858c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800858e:	2301      	movs	r3, #1
 8008590:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008592:	4b79      	ldr	r3, [pc, #484]	@ (8008778 <HAL_RCC_OscConfig+0x4b0>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800859a:	2b00      	cmp	r3, #0
 800859c:	d118      	bne.n	80085d0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800859e:	4b76      	ldr	r3, [pc, #472]	@ (8008778 <HAL_RCC_OscConfig+0x4b0>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a75      	ldr	r2, [pc, #468]	@ (8008778 <HAL_RCC_OscConfig+0x4b0>)
 80085a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80085aa:	f7fa ff09 	bl	80033c0 <HAL_GetTick>
 80085ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085b0:	e008      	b.n	80085c4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085b2:	f7fa ff05 	bl	80033c0 <HAL_GetTick>
 80085b6:	4602      	mov	r2, r0
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	1ad3      	subs	r3, r2, r3
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d901      	bls.n	80085c4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80085c0:	2303      	movs	r3, #3
 80085c2:	e118      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085c4:	4b6c      	ldr	r3, [pc, #432]	@ (8008778 <HAL_RCC_OscConfig+0x4b0>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d0f0      	beq.n	80085b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d106      	bne.n	80085e6 <HAL_RCC_OscConfig+0x31e>
 80085d8:	4b66      	ldr	r3, [pc, #408]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80085da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085dc:	4a65      	ldr	r2, [pc, #404]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80085de:	f043 0301 	orr.w	r3, r3, #1
 80085e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80085e4:	e01c      	b.n	8008620 <HAL_RCC_OscConfig+0x358>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	2b05      	cmp	r3, #5
 80085ec:	d10c      	bne.n	8008608 <HAL_RCC_OscConfig+0x340>
 80085ee:	4b61      	ldr	r3, [pc, #388]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80085f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085f2:	4a60      	ldr	r2, [pc, #384]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80085f4:	f043 0304 	orr.w	r3, r3, #4
 80085f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80085fa:	4b5e      	ldr	r3, [pc, #376]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80085fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085fe:	4a5d      	ldr	r2, [pc, #372]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008600:	f043 0301 	orr.w	r3, r3, #1
 8008604:	6713      	str	r3, [r2, #112]	@ 0x70
 8008606:	e00b      	b.n	8008620 <HAL_RCC_OscConfig+0x358>
 8008608:	4b5a      	ldr	r3, [pc, #360]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800860a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800860c:	4a59      	ldr	r2, [pc, #356]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800860e:	f023 0301 	bic.w	r3, r3, #1
 8008612:	6713      	str	r3, [r2, #112]	@ 0x70
 8008614:	4b57      	ldr	r3, [pc, #348]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008618:	4a56      	ldr	r2, [pc, #344]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800861a:	f023 0304 	bic.w	r3, r3, #4
 800861e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d015      	beq.n	8008654 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008628:	f7fa feca 	bl	80033c0 <HAL_GetTick>
 800862c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800862e:	e00a      	b.n	8008646 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008630:	f7fa fec6 	bl	80033c0 <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800863e:	4293      	cmp	r3, r2
 8008640:	d901      	bls.n	8008646 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e0d7      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008646:	4b4b      	ldr	r3, [pc, #300]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800864a:	f003 0302 	and.w	r3, r3, #2
 800864e:	2b00      	cmp	r3, #0
 8008650:	d0ee      	beq.n	8008630 <HAL_RCC_OscConfig+0x368>
 8008652:	e014      	b.n	800867e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008654:	f7fa feb4 	bl	80033c0 <HAL_GetTick>
 8008658:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800865a:	e00a      	b.n	8008672 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800865c:	f7fa feb0 	bl	80033c0 <HAL_GetTick>
 8008660:	4602      	mov	r2, r0
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800866a:	4293      	cmp	r3, r2
 800866c:	d901      	bls.n	8008672 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800866e:	2303      	movs	r3, #3
 8008670:	e0c1      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008672:	4b40      	ldr	r3, [pc, #256]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008676:	f003 0302 	and.w	r3, r3, #2
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1ee      	bne.n	800865c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800867e:	7dfb      	ldrb	r3, [r7, #23]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d105      	bne.n	8008690 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008684:	4b3b      	ldr	r3, [pc, #236]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008688:	4a3a      	ldr	r2, [pc, #232]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800868a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800868e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 80ad 	beq.w	80087f4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800869a:	4b36      	ldr	r3, [pc, #216]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f003 030c 	and.w	r3, r3, #12
 80086a2:	2b08      	cmp	r3, #8
 80086a4:	d060      	beq.n	8008768 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	699b      	ldr	r3, [r3, #24]
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d145      	bne.n	800873a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086ae:	4b33      	ldr	r3, [pc, #204]	@ (800877c <HAL_RCC_OscConfig+0x4b4>)
 80086b0:	2200      	movs	r2, #0
 80086b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086b4:	f7fa fe84 	bl	80033c0 <HAL_GetTick>
 80086b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086ba:	e008      	b.n	80086ce <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086bc:	f7fa fe80 	bl	80033c0 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d901      	bls.n	80086ce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e093      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086ce:	4b29      	ldr	r3, [pc, #164]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1f0      	bne.n	80086bc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	69da      	ldr	r2, [r3, #28]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	431a      	orrs	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e8:	019b      	lsls	r3, r3, #6
 80086ea:	431a      	orrs	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f0:	085b      	lsrs	r3, r3, #1
 80086f2:	3b01      	subs	r3, #1
 80086f4:	041b      	lsls	r3, r3, #16
 80086f6:	431a      	orrs	r2, r3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fc:	061b      	lsls	r3, r3, #24
 80086fe:	431a      	orrs	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008704:	071b      	lsls	r3, r3, #28
 8008706:	491b      	ldr	r1, [pc, #108]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 8008708:	4313      	orrs	r3, r2
 800870a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800870c:	4b1b      	ldr	r3, [pc, #108]	@ (800877c <HAL_RCC_OscConfig+0x4b4>)
 800870e:	2201      	movs	r2, #1
 8008710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008712:	f7fa fe55 	bl	80033c0 <HAL_GetTick>
 8008716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008718:	e008      	b.n	800872c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800871a:	f7fa fe51 	bl	80033c0 <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	2b02      	cmp	r3, #2
 8008726:	d901      	bls.n	800872c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e064      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800872c:	4b11      	ldr	r3, [pc, #68]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d0f0      	beq.n	800871a <HAL_RCC_OscConfig+0x452>
 8008738:	e05c      	b.n	80087f4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800873a:	4b10      	ldr	r3, [pc, #64]	@ (800877c <HAL_RCC_OscConfig+0x4b4>)
 800873c:	2200      	movs	r2, #0
 800873e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008740:	f7fa fe3e 	bl	80033c0 <HAL_GetTick>
 8008744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008746:	e008      	b.n	800875a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008748:	f7fa fe3a 	bl	80033c0 <HAL_GetTick>
 800874c:	4602      	mov	r2, r0
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	1ad3      	subs	r3, r2, r3
 8008752:	2b02      	cmp	r3, #2
 8008754:	d901      	bls.n	800875a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008756:	2303      	movs	r3, #3
 8008758:	e04d      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800875a:	4b06      	ldr	r3, [pc, #24]	@ (8008774 <HAL_RCC_OscConfig+0x4ac>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1f0      	bne.n	8008748 <HAL_RCC_OscConfig+0x480>
 8008766:	e045      	b.n	80087f4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d107      	bne.n	8008780 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e040      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
 8008774:	40023800 	.word	0x40023800
 8008778:	40007000 	.word	0x40007000
 800877c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008780:	4b1f      	ldr	r3, [pc, #124]	@ (8008800 <HAL_RCC_OscConfig+0x538>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	2b01      	cmp	r3, #1
 800878c:	d030      	beq.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008798:	429a      	cmp	r2, r3
 800879a:	d129      	bne.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d122      	bne.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80087aa:	68fa      	ldr	r2, [r7, #12]
 80087ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80087b0:	4013      	ands	r3, r2
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80087b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d119      	bne.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c6:	085b      	lsrs	r3, r3, #1
 80087c8:	3b01      	subs	r3, #1
 80087ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d10f      	bne.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80087dc:	429a      	cmp	r2, r3
 80087de:	d107      	bne.n	80087f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d001      	beq.n	80087f4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e000      	b.n	80087f6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	40023800 	.word	0x40023800

08008804 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	e041      	b.n	800889a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800881c:	b2db      	uxtb	r3, r3
 800881e:	2b00      	cmp	r3, #0
 8008820:	d106      	bne.n	8008830 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f7fa fb2c 	bl	8002e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2202      	movs	r2, #2
 8008834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	3304      	adds	r3, #4
 8008840:	4619      	mov	r1, r3
 8008842:	4610      	mov	r0, r2
 8008844:	f000 fc80 	bl	8009148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d001      	beq.n	80088bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	e046      	b.n	800894a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a23      	ldr	r2, [pc, #140]	@ (8008958 <HAL_TIM_Base_Start+0xb4>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d022      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088d6:	d01d      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a1f      	ldr	r2, [pc, #124]	@ (800895c <HAL_TIM_Base_Start+0xb8>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d018      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008960 <HAL_TIM_Base_Start+0xbc>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d013      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008964 <HAL_TIM_Base_Start+0xc0>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d00e      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008968 <HAL_TIM_Base_Start+0xc4>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d009      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a19      	ldr	r2, [pc, #100]	@ (800896c <HAL_TIM_Base_Start+0xc8>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d004      	beq.n	8008914 <HAL_TIM_Base_Start+0x70>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a18      	ldr	r2, [pc, #96]	@ (8008970 <HAL_TIM_Base_Start+0xcc>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d111      	bne.n	8008938 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2b06      	cmp	r3, #6
 8008924:	d010      	beq.n	8008948 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f042 0201 	orr.w	r2, r2, #1
 8008934:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008936:	e007      	b.n	8008948 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f042 0201 	orr.w	r2, r2, #1
 8008946:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3714      	adds	r7, #20
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr
 8008956:	bf00      	nop
 8008958:	40010000 	.word	0x40010000
 800895c:	40000400 	.word	0x40000400
 8008960:	40000800 	.word	0x40000800
 8008964:	40000c00 	.word	0x40000c00
 8008968:	40010400 	.word	0x40010400
 800896c:	40014000 	.word	0x40014000
 8008970:	40001800 	.word	0x40001800

08008974 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6a1a      	ldr	r2, [r3, #32]
 8008982:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008986:	4013      	ands	r3, r2
 8008988:	2b00      	cmp	r3, #0
 800898a:	d10f      	bne.n	80089ac <HAL_TIM_Base_Stop+0x38>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6a1a      	ldr	r2, [r3, #32]
 8008992:	f240 4344 	movw	r3, #1092	@ 0x444
 8008996:	4013      	ands	r3, r2
 8008998:	2b00      	cmp	r3, #0
 800899a:	d107      	bne.n	80089ac <HAL_TIM_Base_Stop+0x38>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f022 0201 	bic.w	r2, r2, #1
 80089aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b082      	sub	sp, #8
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	e041      	b.n	8008a58 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d106      	bne.n	80089ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f7fa fa2b 	bl	8002e44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2202      	movs	r2, #2
 80089f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681a      	ldr	r2, [r3, #0]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	3304      	adds	r3, #4
 80089fe:	4619      	mov	r1, r3
 8008a00:	4610      	mov	r0, r2
 8008a02:	f000 fba1 	bl	8009148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2201      	movs	r2, #1
 8008a12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3708      	adds	r7, #8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d109      	bne.n	8008a84 <HAL_TIM_PWM_Start+0x24>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	bf14      	ite	ne
 8008a7c:	2301      	movne	r3, #1
 8008a7e:	2300      	moveq	r3, #0
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	e022      	b.n	8008aca <HAL_TIM_PWM_Start+0x6a>
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	d109      	bne.n	8008a9e <HAL_TIM_PWM_Start+0x3e>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	bf14      	ite	ne
 8008a96:	2301      	movne	r3, #1
 8008a98:	2300      	moveq	r3, #0
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	e015      	b.n	8008aca <HAL_TIM_PWM_Start+0x6a>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	2b08      	cmp	r3, #8
 8008aa2:	d109      	bne.n	8008ab8 <HAL_TIM_PWM_Start+0x58>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	bf14      	ite	ne
 8008ab0:	2301      	movne	r3, #1
 8008ab2:	2300      	moveq	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	e008      	b.n	8008aca <HAL_TIM_PWM_Start+0x6a>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	bf14      	ite	ne
 8008ac4:	2301      	movne	r3, #1
 8008ac6:	2300      	moveq	r3, #0
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d001      	beq.n	8008ad2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e07c      	b.n	8008bcc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d104      	bne.n	8008ae2 <HAL_TIM_PWM_Start+0x82>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2202      	movs	r2, #2
 8008adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ae0:	e013      	b.n	8008b0a <HAL_TIM_PWM_Start+0xaa>
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b04      	cmp	r3, #4
 8008ae6:	d104      	bne.n	8008af2 <HAL_TIM_PWM_Start+0x92>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008af0:	e00b      	b.n	8008b0a <HAL_TIM_PWM_Start+0xaa>
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	2b08      	cmp	r3, #8
 8008af6:	d104      	bne.n	8008b02 <HAL_TIM_PWM_Start+0xa2>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b00:	e003      	b.n	8008b0a <HAL_TIM_PWM_Start+0xaa>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2202      	movs	r2, #2
 8008b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	6839      	ldr	r1, [r7, #0]
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 fe0e 	bl	8009734 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8008bd4 <HAL_TIM_PWM_Start+0x174>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d004      	beq.n	8008b2c <HAL_TIM_PWM_Start+0xcc>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a2c      	ldr	r2, [pc, #176]	@ (8008bd8 <HAL_TIM_PWM_Start+0x178>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d101      	bne.n	8008b30 <HAL_TIM_PWM_Start+0xd0>
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e000      	b.n	8008b32 <HAL_TIM_PWM_Start+0xd2>
 8008b30:	2300      	movs	r3, #0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d007      	beq.n	8008b46 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a22      	ldr	r2, [pc, #136]	@ (8008bd4 <HAL_TIM_PWM_Start+0x174>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d022      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b58:	d01d      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008bdc <HAL_TIM_PWM_Start+0x17c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d018      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a1d      	ldr	r2, [pc, #116]	@ (8008be0 <HAL_TIM_PWM_Start+0x180>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d013      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a1c      	ldr	r2, [pc, #112]	@ (8008be4 <HAL_TIM_PWM_Start+0x184>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d00e      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a16      	ldr	r2, [pc, #88]	@ (8008bd8 <HAL_TIM_PWM_Start+0x178>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d009      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a18      	ldr	r2, [pc, #96]	@ (8008be8 <HAL_TIM_PWM_Start+0x188>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d004      	beq.n	8008b96 <HAL_TIM_PWM_Start+0x136>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a16      	ldr	r2, [pc, #88]	@ (8008bec <HAL_TIM_PWM_Start+0x18c>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d111      	bne.n	8008bba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f003 0307 	and.w	r3, r3, #7
 8008ba0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2b06      	cmp	r3, #6
 8008ba6:	d010      	beq.n	8008bca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f042 0201 	orr.w	r2, r2, #1
 8008bb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb8:	e007      	b.n	8008bca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f042 0201 	orr.w	r2, r2, #1
 8008bc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	40010000 	.word	0x40010000
 8008bd8:	40010400 	.word	0x40010400
 8008bdc:	40000400 	.word	0x40000400
 8008be0:	40000800 	.word	0x40000800
 8008be4:	40000c00 	.word	0x40000c00
 8008be8:	40014000 	.word	0x40014000
 8008bec:	40001800 	.word	0x40001800

08008bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	f003 0302 	and.w	r3, r3, #2
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d020      	beq.n	8008c54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d01b      	beq.n	8008c54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f06f 0202 	mvn.w	r2, #2
 8008c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	f003 0303 	and.w	r3, r3, #3
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 fa65 	bl	800910a <HAL_TIM_IC_CaptureCallback>
 8008c40:	e005      	b.n	8008c4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fa57 	bl	80090f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 fa68 	bl	800911e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	f003 0304 	and.w	r3, r3, #4
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d020      	beq.n	8008ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f003 0304 	and.w	r3, r3, #4
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d01b      	beq.n	8008ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f06f 0204 	mvn.w	r2, #4
 8008c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2202      	movs	r2, #2
 8008c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	699b      	ldr	r3, [r3, #24]
 8008c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d003      	beq.n	8008c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fa3f 	bl	800910a <HAL_TIM_IC_CaptureCallback>
 8008c8c:	e005      	b.n	8008c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 fa31 	bl	80090f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fa42 	bl	800911e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	f003 0308 	and.w	r3, r3, #8
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d020      	beq.n	8008cec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f003 0308 	and.w	r3, r3, #8
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d01b      	beq.n	8008cec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f06f 0208 	mvn.w	r2, #8
 8008cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2204      	movs	r2, #4
 8008cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	f003 0303 	and.w	r3, r3, #3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d003      	beq.n	8008cda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 fa19 	bl	800910a <HAL_TIM_IC_CaptureCallback>
 8008cd8:	e005      	b.n	8008ce6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fa0b 	bl	80090f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 fa1c 	bl	800911e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	f003 0310 	and.w	r3, r3, #16
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d020      	beq.n	8008d38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f003 0310 	and.w	r3, r3, #16
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d01b      	beq.n	8008d38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f06f 0210 	mvn.w	r2, #16
 8008d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2208      	movs	r2, #8
 8008d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	69db      	ldr	r3, [r3, #28]
 8008d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d003      	beq.n	8008d26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 f9f3 	bl	800910a <HAL_TIM_IC_CaptureCallback>
 8008d24:	e005      	b.n	8008d32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f9e5 	bl	80090f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f9f6 	bl	800911e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d00c      	beq.n	8008d5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f003 0301 	and.w	r3, r3, #1
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d007      	beq.n	8008d5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f06f 0201 	mvn.w	r2, #1
 8008d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f9c3 	bl	80090e2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00c      	beq.n	8008d80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d007      	beq.n	8008d80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fdd8 	bl	8009930 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00c      	beq.n	8008da4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d007      	beq.n	8008da4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f9c7 	bl	8009132 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	f003 0320 	and.w	r3, r3, #32
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00c      	beq.n	8008dc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f003 0320 	and.w	r3, r3, #32
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d007      	beq.n	8008dc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f06f 0220 	mvn.w	r2, #32
 8008dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 fdaa 	bl	800991c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dc8:	bf00      	nop
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b086      	sub	sp, #24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d101      	bne.n	8008dee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008dea:	2302      	movs	r3, #2
 8008dec:	e0ae      	b.n	8008f4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2b0c      	cmp	r3, #12
 8008dfa:	f200 809f 	bhi.w	8008f3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8008e04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e04:	08008e39 	.word	0x08008e39
 8008e08:	08008f3d 	.word	0x08008f3d
 8008e0c:	08008f3d 	.word	0x08008f3d
 8008e10:	08008f3d 	.word	0x08008f3d
 8008e14:	08008e79 	.word	0x08008e79
 8008e18:	08008f3d 	.word	0x08008f3d
 8008e1c:	08008f3d 	.word	0x08008f3d
 8008e20:	08008f3d 	.word	0x08008f3d
 8008e24:	08008ebb 	.word	0x08008ebb
 8008e28:	08008f3d 	.word	0x08008f3d
 8008e2c:	08008f3d 	.word	0x08008f3d
 8008e30:	08008f3d 	.word	0x08008f3d
 8008e34:	08008efb 	.word	0x08008efb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68b9      	ldr	r1, [r7, #8]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f000 fa2e 	bl	80092a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	699a      	ldr	r2, [r3, #24]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f042 0208 	orr.w	r2, r2, #8
 8008e52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	699a      	ldr	r2, [r3, #24]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f022 0204 	bic.w	r2, r2, #4
 8008e62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	6999      	ldr	r1, [r3, #24]
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	691a      	ldr	r2, [r3, #16]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	430a      	orrs	r2, r1
 8008e74:	619a      	str	r2, [r3, #24]
      break;
 8008e76:	e064      	b.n	8008f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	68b9      	ldr	r1, [r7, #8]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f000 fa7e 	bl	8009380 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	699a      	ldr	r2, [r3, #24]
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	699a      	ldr	r2, [r3, #24]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6999      	ldr	r1, [r3, #24]
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	691b      	ldr	r3, [r3, #16]
 8008eae:	021a      	lsls	r2, r3, #8
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	430a      	orrs	r2, r1
 8008eb6:	619a      	str	r2, [r3, #24]
      break;
 8008eb8:	e043      	b.n	8008f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	68b9      	ldr	r1, [r7, #8]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f000 fad3 	bl	800946c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	69da      	ldr	r2, [r3, #28]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f042 0208 	orr.w	r2, r2, #8
 8008ed4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	69da      	ldr	r2, [r3, #28]
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f022 0204 	bic.w	r2, r2, #4
 8008ee4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	69d9      	ldr	r1, [r3, #28]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	691a      	ldr	r2, [r3, #16]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	430a      	orrs	r2, r1
 8008ef6:	61da      	str	r2, [r3, #28]
      break;
 8008ef8:	e023      	b.n	8008f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68b9      	ldr	r1, [r7, #8]
 8008f00:	4618      	mov	r0, r3
 8008f02:	f000 fb27 	bl	8009554 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	69da      	ldr	r2, [r3, #28]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	69da      	ldr	r2, [r3, #28]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	69d9      	ldr	r1, [r3, #28]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	021a      	lsls	r2, r3, #8
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	61da      	str	r2, [r3, #28]
      break;
 8008f3a:	e002      	b.n	8008f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008f40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3718      	adds	r7, #24
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <HAL_TIM_ConfigClockSource+0x1c>
 8008f6c:	2302      	movs	r3, #2
 8008f6e:	e0b4      	b.n	80090da <HAL_TIM_ConfigClockSource+0x186>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2202      	movs	r2, #2
 8008f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008f8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68ba      	ldr	r2, [r7, #8]
 8008f9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fa8:	d03e      	beq.n	8009028 <HAL_TIM_ConfigClockSource+0xd4>
 8008faa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fae:	f200 8087 	bhi.w	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fb6:	f000 8086 	beq.w	80090c6 <HAL_TIM_ConfigClockSource+0x172>
 8008fba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fbe:	d87f      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc0:	2b70      	cmp	r3, #112	@ 0x70
 8008fc2:	d01a      	beq.n	8008ffa <HAL_TIM_ConfigClockSource+0xa6>
 8008fc4:	2b70      	cmp	r3, #112	@ 0x70
 8008fc6:	d87b      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc8:	2b60      	cmp	r3, #96	@ 0x60
 8008fca:	d050      	beq.n	800906e <HAL_TIM_ConfigClockSource+0x11a>
 8008fcc:	2b60      	cmp	r3, #96	@ 0x60
 8008fce:	d877      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fd0:	2b50      	cmp	r3, #80	@ 0x50
 8008fd2:	d03c      	beq.n	800904e <HAL_TIM_ConfigClockSource+0xfa>
 8008fd4:	2b50      	cmp	r3, #80	@ 0x50
 8008fd6:	d873      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fd8:	2b40      	cmp	r3, #64	@ 0x40
 8008fda:	d058      	beq.n	800908e <HAL_TIM_ConfigClockSource+0x13a>
 8008fdc:	2b40      	cmp	r3, #64	@ 0x40
 8008fde:	d86f      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fe0:	2b30      	cmp	r3, #48	@ 0x30
 8008fe2:	d064      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0x15a>
 8008fe4:	2b30      	cmp	r3, #48	@ 0x30
 8008fe6:	d86b      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fe8:	2b20      	cmp	r3, #32
 8008fea:	d060      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0x15a>
 8008fec:	2b20      	cmp	r3, #32
 8008fee:	d867      	bhi.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d05c      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0x15a>
 8008ff4:	2b10      	cmp	r3, #16
 8008ff6:	d05a      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0x15a>
 8008ff8:	e062      	b.n	80090c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800900a:	f000 fb73 	bl	80096f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800901c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	68ba      	ldr	r2, [r7, #8]
 8009024:	609a      	str	r2, [r3, #8]
      break;
 8009026:	e04f      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009038:	f000 fb5c 	bl	80096f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689a      	ldr	r2, [r3, #8]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800904a:	609a      	str	r2, [r3, #8]
      break;
 800904c:	e03c      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800905a:	461a      	mov	r2, r3
 800905c:	f000 fad0 	bl	8009600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2150      	movs	r1, #80	@ 0x50
 8009066:	4618      	mov	r0, r3
 8009068:	f000 fb29 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 800906c:	e02c      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800907a:	461a      	mov	r2, r3
 800907c:	f000 faef 	bl	800965e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	2160      	movs	r1, #96	@ 0x60
 8009086:	4618      	mov	r0, r3
 8009088:	f000 fb19 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 800908c:	e01c      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800909a:	461a      	mov	r2, r3
 800909c:	f000 fab0 	bl	8009600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2140      	movs	r1, #64	@ 0x40
 80090a6:	4618      	mov	r0, r3
 80090a8:	f000 fb09 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 80090ac:	e00c      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4619      	mov	r1, r3
 80090b8:	4610      	mov	r0, r2
 80090ba:	f000 fb00 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 80090be:	e003      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	73fb      	strb	r3, [r7, #15]
      break;
 80090c4:	e000      	b.n	80090c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80090c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2201      	movs	r2, #1
 80090cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}

080090e2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090e2:	b480      	push	{r7}
 80090e4:	b083      	sub	sp, #12
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80090ea:	bf00      	nop
 80090ec:	370c      	adds	r7, #12
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr

080090f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090f6:	b480      	push	{r7}
 80090f8:	b083      	sub	sp, #12
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090fe:	bf00      	nop
 8009100:	370c      	adds	r7, #12
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr

0800910a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800910a:	b480      	push	{r7}
 800910c:	b083      	sub	sp, #12
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009112:	bf00      	nop
 8009114:	370c      	adds	r7, #12
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr

0800911e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800911e:	b480      	push	{r7}
 8009120:	b083      	sub	sp, #12
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009126:	bf00      	nop
 8009128:	370c      	adds	r7, #12
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009132:	b480      	push	{r7}
 8009134:	b083      	sub	sp, #12
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800913a:	bf00      	nop
 800913c:	370c      	adds	r7, #12
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr
	...

08009148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a46      	ldr	r2, [pc, #280]	@ (8009274 <TIM_Base_SetConfig+0x12c>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d013      	beq.n	8009188 <TIM_Base_SetConfig+0x40>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009166:	d00f      	beq.n	8009188 <TIM_Base_SetConfig+0x40>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	4a43      	ldr	r2, [pc, #268]	@ (8009278 <TIM_Base_SetConfig+0x130>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d00b      	beq.n	8009188 <TIM_Base_SetConfig+0x40>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a42      	ldr	r2, [pc, #264]	@ (800927c <TIM_Base_SetConfig+0x134>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d007      	beq.n	8009188 <TIM_Base_SetConfig+0x40>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4a41      	ldr	r2, [pc, #260]	@ (8009280 <TIM_Base_SetConfig+0x138>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d003      	beq.n	8009188 <TIM_Base_SetConfig+0x40>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a40      	ldr	r2, [pc, #256]	@ (8009284 <TIM_Base_SetConfig+0x13c>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d108      	bne.n	800919a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800918e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	4313      	orrs	r3, r2
 8009198:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a35      	ldr	r2, [pc, #212]	@ (8009274 <TIM_Base_SetConfig+0x12c>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d02b      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091a8:	d027      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a32      	ldr	r2, [pc, #200]	@ (8009278 <TIM_Base_SetConfig+0x130>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d023      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a31      	ldr	r2, [pc, #196]	@ (800927c <TIM_Base_SetConfig+0x134>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d01f      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4a30      	ldr	r2, [pc, #192]	@ (8009280 <TIM_Base_SetConfig+0x138>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d01b      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a2f      	ldr	r2, [pc, #188]	@ (8009284 <TIM_Base_SetConfig+0x13c>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d017      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a2e      	ldr	r2, [pc, #184]	@ (8009288 <TIM_Base_SetConfig+0x140>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d013      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a2d      	ldr	r2, [pc, #180]	@ (800928c <TIM_Base_SetConfig+0x144>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d00f      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a2c      	ldr	r2, [pc, #176]	@ (8009290 <TIM_Base_SetConfig+0x148>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d00b      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a2b      	ldr	r2, [pc, #172]	@ (8009294 <TIM_Base_SetConfig+0x14c>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d007      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a2a      	ldr	r2, [pc, #168]	@ (8009298 <TIM_Base_SetConfig+0x150>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d003      	beq.n	80091fa <TIM_Base_SetConfig+0xb2>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a29      	ldr	r2, [pc, #164]	@ (800929c <TIM_Base_SetConfig+0x154>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d108      	bne.n	800920c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	68fa      	ldr	r2, [r7, #12]
 8009208:	4313      	orrs	r3, r2
 800920a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	4313      	orrs	r3, r2
 8009218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	689a      	ldr	r2, [r3, #8]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a10      	ldr	r2, [pc, #64]	@ (8009274 <TIM_Base_SetConfig+0x12c>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d003      	beq.n	8009240 <TIM_Base_SetConfig+0xf8>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a12      	ldr	r2, [pc, #72]	@ (8009284 <TIM_Base_SetConfig+0x13c>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d103      	bne.n	8009248 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	691a      	ldr	r2, [r3, #16]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	691b      	ldr	r3, [r3, #16]
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b01      	cmp	r3, #1
 8009258:	d105      	bne.n	8009266 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f023 0201 	bic.w	r2, r3, #1
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	611a      	str	r2, [r3, #16]
  }
}
 8009266:	bf00      	nop
 8009268:	3714      	adds	r7, #20
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	40010000 	.word	0x40010000
 8009278:	40000400 	.word	0x40000400
 800927c:	40000800 	.word	0x40000800
 8009280:	40000c00 	.word	0x40000c00
 8009284:	40010400 	.word	0x40010400
 8009288:	40014000 	.word	0x40014000
 800928c:	40014400 	.word	0x40014400
 8009290:	40014800 	.word	0x40014800
 8009294:	40001800 	.word	0x40001800
 8009298:	40001c00 	.word	0x40001c00
 800929c:	40002000 	.word	0x40002000

080092a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b087      	sub	sp, #28
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a1b      	ldr	r3, [r3, #32]
 80092b4:	f023 0201 	bic.w	r2, r3, #1
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	699b      	ldr	r3, [r3, #24]
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f023 0303 	bic.w	r3, r3, #3
 80092d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	4313      	orrs	r3, r2
 80092e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	f023 0302 	bic.w	r3, r3, #2
 80092e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	697a      	ldr	r2, [r7, #20]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a20      	ldr	r2, [pc, #128]	@ (8009378 <TIM_OC1_SetConfig+0xd8>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d003      	beq.n	8009304 <TIM_OC1_SetConfig+0x64>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a1f      	ldr	r2, [pc, #124]	@ (800937c <TIM_OC1_SetConfig+0xdc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d10c      	bne.n	800931e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f023 0308 	bic.w	r3, r3, #8
 800930a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	697a      	ldr	r2, [r7, #20]
 8009312:	4313      	orrs	r3, r2
 8009314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	f023 0304 	bic.w	r3, r3, #4
 800931c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a15      	ldr	r2, [pc, #84]	@ (8009378 <TIM_OC1_SetConfig+0xd8>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d003      	beq.n	800932e <TIM_OC1_SetConfig+0x8e>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a14      	ldr	r2, [pc, #80]	@ (800937c <TIM_OC1_SetConfig+0xdc>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d111      	bne.n	8009352 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800933c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	695b      	ldr	r3, [r3, #20]
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	4313      	orrs	r3, r2
 8009346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	699b      	ldr	r3, [r3, #24]
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	4313      	orrs	r3, r2
 8009350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	685a      	ldr	r2, [r3, #4]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	621a      	str	r2, [r3, #32]
}
 800936c:	bf00      	nop
 800936e:	371c      	adds	r7, #28
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	40010000 	.word	0x40010000
 800937c:	40010400 	.word	0x40010400

08009380 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009380:	b480      	push	{r7}
 8009382:	b087      	sub	sp, #28
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6a1b      	ldr	r3, [r3, #32]
 800938e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a1b      	ldr	r3, [r3, #32]
 8009394:	f023 0210 	bic.w	r2, r3, #16
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	699b      	ldr	r3, [r3, #24]
 80093a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	021b      	lsls	r3, r3, #8
 80093be:	68fa      	ldr	r2, [r7, #12]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f023 0320 	bic.w	r3, r3, #32
 80093ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	689b      	ldr	r3, [r3, #8]
 80093d0:	011b      	lsls	r3, r3, #4
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a22      	ldr	r2, [pc, #136]	@ (8009464 <TIM_OC2_SetConfig+0xe4>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d003      	beq.n	80093e8 <TIM_OC2_SetConfig+0x68>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a21      	ldr	r2, [pc, #132]	@ (8009468 <TIM_OC2_SetConfig+0xe8>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d10d      	bne.n	8009404 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	011b      	lsls	r3, r3, #4
 80093f6:	697a      	ldr	r2, [r7, #20]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009402:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a17      	ldr	r2, [pc, #92]	@ (8009464 <TIM_OC2_SetConfig+0xe4>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d003      	beq.n	8009414 <TIM_OC2_SetConfig+0x94>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a16      	ldr	r2, [pc, #88]	@ (8009468 <TIM_OC2_SetConfig+0xe8>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d113      	bne.n	800943c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800941a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009422:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	4313      	orrs	r3, r2
 800942e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	699b      	ldr	r3, [r3, #24]
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	4313      	orrs	r3, r2
 800943a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68fa      	ldr	r2, [r7, #12]
 8009446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	685a      	ldr	r2, [r3, #4]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	697a      	ldr	r2, [r7, #20]
 8009454:	621a      	str	r2, [r3, #32]
}
 8009456:	bf00      	nop
 8009458:	371c      	adds	r7, #28
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr
 8009462:	bf00      	nop
 8009464:	40010000 	.word	0x40010000
 8009468:	40010400 	.word	0x40010400

0800946c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800946c:	b480      	push	{r7}
 800946e:	b087      	sub	sp, #28
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	69db      	ldr	r3, [r3, #28]
 8009492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800949a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f023 0303 	bic.w	r3, r3, #3
 80094a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80094b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	021b      	lsls	r3, r3, #8
 80094bc:	697a      	ldr	r2, [r7, #20]
 80094be:	4313      	orrs	r3, r2
 80094c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a21      	ldr	r2, [pc, #132]	@ (800954c <TIM_OC3_SetConfig+0xe0>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d003      	beq.n	80094d2 <TIM_OC3_SetConfig+0x66>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a20      	ldr	r2, [pc, #128]	@ (8009550 <TIM_OC3_SetConfig+0xe4>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d10d      	bne.n	80094ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80094d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	021b      	lsls	r3, r3, #8
 80094e0:	697a      	ldr	r2, [r7, #20]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a16      	ldr	r2, [pc, #88]	@ (800954c <TIM_OC3_SetConfig+0xe0>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d003      	beq.n	80094fe <TIM_OC3_SetConfig+0x92>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a15      	ldr	r2, [pc, #84]	@ (8009550 <TIM_OC3_SetConfig+0xe4>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d113      	bne.n	8009526 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800950c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	011b      	lsls	r3, r3, #4
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	4313      	orrs	r3, r2
 8009518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	011b      	lsls	r3, r3, #4
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	4313      	orrs	r3, r2
 8009524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	693a      	ldr	r2, [r7, #16]
 800952a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685a      	ldr	r2, [r3, #4]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	621a      	str	r2, [r3, #32]
}
 8009540:	bf00      	nop
 8009542:	371c      	adds	r7, #28
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr
 800954c:	40010000 	.word	0x40010000
 8009550:	40010400 	.word	0x40010400

08009554 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009554:	b480      	push	{r7}
 8009556:	b087      	sub	sp, #28
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6a1b      	ldr	r3, [r3, #32]
 8009562:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a1b      	ldr	r3, [r3, #32]
 8009568:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800958a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	021b      	lsls	r3, r3, #8
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	4313      	orrs	r3, r2
 8009596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800959e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	689b      	ldr	r3, [r3, #8]
 80095a4:	031b      	lsls	r3, r3, #12
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	4a12      	ldr	r2, [pc, #72]	@ (80095f8 <TIM_OC4_SetConfig+0xa4>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d003      	beq.n	80095bc <TIM_OC4_SetConfig+0x68>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a11      	ldr	r2, [pc, #68]	@ (80095fc <TIM_OC4_SetConfig+0xa8>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d109      	bne.n	80095d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	695b      	ldr	r3, [r3, #20]
 80095c8:	019b      	lsls	r3, r3, #6
 80095ca:	697a      	ldr	r2, [r7, #20]
 80095cc:	4313      	orrs	r3, r2
 80095ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	621a      	str	r2, [r3, #32]
}
 80095ea:	bf00      	nop
 80095ec:	371c      	adds	r7, #28
 80095ee:	46bd      	mov	sp, r7
 80095f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f4:	4770      	bx	lr
 80095f6:	bf00      	nop
 80095f8:	40010000 	.word	0x40010000
 80095fc:	40010400 	.word	0x40010400

08009600 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009600:	b480      	push	{r7}
 8009602:	b087      	sub	sp, #28
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6a1b      	ldr	r3, [r3, #32]
 8009610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	f023 0201 	bic.w	r2, r3, #1
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800962a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	4313      	orrs	r3, r2
 8009634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f023 030a 	bic.w	r3, r3, #10
 800963c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800963e:	697a      	ldr	r2, [r7, #20]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4313      	orrs	r3, r2
 8009644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	693a      	ldr	r2, [r7, #16]
 800964a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	621a      	str	r2, [r3, #32]
}
 8009652:	bf00      	nop
 8009654:	371c      	adds	r7, #28
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr

0800965e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800965e:	b480      	push	{r7}
 8009660:	b087      	sub	sp, #28
 8009662:	af00      	add	r7, sp, #0
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	6a1b      	ldr	r3, [r3, #32]
 800966e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	f023 0210 	bic.w	r2, r3, #16
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	699b      	ldr	r3, [r3, #24]
 8009680:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009688:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	031b      	lsls	r3, r3, #12
 800968e:	693a      	ldr	r2, [r7, #16]
 8009690:	4313      	orrs	r3, r2
 8009692:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800969a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	011b      	lsls	r3, r3, #4
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	697a      	ldr	r2, [r7, #20]
 80096b0:	621a      	str	r2, [r3, #32]
}
 80096b2:	bf00      	nop
 80096b4:	371c      	adds	r7, #28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096be:	b480      	push	{r7}
 80096c0:	b085      	sub	sp, #20
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	4313      	orrs	r3, r2
 80096dc:	f043 0307 	orr.w	r3, r3, #7
 80096e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	609a      	str	r2, [r3, #8]
}
 80096e8:	bf00      	nop
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800970e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	021a      	lsls	r2, r3, #8
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	431a      	orrs	r2, r3
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	4313      	orrs	r3, r2
 800971c:	697a      	ldr	r2, [r7, #20]
 800971e:	4313      	orrs	r3, r2
 8009720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	609a      	str	r2, [r3, #8]
}
 8009728:	bf00      	nop
 800972a:	371c      	adds	r7, #28
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	f003 031f 	and.w	r3, r3, #31
 8009746:	2201      	movs	r2, #1
 8009748:	fa02 f303 	lsl.w	r3, r2, r3
 800974c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6a1a      	ldr	r2, [r3, #32]
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	43db      	mvns	r3, r3
 8009756:	401a      	ands	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6a1a      	ldr	r2, [r3, #32]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f003 031f 	and.w	r3, r3, #31
 8009766:	6879      	ldr	r1, [r7, #4]
 8009768:	fa01 f303 	lsl.w	r3, r1, r3
 800976c:	431a      	orrs	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	621a      	str	r2, [r3, #32]
}
 8009772:	bf00      	nop
 8009774:	371c      	adds	r7, #28
 8009776:	46bd      	mov	sp, r7
 8009778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977c:	4770      	bx	lr
	...

08009780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009790:	2b01      	cmp	r3, #1
 8009792:	d101      	bne.n	8009798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009794:	2302      	movs	r3, #2
 8009796:	e05a      	b.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68fa      	ldr	r2, [r7, #12]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	68fa      	ldr	r2, [r7, #12]
 80097d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a21      	ldr	r2, [pc, #132]	@ (800985c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d022      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097e4:	d01d      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a1d      	ldr	r2, [pc, #116]	@ (8009860 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d018      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009864 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d013      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a1a      	ldr	r2, [pc, #104]	@ (8009868 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d00e      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a18      	ldr	r2, [pc, #96]	@ (800986c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d009      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a17      	ldr	r2, [pc, #92]	@ (8009870 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d004      	beq.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a15      	ldr	r2, [pc, #84]	@ (8009874 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d10c      	bne.n	800983c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009828:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	4313      	orrs	r3, r2
 8009832:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	40010000 	.word	0x40010000
 8009860:	40000400 	.word	0x40000400
 8009864:	40000800 	.word	0x40000800
 8009868:	40000c00 	.word	0x40000c00
 800986c:	40010400 	.word	0x40010400
 8009870:	40014000 	.word	0x40014000
 8009874:	40001800 	.word	0x40001800

08009878 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009882:	2300      	movs	r3, #0
 8009884:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800988c:	2b01      	cmp	r3, #1
 800988e:	d101      	bne.n	8009894 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009890:	2302      	movs	r3, #2
 8009892:	e03d      	b.n	8009910 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	4313      	orrs	r3, r2
 80098b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4313      	orrs	r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	4313      	orrs	r3, r2
 80098e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	695b      	ldr	r3, [r3, #20]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	69db      	ldr	r3, [r3, #28]
 80098fa:	4313      	orrs	r3, r2
 80098fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e042      	b.n	80099dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800995c:	b2db      	uxtb	r3, r3
 800995e:	2b00      	cmp	r3, #0
 8009960:	d106      	bne.n	8009970 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7f9 fb02 	bl	8002f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2224      	movs	r2, #36	@ 0x24
 8009974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68da      	ldr	r2, [r3, #12]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009986:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 fdbd 	bl	800a508 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	691a      	ldr	r2, [r3, #16]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800999c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	695a      	ldr	r2, [r3, #20]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68da      	ldr	r2, [r3, #12]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2220      	movs	r2, #32
 80099c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2220      	movs	r2, #32
 80099d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80099da:	2300      	movs	r3, #0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3708      	adds	r7, #8
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b08a      	sub	sp, #40	@ 0x28
 80099e8:	af02      	add	r7, sp, #8
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	603b      	str	r3, [r7, #0]
 80099f0:	4613      	mov	r3, r2
 80099f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80099f4:	2300      	movs	r3, #0
 80099f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	2b20      	cmp	r3, #32
 8009a02:	d175      	bne.n	8009af0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d002      	beq.n	8009a10 <HAL_UART_Transmit+0x2c>
 8009a0a:	88fb      	ldrh	r3, [r7, #6]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e06e      	b.n	8009af2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2200      	movs	r2, #0
 8009a18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2221      	movs	r2, #33	@ 0x21
 8009a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a22:	f7f9 fccd 	bl	80033c0 <HAL_GetTick>
 8009a26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	88fa      	ldrh	r2, [r7, #6]
 8009a2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	88fa      	ldrh	r2, [r7, #6]
 8009a32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a3c:	d108      	bne.n	8009a50 <HAL_UART_Transmit+0x6c>
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d104      	bne.n	8009a50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009a46:	2300      	movs	r3, #0
 8009a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	61bb      	str	r3, [r7, #24]
 8009a4e:	e003      	b.n	8009a58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a54:	2300      	movs	r3, #0
 8009a56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a58:	e02e      	b.n	8009ab8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	2200      	movs	r2, #0
 8009a62:	2180      	movs	r1, #128	@ 0x80
 8009a64:	68f8      	ldr	r0, [r7, #12]
 8009a66:	f000 fb1f 	bl	800a0a8 <UART_WaitOnFlagUntilTimeout>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d005      	beq.n	8009a7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2220      	movs	r2, #32
 8009a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	e03a      	b.n	8009af2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d10b      	bne.n	8009a9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	881b      	ldrh	r3, [r3, #0]
 8009a86:	461a      	mov	r2, r3
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	3302      	adds	r3, #2
 8009a96:	61bb      	str	r3, [r7, #24]
 8009a98:	e007      	b.n	8009aaa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	781a      	ldrb	r2, [r3, #0]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1cb      	bne.n	8009a5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	9300      	str	r3, [sp, #0]
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	2140      	movs	r1, #64	@ 0x40
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f000 faeb 	bl	800a0a8 <UART_WaitOnFlagUntilTimeout>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d005      	beq.n	8009ae4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e006      	b.n	8009af2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2220      	movs	r2, #32
 8009ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009aec:	2300      	movs	r3, #0
 8009aee:	e000      	b.n	8009af2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009af0:	2302      	movs	r3, #2
  }
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3720      	adds	r7, #32
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009afa:	b580      	push	{r7, lr}
 8009afc:	b084      	sub	sp, #16
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	60f8      	str	r0, [r7, #12]
 8009b02:	60b9      	str	r1, [r7, #8]
 8009b04:	4613      	mov	r3, r2
 8009b06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	2b20      	cmp	r3, #32
 8009b12:	d112      	bne.n	8009b3a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d002      	beq.n	8009b20 <HAL_UART_Receive_IT+0x26>
 8009b1a:	88fb      	ldrh	r3, [r7, #6]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e00b      	b.n	8009b3c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009b2a:	88fb      	ldrh	r3, [r7, #6]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	68b9      	ldr	r1, [r7, #8]
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f000 fb12 	bl	800a15a <UART_Start_Receive_IT>
 8009b36:	4603      	mov	r3, r0
 8009b38:	e000      	b.n	8009b3c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009b3a:	2302      	movs	r3, #2
  }
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b0ba      	sub	sp, #232	@ 0xe8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	695b      	ldr	r3, [r3, #20]
 8009b66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009b70:	2300      	movs	r3, #0
 8009b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b7a:	f003 030f 	and.w	r3, r3, #15
 8009b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009b82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10f      	bne.n	8009baa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b8e:	f003 0320 	and.w	r3, r3, #32
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d009      	beq.n	8009baa <HAL_UART_IRQHandler+0x66>
 8009b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b9a:	f003 0320 	and.w	r3, r3, #32
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d003      	beq.n	8009baa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fbf2 	bl	800a38c <UART_Receive_IT>
      return;
 8009ba8:	e25b      	b.n	800a062 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009baa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f000 80de 	beq.w	8009d70 <HAL_UART_IRQHandler+0x22c>
 8009bb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bb8:	f003 0301 	and.w	r3, r3, #1
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d106      	bne.n	8009bce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bc4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f000 80d1 	beq.w	8009d70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bd2:	f003 0301 	and.w	r3, r3, #1
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00b      	beq.n	8009bf2 <HAL_UART_IRQHandler+0xae>
 8009bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d005      	beq.n	8009bf2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bea:	f043 0201 	orr.w	r2, r3, #1
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bf6:	f003 0304 	and.w	r3, r3, #4
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00b      	beq.n	8009c16 <HAL_UART_IRQHandler+0xd2>
 8009bfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c02:	f003 0301 	and.w	r3, r3, #1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d005      	beq.n	8009c16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c0e:	f043 0202 	orr.w	r2, r3, #2
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c1a:	f003 0302 	and.w	r3, r3, #2
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00b      	beq.n	8009c3a <HAL_UART_IRQHandler+0xf6>
 8009c22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c26:	f003 0301 	and.w	r3, r3, #1
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d005      	beq.n	8009c3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c32:	f043 0204 	orr.w	r2, r3, #4
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c3e:	f003 0308 	and.w	r3, r3, #8
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d011      	beq.n	8009c6a <HAL_UART_IRQHandler+0x126>
 8009c46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c4a:	f003 0320 	and.w	r3, r3, #32
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d105      	bne.n	8009c5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c56:	f003 0301 	and.w	r3, r3, #1
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d005      	beq.n	8009c6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c62:	f043 0208 	orr.w	r2, r3, #8
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 81f2 	beq.w	800a058 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c78:	f003 0320 	and.w	r3, r3, #32
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d008      	beq.n	8009c92 <HAL_UART_IRQHandler+0x14e>
 8009c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c84:	f003 0320 	and.w	r3, r3, #32
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d002      	beq.n	8009c92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 fb7d 	bl	800a38c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c9c:	2b40      	cmp	r3, #64	@ 0x40
 8009c9e:	bf0c      	ite	eq
 8009ca0:	2301      	moveq	r3, #1
 8009ca2:	2300      	movne	r3, #0
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cae:	f003 0308 	and.w	r3, r3, #8
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d103      	bne.n	8009cbe <HAL_UART_IRQHandler+0x17a>
 8009cb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d04f      	beq.n	8009d5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 fa85 	bl	800a1ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cce:	2b40      	cmp	r3, #64	@ 0x40
 8009cd0:	d141      	bne.n	8009d56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	3314      	adds	r3, #20
 8009cd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ce0:	e853 3f00 	ldrex	r3, [r3]
 8009ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009ce8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	3314      	adds	r3, #20
 8009cfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009cfe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009d02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009d0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009d0e:	e841 2300 	strex	r3, r2, [r1]
 8009d12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009d16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d1d9      	bne.n	8009cd2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d013      	beq.n	8009d4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8009f24 <HAL_UART_IRQHandler+0x3e0>)
 8009d2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fa fcda 	bl	80046ec <HAL_DMA_Abort_IT>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d016      	beq.n	8009d6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009d48:	4610      	mov	r0, r2
 8009d4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d4c:	e00e      	b.n	8009d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 f994 	bl	800a07c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d54:	e00a      	b.n	8009d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 f990 	bl	800a07c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d5c:	e006      	b.n	8009d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 f98c 	bl	800a07c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009d6a:	e175      	b.n	800a058 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d6c:	bf00      	nop
    return;
 8009d6e:	e173      	b.n	800a058 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	f040 814f 	bne.w	800a018 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d7e:	f003 0310 	and.w	r3, r3, #16
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f000 8148 	beq.w	800a018 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d8c:	f003 0310 	and.w	r3, r3, #16
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f000 8141 	beq.w	800a018 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d96:	2300      	movs	r3, #0
 8009d98:	60bb      	str	r3, [r7, #8]
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	60bb      	str	r3, [r7, #8]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	60bb      	str	r3, [r7, #8]
 8009daa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	695b      	ldr	r3, [r3, #20]
 8009db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009db6:	2b40      	cmp	r3, #64	@ 0x40
 8009db8:	f040 80b6 	bne.w	8009f28 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009dc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f000 8145 	beq.w	800a05c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009dd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	f080 813e 	bcs.w	800a05c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009de6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dec:	69db      	ldr	r3, [r3, #28]
 8009dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009df2:	f000 8088 	beq.w	8009f06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	330c      	adds	r3, #12
 8009dfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e04:	e853 3f00 	ldrex	r3, [r3]
 8009e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	330c      	adds	r3, #12
 8009e1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009e22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009e26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009e2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009e3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d1d9      	bne.n	8009df6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	3314      	adds	r3, #20
 8009e48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e4c:	e853 3f00 	ldrex	r3, [r3]
 8009e50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009e52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e54:	f023 0301 	bic.w	r3, r3, #1
 8009e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	3314      	adds	r3, #20
 8009e62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009e66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009e6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009e6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e72:	e841 2300 	strex	r3, r2, [r1]
 8009e76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009e78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e1      	bne.n	8009e42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	3314      	adds	r3, #20
 8009e84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e88:	e853 3f00 	ldrex	r3, [r3]
 8009e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	3314      	adds	r3, #20
 8009e9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009ea2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009ea8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009eaa:	e841 2300 	strex	r3, r2, [r1]
 8009eae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009eb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1e3      	bne.n	8009e7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	330c      	adds	r3, #12
 8009eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ece:	e853 3f00 	ldrex	r3, [r3]
 8009ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ed4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ed6:	f023 0310 	bic.w	r3, r3, #16
 8009eda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	330c      	adds	r3, #12
 8009ee4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009ee8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009eea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009eee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ef0:	e841 2300 	strex	r3, r2, [r1]
 8009ef4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1e3      	bne.n	8009ec4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fa fb83 	bl	800460c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2202      	movs	r2, #2
 8009f0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f8b7 	bl	800a090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f22:	e09b      	b.n	800a05c <HAL_UART_IRQHandler+0x518>
 8009f24:	0800a295 	.word	0x0800a295
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009f30:	b29b      	uxth	r3, r3
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f000 808e 	beq.w	800a060 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009f44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 8089 	beq.w	800a060 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	330c      	adds	r3, #12
 8009f54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	330c      	adds	r3, #12
 8009f6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009f72:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f7a:	e841 2300 	strex	r3, r2, [r1]
 8009f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d1e3      	bne.n	8009f4e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	3314      	adds	r3, #20
 8009f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f90:	e853 3f00 	ldrex	r3, [r3]
 8009f94:	623b      	str	r3, [r7, #32]
   return(result);
 8009f96:	6a3b      	ldr	r3, [r7, #32]
 8009f98:	f023 0301 	bic.w	r3, r3, #1
 8009f9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	3314      	adds	r3, #20
 8009fa6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009faa:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e3      	bne.n	8009f86 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2220      	movs	r2, #32
 8009fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	330c      	adds	r3, #12
 8009fd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	e853 3f00 	ldrex	r3, [r3]
 8009fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f023 0310 	bic.w	r3, r3, #16
 8009fe2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	330c      	adds	r3, #12
 8009fec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009ff0:	61fa      	str	r2, [r7, #28]
 8009ff2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff4:	69b9      	ldr	r1, [r7, #24]
 8009ff6:	69fa      	ldr	r2, [r7, #28]
 8009ff8:	e841 2300 	strex	r3, r2, [r1]
 8009ffc:	617b      	str	r3, [r7, #20]
   return(result);
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1e3      	bne.n	8009fcc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2202      	movs	r2, #2
 800a008:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a00a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a00e:	4619      	mov	r1, r3
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f000 f83d 	bl	800a090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a016:	e023      	b.n	800a060 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a01c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a020:	2b00      	cmp	r3, #0
 800a022:	d009      	beq.n	800a038 <HAL_UART_IRQHandler+0x4f4>
 800a024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d003      	beq.n	800a038 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f943 	bl	800a2bc <UART_Transmit_IT>
    return;
 800a036:	e014      	b.n	800a062 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a03c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a040:	2b00      	cmp	r3, #0
 800a042:	d00e      	beq.n	800a062 <HAL_UART_IRQHandler+0x51e>
 800a044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d008      	beq.n	800a062 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 f983 	bl	800a35c <UART_EndTransmit_IT>
    return;
 800a056:	e004      	b.n	800a062 <HAL_UART_IRQHandler+0x51e>
    return;
 800a058:	bf00      	nop
 800a05a:	e002      	b.n	800a062 <HAL_UART_IRQHandler+0x51e>
      return;
 800a05c:	bf00      	nop
 800a05e:	e000      	b.n	800a062 <HAL_UART_IRQHandler+0x51e>
      return;
 800a060:	bf00      	nop
  }
}
 800a062:	37e8      	adds	r7, #232	@ 0xe8
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a070:	bf00      	nop
 800a072:	370c      	adds	r7, #12
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a084:	bf00      	nop
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	460b      	mov	r3, r1
 800a09a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a09c:	bf00      	nop
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b086      	sub	sp, #24
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	603b      	str	r3, [r7, #0]
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0b8:	e03b      	b.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c0:	d037      	beq.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0c2:	f7f9 f97d 	bl	80033c0 <HAL_GetTick>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	1ad3      	subs	r3, r2, r3
 800a0cc:	6a3a      	ldr	r2, [r7, #32]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d302      	bcc.n	800a0d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0d2:	6a3b      	ldr	r3, [r7, #32]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d101      	bne.n	800a0dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0d8:	2303      	movs	r3, #3
 800a0da:	e03a      	b.n	800a152 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	f003 0304 	and.w	r3, r3, #4
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d023      	beq.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	2b80      	cmp	r3, #128	@ 0x80
 800a0ee:	d020      	beq.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	2b40      	cmp	r3, #64	@ 0x40
 800a0f4:	d01d      	beq.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 0308 	and.w	r3, r3, #8
 800a100:	2b08      	cmp	r3, #8
 800a102:	d116      	bne.n	800a132 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a104:	2300      	movs	r3, #0
 800a106:	617b      	str	r3, [r7, #20]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	617b      	str	r3, [r7, #20]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	617b      	str	r3, [r7, #20]
 800a118:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f000 f857 	bl	800a1ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	2208      	movs	r2, #8
 800a124:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e00f      	b.n	800a152 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	4013      	ands	r3, r2
 800a13c:	68ba      	ldr	r2, [r7, #8]
 800a13e:	429a      	cmp	r2, r3
 800a140:	bf0c      	ite	eq
 800a142:	2301      	moveq	r3, #1
 800a144:	2300      	movne	r3, #0
 800a146:	b2db      	uxtb	r3, r3
 800a148:	461a      	mov	r2, r3
 800a14a:	79fb      	ldrb	r3, [r7, #7]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d0b4      	beq.n	800a0ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a150:	2300      	movs	r3, #0
}
 800a152:	4618      	mov	r0, r3
 800a154:	3718      	adds	r7, #24
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}

0800a15a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a15a:	b480      	push	{r7}
 800a15c:	b085      	sub	sp, #20
 800a15e:	af00      	add	r7, sp, #0
 800a160:	60f8      	str	r0, [r7, #12]
 800a162:	60b9      	str	r1, [r7, #8]
 800a164:	4613      	mov	r3, r2
 800a166:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	88fa      	ldrh	r2, [r7, #6]
 800a172:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	88fa      	ldrh	r2, [r7, #6]
 800a178:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2200      	movs	r2, #0
 800a17e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2222      	movs	r2, #34	@ 0x22
 800a184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d007      	beq.n	800a1a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68da      	ldr	r2, [r3, #12]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a19e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	695a      	ldr	r2, [r3, #20]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f042 0201 	orr.w	r2, r2, #1
 800a1ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68da      	ldr	r2, [r3, #12]
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f042 0220 	orr.w	r2, r2, #32
 800a1be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3714      	adds	r7, #20
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr

0800a1ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1ce:	b480      	push	{r7}
 800a1d0:	b095      	sub	sp, #84	@ 0x54
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	330c      	adds	r3, #12
 800a1dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1e0:	e853 3f00 	ldrex	r3, [r3]
 800a1e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	330c      	adds	r3, #12
 800a1f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1f6:	643a      	str	r2, [r7, #64]	@ 0x40
 800a1f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1fe:	e841 2300 	strex	r3, r2, [r1]
 800a202:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1e5      	bne.n	800a1d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	3314      	adds	r3, #20
 800a210:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	e853 3f00 	ldrex	r3, [r3]
 800a218:	61fb      	str	r3, [r7, #28]
   return(result);
 800a21a:	69fb      	ldr	r3, [r7, #28]
 800a21c:	f023 0301 	bic.w	r3, r3, #1
 800a220:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	3314      	adds	r3, #20
 800a228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a22a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a22c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a22e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a232:	e841 2300 	strex	r3, r2, [r1]
 800a236:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d1e5      	bne.n	800a20a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a242:	2b01      	cmp	r3, #1
 800a244:	d119      	bne.n	800a27a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	330c      	adds	r3, #12
 800a24c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	e853 3f00 	ldrex	r3, [r3]
 800a254:	60bb      	str	r3, [r7, #8]
   return(result);
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	f023 0310 	bic.w	r3, r3, #16
 800a25c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	330c      	adds	r3, #12
 800a264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a266:	61ba      	str	r2, [r7, #24]
 800a268:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26a:	6979      	ldr	r1, [r7, #20]
 800a26c:	69ba      	ldr	r2, [r7, #24]
 800a26e:	e841 2300 	strex	r3, r2, [r1]
 800a272:	613b      	str	r3, [r7, #16]
   return(result);
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d1e5      	bne.n	800a246 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2220      	movs	r2, #32
 800a27e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a288:	bf00      	nop
 800a28a:	3754      	adds	r7, #84	@ 0x54
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr

0800a294 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2ae:	68f8      	ldr	r0, [r7, #12]
 800a2b0:	f7ff fee4 	bl	800a07c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2b4:	bf00      	nop
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b085      	sub	sp, #20
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	2b21      	cmp	r3, #33	@ 0x21
 800a2ce:	d13e      	bne.n	800a34e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2d8:	d114      	bne.n	800a304 <UART_Transmit_IT+0x48>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	691b      	ldr	r3, [r3, #16]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d110      	bne.n	800a304 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6a1b      	ldr	r3, [r3, #32]
 800a2e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	881b      	ldrh	r3, [r3, #0]
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6a1b      	ldr	r3, [r3, #32]
 800a2fc:	1c9a      	adds	r2, r3, #2
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	621a      	str	r2, [r3, #32]
 800a302:	e008      	b.n	800a316 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6a1b      	ldr	r3, [r3, #32]
 800a308:	1c59      	adds	r1, r3, #1
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	6211      	str	r1, [r2, #32]
 800a30e:	781a      	ldrb	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	3b01      	subs	r3, #1
 800a31e:	b29b      	uxth	r3, r3
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	4619      	mov	r1, r3
 800a324:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a326:	2b00      	cmp	r3, #0
 800a328:	d10f      	bne.n	800a34a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68da      	ldr	r2, [r3, #12]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a338:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68da      	ldr	r2, [r3, #12]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a348:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a34a:	2300      	movs	r3, #0
 800a34c:	e000      	b.n	800a350 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a34e:	2302      	movs	r3, #2
  }
}
 800a350:	4618      	mov	r0, r3
 800a352:	3714      	adds	r7, #20
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	68da      	ldr	r2, [r3, #12]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a372:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2220      	movs	r2, #32
 800a378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7ff fe73 	bl	800a068 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a382:	2300      	movs	r3, #0
}
 800a384:	4618      	mov	r0, r3
 800a386:	3708      	adds	r7, #8
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b08c      	sub	sp, #48	@ 0x30
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	2b22      	cmp	r3, #34	@ 0x22
 800a39e:	f040 80ae 	bne.w	800a4fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3aa:	d117      	bne.n	800a3dc <UART_Receive_IT+0x50>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	691b      	ldr	r3, [r3, #16]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d113      	bne.n	800a3dc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d4:	1c9a      	adds	r2, r3, #2
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	629a      	str	r2, [r3, #40]	@ 0x28
 800a3da:	e026      	b.n	800a42a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3ee:	d007      	beq.n	800a400 <UART_Receive_IT+0x74>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d10a      	bne.n	800a40e <UART_Receive_IT+0x82>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	691b      	ldr	r3, [r3, #16]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d106      	bne.n	800a40e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	b2da      	uxtb	r2, r3
 800a408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a40a:	701a      	strb	r2, [r3, #0]
 800a40c:	e008      	b.n	800a420 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	b2db      	uxtb	r3, r3
 800a416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a41a:	b2da      	uxtb	r2, r3
 800a41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a41e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a424:	1c5a      	adds	r2, r3, #1
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a42e:	b29b      	uxth	r3, r3
 800a430:	3b01      	subs	r3, #1
 800a432:	b29b      	uxth	r3, r3
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	4619      	mov	r1, r3
 800a438:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d15d      	bne.n	800a4fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	68da      	ldr	r2, [r3, #12]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f022 0220 	bic.w	r2, r2, #32
 800a44c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	68da      	ldr	r2, [r3, #12]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a45c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	695a      	ldr	r2, [r3, #20]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f022 0201 	bic.w	r2, r2, #1
 800a46c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2220      	movs	r2, #32
 800a472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a480:	2b01      	cmp	r3, #1
 800a482:	d135      	bne.n	800a4f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	330c      	adds	r3, #12
 800a490:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	e853 3f00 	ldrex	r3, [r3]
 800a498:	613b      	str	r3, [r7, #16]
   return(result);
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	f023 0310 	bic.w	r3, r3, #16
 800a4a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	330c      	adds	r3, #12
 800a4a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4aa:	623a      	str	r2, [r7, #32]
 800a4ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ae:	69f9      	ldr	r1, [r7, #28]
 800a4b0:	6a3a      	ldr	r2, [r7, #32]
 800a4b2:	e841 2300 	strex	r3, r2, [r1]
 800a4b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a4b8:	69bb      	ldr	r3, [r7, #24]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1e5      	bne.n	800a48a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f003 0310 	and.w	r3, r3, #16
 800a4c8:	2b10      	cmp	r3, #16
 800a4ca:	d10a      	bne.n	800a4e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	60fb      	str	r3, [r7, #12]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	60fb      	str	r3, [r7, #12]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	60fb      	str	r3, [r7, #12]
 800a4e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f7ff fdd1 	bl	800a090 <HAL_UARTEx_RxEventCallback>
 800a4ee:	e002      	b.n	800a4f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f7f7 fb2d 	bl	8001b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	e002      	b.n	800a500 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	e000      	b.n	800a500 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a4fe:	2302      	movs	r3, #2
  }
}
 800a500:	4618      	mov	r0, r3
 800a502:	3730      	adds	r7, #48	@ 0x30
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a50c:	b0c0      	sub	sp, #256	@ 0x100
 800a50e:	af00      	add	r7, sp, #0
 800a510:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	691b      	ldr	r3, [r3, #16]
 800a51c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a524:	68d9      	ldr	r1, [r3, #12]
 800a526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	ea40 0301 	orr.w	r3, r0, r1
 800a530:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a536:	689a      	ldr	r2, [r3, #8]
 800a538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	431a      	orrs	r2, r3
 800a540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a544:	695b      	ldr	r3, [r3, #20]
 800a546:	431a      	orrs	r2, r3
 800a548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a54c:	69db      	ldr	r3, [r3, #28]
 800a54e:	4313      	orrs	r3, r2
 800a550:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a560:	f021 010c 	bic.w	r1, r1, #12
 800a564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a56e:	430b      	orrs	r3, r1
 800a570:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	695b      	ldr	r3, [r3, #20]
 800a57a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a57e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a582:	6999      	ldr	r1, [r3, #24]
 800a584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	ea40 0301 	orr.w	r3, r0, r1
 800a58e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	4b8f      	ldr	r3, [pc, #572]	@ (800a7d4 <UART_SetConfig+0x2cc>)
 800a598:	429a      	cmp	r2, r3
 800a59a:	d005      	beq.n	800a5a8 <UART_SetConfig+0xa0>
 800a59c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5a0:	681a      	ldr	r2, [r3, #0]
 800a5a2:	4b8d      	ldr	r3, [pc, #564]	@ (800a7d8 <UART_SetConfig+0x2d0>)
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d104      	bne.n	800a5b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a5a8:	f7fd fc4a 	bl	8007e40 <HAL_RCC_GetPCLK2Freq>
 800a5ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a5b0:	e003      	b.n	800a5ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a5b2:	f7fd fc31 	bl	8007e18 <HAL_RCC_GetPCLK1Freq>
 800a5b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5be:	69db      	ldr	r3, [r3, #28]
 800a5c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5c4:	f040 810c 	bne.w	800a7e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a5c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a5d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a5d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a5da:	4622      	mov	r2, r4
 800a5dc:	462b      	mov	r3, r5
 800a5de:	1891      	adds	r1, r2, r2
 800a5e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a5e2:	415b      	adcs	r3, r3
 800a5e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	eb12 0801 	adds.w	r8, r2, r1
 800a5f0:	4629      	mov	r1, r5
 800a5f2:	eb43 0901 	adc.w	r9, r3, r1
 800a5f6:	f04f 0200 	mov.w	r2, #0
 800a5fa:	f04f 0300 	mov.w	r3, #0
 800a5fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a602:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a606:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a60a:	4690      	mov	r8, r2
 800a60c:	4699      	mov	r9, r3
 800a60e:	4623      	mov	r3, r4
 800a610:	eb18 0303 	adds.w	r3, r8, r3
 800a614:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a618:	462b      	mov	r3, r5
 800a61a:	eb49 0303 	adc.w	r3, r9, r3
 800a61e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a62e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a632:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a636:	460b      	mov	r3, r1
 800a638:	18db      	adds	r3, r3, r3
 800a63a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a63c:	4613      	mov	r3, r2
 800a63e:	eb42 0303 	adc.w	r3, r2, r3
 800a642:	657b      	str	r3, [r7, #84]	@ 0x54
 800a644:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a648:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a64c:	f7f6 fb7c 	bl	8000d48 <__aeabi_uldivmod>
 800a650:	4602      	mov	r2, r0
 800a652:	460b      	mov	r3, r1
 800a654:	4b61      	ldr	r3, [pc, #388]	@ (800a7dc <UART_SetConfig+0x2d4>)
 800a656:	fba3 2302 	umull	r2, r3, r3, r2
 800a65a:	095b      	lsrs	r3, r3, #5
 800a65c:	011c      	lsls	r4, r3, #4
 800a65e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a662:	2200      	movs	r2, #0
 800a664:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a668:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a66c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a670:	4642      	mov	r2, r8
 800a672:	464b      	mov	r3, r9
 800a674:	1891      	adds	r1, r2, r2
 800a676:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a678:	415b      	adcs	r3, r3
 800a67a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a67c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a680:	4641      	mov	r1, r8
 800a682:	eb12 0a01 	adds.w	sl, r2, r1
 800a686:	4649      	mov	r1, r9
 800a688:	eb43 0b01 	adc.w	fp, r3, r1
 800a68c:	f04f 0200 	mov.w	r2, #0
 800a690:	f04f 0300 	mov.w	r3, #0
 800a694:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a698:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a69c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6a0:	4692      	mov	sl, r2
 800a6a2:	469b      	mov	fp, r3
 800a6a4:	4643      	mov	r3, r8
 800a6a6:	eb1a 0303 	adds.w	r3, sl, r3
 800a6aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a6ae:	464b      	mov	r3, r9
 800a6b0:	eb4b 0303 	adc.w	r3, fp, r3
 800a6b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a6c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a6c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	18db      	adds	r3, r3, r3
 800a6d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	eb42 0303 	adc.w	r3, r2, r3
 800a6d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a6de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a6e2:	f7f6 fb31 	bl	8000d48 <__aeabi_uldivmod>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	4611      	mov	r1, r2
 800a6ec:	4b3b      	ldr	r3, [pc, #236]	@ (800a7dc <UART_SetConfig+0x2d4>)
 800a6ee:	fba3 2301 	umull	r2, r3, r3, r1
 800a6f2:	095b      	lsrs	r3, r3, #5
 800a6f4:	2264      	movs	r2, #100	@ 0x64
 800a6f6:	fb02 f303 	mul.w	r3, r2, r3
 800a6fa:	1acb      	subs	r3, r1, r3
 800a6fc:	00db      	lsls	r3, r3, #3
 800a6fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a702:	4b36      	ldr	r3, [pc, #216]	@ (800a7dc <UART_SetConfig+0x2d4>)
 800a704:	fba3 2302 	umull	r2, r3, r3, r2
 800a708:	095b      	lsrs	r3, r3, #5
 800a70a:	005b      	lsls	r3, r3, #1
 800a70c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a710:	441c      	add	r4, r3
 800a712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a716:	2200      	movs	r2, #0
 800a718:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a71c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a720:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a724:	4642      	mov	r2, r8
 800a726:	464b      	mov	r3, r9
 800a728:	1891      	adds	r1, r2, r2
 800a72a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a72c:	415b      	adcs	r3, r3
 800a72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a730:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a734:	4641      	mov	r1, r8
 800a736:	1851      	adds	r1, r2, r1
 800a738:	6339      	str	r1, [r7, #48]	@ 0x30
 800a73a:	4649      	mov	r1, r9
 800a73c:	414b      	adcs	r3, r1
 800a73e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a740:	f04f 0200 	mov.w	r2, #0
 800a744:	f04f 0300 	mov.w	r3, #0
 800a748:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a74c:	4659      	mov	r1, fp
 800a74e:	00cb      	lsls	r3, r1, #3
 800a750:	4651      	mov	r1, sl
 800a752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a756:	4651      	mov	r1, sl
 800a758:	00ca      	lsls	r2, r1, #3
 800a75a:	4610      	mov	r0, r2
 800a75c:	4619      	mov	r1, r3
 800a75e:	4603      	mov	r3, r0
 800a760:	4642      	mov	r2, r8
 800a762:	189b      	adds	r3, r3, r2
 800a764:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a768:	464b      	mov	r3, r9
 800a76a:	460a      	mov	r2, r1
 800a76c:	eb42 0303 	adc.w	r3, r2, r3
 800a770:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a780:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a784:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a788:	460b      	mov	r3, r1
 800a78a:	18db      	adds	r3, r3, r3
 800a78c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a78e:	4613      	mov	r3, r2
 800a790:	eb42 0303 	adc.w	r3, r2, r3
 800a794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a796:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a79a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a79e:	f7f6 fad3 	bl	8000d48 <__aeabi_uldivmod>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a7dc <UART_SetConfig+0x2d4>)
 800a7a8:	fba3 1302 	umull	r1, r3, r3, r2
 800a7ac:	095b      	lsrs	r3, r3, #5
 800a7ae:	2164      	movs	r1, #100	@ 0x64
 800a7b0:	fb01 f303 	mul.w	r3, r1, r3
 800a7b4:	1ad3      	subs	r3, r2, r3
 800a7b6:	00db      	lsls	r3, r3, #3
 800a7b8:	3332      	adds	r3, #50	@ 0x32
 800a7ba:	4a08      	ldr	r2, [pc, #32]	@ (800a7dc <UART_SetConfig+0x2d4>)
 800a7bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c0:	095b      	lsrs	r3, r3, #5
 800a7c2:	f003 0207 	and.w	r2, r3, #7
 800a7c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4422      	add	r2, r4
 800a7ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a7d0:	e106      	b.n	800a9e0 <UART_SetConfig+0x4d8>
 800a7d2:	bf00      	nop
 800a7d4:	40011000 	.word	0x40011000
 800a7d8:	40011400 	.word	0x40011400
 800a7dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a7e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a7ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a7ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a7f2:	4642      	mov	r2, r8
 800a7f4:	464b      	mov	r3, r9
 800a7f6:	1891      	adds	r1, r2, r2
 800a7f8:	6239      	str	r1, [r7, #32]
 800a7fa:	415b      	adcs	r3, r3
 800a7fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a802:	4641      	mov	r1, r8
 800a804:	1854      	adds	r4, r2, r1
 800a806:	4649      	mov	r1, r9
 800a808:	eb43 0501 	adc.w	r5, r3, r1
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	f04f 0300 	mov.w	r3, #0
 800a814:	00eb      	lsls	r3, r5, #3
 800a816:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a81a:	00e2      	lsls	r2, r4, #3
 800a81c:	4614      	mov	r4, r2
 800a81e:	461d      	mov	r5, r3
 800a820:	4643      	mov	r3, r8
 800a822:	18e3      	adds	r3, r4, r3
 800a824:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a828:	464b      	mov	r3, r9
 800a82a:	eb45 0303 	adc.w	r3, r5, r3
 800a82e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	2200      	movs	r2, #0
 800a83a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a83e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a842:	f04f 0200 	mov.w	r2, #0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a84e:	4629      	mov	r1, r5
 800a850:	008b      	lsls	r3, r1, #2
 800a852:	4621      	mov	r1, r4
 800a854:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a858:	4621      	mov	r1, r4
 800a85a:	008a      	lsls	r2, r1, #2
 800a85c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a860:	f7f6 fa72 	bl	8000d48 <__aeabi_uldivmod>
 800a864:	4602      	mov	r2, r0
 800a866:	460b      	mov	r3, r1
 800a868:	4b60      	ldr	r3, [pc, #384]	@ (800a9ec <UART_SetConfig+0x4e4>)
 800a86a:	fba3 2302 	umull	r2, r3, r3, r2
 800a86e:	095b      	lsrs	r3, r3, #5
 800a870:	011c      	lsls	r4, r3, #4
 800a872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a876:	2200      	movs	r2, #0
 800a878:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a87c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a880:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a884:	4642      	mov	r2, r8
 800a886:	464b      	mov	r3, r9
 800a888:	1891      	adds	r1, r2, r2
 800a88a:	61b9      	str	r1, [r7, #24]
 800a88c:	415b      	adcs	r3, r3
 800a88e:	61fb      	str	r3, [r7, #28]
 800a890:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a894:	4641      	mov	r1, r8
 800a896:	1851      	adds	r1, r2, r1
 800a898:	6139      	str	r1, [r7, #16]
 800a89a:	4649      	mov	r1, r9
 800a89c:	414b      	adcs	r3, r1
 800a89e:	617b      	str	r3, [r7, #20]
 800a8a0:	f04f 0200 	mov.w	r2, #0
 800a8a4:	f04f 0300 	mov.w	r3, #0
 800a8a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a8ac:	4659      	mov	r1, fp
 800a8ae:	00cb      	lsls	r3, r1, #3
 800a8b0:	4651      	mov	r1, sl
 800a8b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a8b6:	4651      	mov	r1, sl
 800a8b8:	00ca      	lsls	r2, r1, #3
 800a8ba:	4610      	mov	r0, r2
 800a8bc:	4619      	mov	r1, r3
 800a8be:	4603      	mov	r3, r0
 800a8c0:	4642      	mov	r2, r8
 800a8c2:	189b      	adds	r3, r3, r2
 800a8c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a8c8:	464b      	mov	r3, r9
 800a8ca:	460a      	mov	r2, r1
 800a8cc:	eb42 0303 	adc.w	r3, r2, r3
 800a8d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a8d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a8de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a8e0:	f04f 0200 	mov.w	r2, #0
 800a8e4:	f04f 0300 	mov.w	r3, #0
 800a8e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a8ec:	4649      	mov	r1, r9
 800a8ee:	008b      	lsls	r3, r1, #2
 800a8f0:	4641      	mov	r1, r8
 800a8f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8f6:	4641      	mov	r1, r8
 800a8f8:	008a      	lsls	r2, r1, #2
 800a8fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a8fe:	f7f6 fa23 	bl	8000d48 <__aeabi_uldivmod>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	4611      	mov	r1, r2
 800a908:	4b38      	ldr	r3, [pc, #224]	@ (800a9ec <UART_SetConfig+0x4e4>)
 800a90a:	fba3 2301 	umull	r2, r3, r3, r1
 800a90e:	095b      	lsrs	r3, r3, #5
 800a910:	2264      	movs	r2, #100	@ 0x64
 800a912:	fb02 f303 	mul.w	r3, r2, r3
 800a916:	1acb      	subs	r3, r1, r3
 800a918:	011b      	lsls	r3, r3, #4
 800a91a:	3332      	adds	r3, #50	@ 0x32
 800a91c:	4a33      	ldr	r2, [pc, #204]	@ (800a9ec <UART_SetConfig+0x4e4>)
 800a91e:	fba2 2303 	umull	r2, r3, r2, r3
 800a922:	095b      	lsrs	r3, r3, #5
 800a924:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a928:	441c      	add	r4, r3
 800a92a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a92e:	2200      	movs	r2, #0
 800a930:	673b      	str	r3, [r7, #112]	@ 0x70
 800a932:	677a      	str	r2, [r7, #116]	@ 0x74
 800a934:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a938:	4642      	mov	r2, r8
 800a93a:	464b      	mov	r3, r9
 800a93c:	1891      	adds	r1, r2, r2
 800a93e:	60b9      	str	r1, [r7, #8]
 800a940:	415b      	adcs	r3, r3
 800a942:	60fb      	str	r3, [r7, #12]
 800a944:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a948:	4641      	mov	r1, r8
 800a94a:	1851      	adds	r1, r2, r1
 800a94c:	6039      	str	r1, [r7, #0]
 800a94e:	4649      	mov	r1, r9
 800a950:	414b      	adcs	r3, r1
 800a952:	607b      	str	r3, [r7, #4]
 800a954:	f04f 0200 	mov.w	r2, #0
 800a958:	f04f 0300 	mov.w	r3, #0
 800a95c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a960:	4659      	mov	r1, fp
 800a962:	00cb      	lsls	r3, r1, #3
 800a964:	4651      	mov	r1, sl
 800a966:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a96a:	4651      	mov	r1, sl
 800a96c:	00ca      	lsls	r2, r1, #3
 800a96e:	4610      	mov	r0, r2
 800a970:	4619      	mov	r1, r3
 800a972:	4603      	mov	r3, r0
 800a974:	4642      	mov	r2, r8
 800a976:	189b      	adds	r3, r3, r2
 800a978:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a97a:	464b      	mov	r3, r9
 800a97c:	460a      	mov	r2, r1
 800a97e:	eb42 0303 	adc.w	r3, r2, r3
 800a982:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a98e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a990:	f04f 0200 	mov.w	r2, #0
 800a994:	f04f 0300 	mov.w	r3, #0
 800a998:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a99c:	4649      	mov	r1, r9
 800a99e:	008b      	lsls	r3, r1, #2
 800a9a0:	4641      	mov	r1, r8
 800a9a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a9a6:	4641      	mov	r1, r8
 800a9a8:	008a      	lsls	r2, r1, #2
 800a9aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a9ae:	f7f6 f9cb 	bl	8000d48 <__aeabi_uldivmod>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9ec <UART_SetConfig+0x4e4>)
 800a9b8:	fba3 1302 	umull	r1, r3, r3, r2
 800a9bc:	095b      	lsrs	r3, r3, #5
 800a9be:	2164      	movs	r1, #100	@ 0x64
 800a9c0:	fb01 f303 	mul.w	r3, r1, r3
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	011b      	lsls	r3, r3, #4
 800a9c8:	3332      	adds	r3, #50	@ 0x32
 800a9ca:	4a08      	ldr	r2, [pc, #32]	@ (800a9ec <UART_SetConfig+0x4e4>)
 800a9cc:	fba2 2303 	umull	r2, r3, r2, r3
 800a9d0:	095b      	lsrs	r3, r3, #5
 800a9d2:	f003 020f 	and.w	r2, r3, #15
 800a9d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4422      	add	r2, r4
 800a9de:	609a      	str	r2, [r3, #8]
}
 800a9e0:	bf00      	nop
 800a9e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a9ec:	51eb851f 	.word	0x51eb851f

0800a9f0 <arm_rfft_fast_init_f32>:
 800a9f0:	084b      	lsrs	r3, r1, #1
 800a9f2:	2b80      	cmp	r3, #128	@ 0x80
 800a9f4:	b410      	push	{r4}
 800a9f6:	8201      	strh	r1, [r0, #16]
 800a9f8:	8003      	strh	r3, [r0, #0]
 800a9fa:	d047      	beq.n	800aa8c <arm_rfft_fast_init_f32+0x9c>
 800a9fc:	d917      	bls.n	800aa2e <arm_rfft_fast_init_f32+0x3e>
 800a9fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa02:	d03d      	beq.n	800aa80 <arm_rfft_fast_init_f32+0x90>
 800aa04:	d929      	bls.n	800aa5a <arm_rfft_fast_init_f32+0x6a>
 800aa06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa0a:	d020      	beq.n	800aa4e <arm_rfft_fast_init_f32+0x5e>
 800aa0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa10:	d113      	bne.n	800aa3a <arm_rfft_fast_init_f32+0x4a>
 800aa12:	4921      	ldr	r1, [pc, #132]	@ (800aa98 <arm_rfft_fast_init_f32+0xa8>)
 800aa14:	4a21      	ldr	r2, [pc, #132]	@ (800aa9c <arm_rfft_fast_init_f32+0xac>)
 800aa16:	4b22      	ldr	r3, [pc, #136]	@ (800aaa0 <arm_rfft_fast_init_f32+0xb0>)
 800aa18:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800aa1c:	8184      	strh	r4, [r0, #12]
 800aa1e:	6081      	str	r1, [r0, #8]
 800aa20:	6042      	str	r2, [r0, #4]
 800aa22:	6143      	str	r3, [r0, #20]
 800aa24:	2000      	movs	r0, #0
 800aa26:	b240      	sxtb	r0, r0
 800aa28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2c:	4770      	bx	lr
 800aa2e:	2b20      	cmp	r3, #32
 800aa30:	d01c      	beq.n	800aa6c <arm_rfft_fast_init_f32+0x7c>
 800aa32:	2b40      	cmp	r3, #64	@ 0x40
 800aa34:	d006      	beq.n	800aa44 <arm_rfft_fast_init_f32+0x54>
 800aa36:	2b10      	cmp	r3, #16
 800aa38:	d01d      	beq.n	800aa76 <arm_rfft_fast_init_f32+0x86>
 800aa3a:	20ff      	movs	r0, #255	@ 0xff
 800aa3c:	b240      	sxtb	r0, r0
 800aa3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa42:	4770      	bx	lr
 800aa44:	2438      	movs	r4, #56	@ 0x38
 800aa46:	4917      	ldr	r1, [pc, #92]	@ (800aaa4 <arm_rfft_fast_init_f32+0xb4>)
 800aa48:	4a17      	ldr	r2, [pc, #92]	@ (800aaa8 <arm_rfft_fast_init_f32+0xb8>)
 800aa4a:	4b18      	ldr	r3, [pc, #96]	@ (800aaac <arm_rfft_fast_init_f32+0xbc>)
 800aa4c:	e7e6      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa4e:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800aa52:	4917      	ldr	r1, [pc, #92]	@ (800aab0 <arm_rfft_fast_init_f32+0xc0>)
 800aa54:	4a17      	ldr	r2, [pc, #92]	@ (800aab4 <arm_rfft_fast_init_f32+0xc4>)
 800aa56:	4b18      	ldr	r3, [pc, #96]	@ (800aab8 <arm_rfft_fast_init_f32+0xc8>)
 800aa58:	e7e0      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa5e:	d1ec      	bne.n	800aa3a <arm_rfft_fast_init_f32+0x4a>
 800aa60:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800aa64:	4915      	ldr	r1, [pc, #84]	@ (800aabc <arm_rfft_fast_init_f32+0xcc>)
 800aa66:	4a16      	ldr	r2, [pc, #88]	@ (800aac0 <arm_rfft_fast_init_f32+0xd0>)
 800aa68:	4b16      	ldr	r3, [pc, #88]	@ (800aac4 <arm_rfft_fast_init_f32+0xd4>)
 800aa6a:	e7d7      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa6c:	2430      	movs	r4, #48	@ 0x30
 800aa6e:	4916      	ldr	r1, [pc, #88]	@ (800aac8 <arm_rfft_fast_init_f32+0xd8>)
 800aa70:	4a16      	ldr	r2, [pc, #88]	@ (800aacc <arm_rfft_fast_init_f32+0xdc>)
 800aa72:	4b17      	ldr	r3, [pc, #92]	@ (800aad0 <arm_rfft_fast_init_f32+0xe0>)
 800aa74:	e7d2      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa76:	2414      	movs	r4, #20
 800aa78:	4916      	ldr	r1, [pc, #88]	@ (800aad4 <arm_rfft_fast_init_f32+0xe4>)
 800aa7a:	4a17      	ldr	r2, [pc, #92]	@ (800aad8 <arm_rfft_fast_init_f32+0xe8>)
 800aa7c:	4b17      	ldr	r3, [pc, #92]	@ (800aadc <arm_rfft_fast_init_f32+0xec>)
 800aa7e:	e7cd      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa80:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800aa84:	4916      	ldr	r1, [pc, #88]	@ (800aae0 <arm_rfft_fast_init_f32+0xf0>)
 800aa86:	4a17      	ldr	r2, [pc, #92]	@ (800aae4 <arm_rfft_fast_init_f32+0xf4>)
 800aa88:	4b17      	ldr	r3, [pc, #92]	@ (800aae8 <arm_rfft_fast_init_f32+0xf8>)
 800aa8a:	e7c7      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa8c:	24d0      	movs	r4, #208	@ 0xd0
 800aa8e:	4917      	ldr	r1, [pc, #92]	@ (800aaec <arm_rfft_fast_init_f32+0xfc>)
 800aa90:	4a17      	ldr	r2, [pc, #92]	@ (800aaf0 <arm_rfft_fast_init_f32+0x100>)
 800aa92:	4b18      	ldr	r3, [pc, #96]	@ (800aaf4 <arm_rfft_fast_init_f32+0x104>)
 800aa94:	e7c2      	b.n	800aa1c <arm_rfft_fast_init_f32+0x2c>
 800aa96:	bf00      	nop
 800aa98:	0801df14 	.word	0x0801df14
 800aa9c:	0800f10c 	.word	0x0800f10c
 800aaa0:	0801527c 	.word	0x0801527c
 800aaa4:	0801320c 	.word	0x0801320c
 800aaa8:	0801fcd4 	.word	0x0801fcd4
 800aaac:	080221c4 	.word	0x080221c4
 800aab0:	0801bbfc 	.word	0x0801bbfc
 800aab4:	08019afc 	.word	0x08019afc
 800aab8:	0801327c 	.word	0x0801327c
 800aabc:	08021e54 	.word	0x08021e54
 800aac0:	0801927c 	.word	0x0801927c
 800aac4:	0801fed4 	.word	0x0801fed4
 800aac8:	0801cab4 	.word	0x0801cab4
 800aacc:	0801bafc 	.word	0x0801bafc
 800aad0:	0801310c 	.word	0x0801310c
 800aad4:	0801ca0c 	.word	0x0801ca0c
 800aad8:	08019a7c 	.word	0x08019a7c
 800aadc:	0801ca34 	.word	0x0801ca34
 800aae0:	080206d4 	.word	0x080206d4
 800aae4:	0801cf14 	.word	0x0801cf14
 800aae8:	08020a54 	.word	0x08020a54
 800aaec:	080223c4 	.word	0x080223c4
 800aaf0:	0801cb14 	.word	0x0801cb14
 800aaf4:	08021a54 	.word	0x08021a54

0800aaf8 <arm_rfft_fast_f32>:
 800aaf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aafc:	8a06      	ldrh	r6, [r0, #16]
 800aafe:	0876      	lsrs	r6, r6, #1
 800ab00:	4607      	mov	r7, r0
 800ab02:	4615      	mov	r5, r2
 800ab04:	8006      	strh	r6, [r0, #0]
 800ab06:	460c      	mov	r4, r1
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d15c      	bne.n	800abc6 <arm_rfft_fast_f32+0xce>
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	2301      	movs	r3, #1
 800ab10:	f000 fbe6 	bl	800b2e0 <arm_cfft_f32>
 800ab14:	edd4 7a00 	vldr	s15, [r4]
 800ab18:	ed94 7a01 	vldr	s14, [r4, #4]
 800ab1c:	883e      	ldrh	r6, [r7, #0]
 800ab1e:	6978      	ldr	r0, [r7, #20]
 800ab20:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ab24:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ab28:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800ab2c:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ab30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab34:	3e01      	subs	r6, #1
 800ab36:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800ab3a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ab3e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800ab42:	ed85 7a00 	vstr	s14, [r5]
 800ab46:	edc5 7a01 	vstr	s15, [r5, #4]
 800ab4a:	3010      	adds	r0, #16
 800ab4c:	f105 0210 	add.w	r2, r5, #16
 800ab50:	3b08      	subs	r3, #8
 800ab52:	f104 0110 	add.w	r1, r4, #16
 800ab56:	ed51 4a02 	vldr	s9, [r1, #-8]
 800ab5a:	ed93 5a02 	vldr	s10, [r3, #8]
 800ab5e:	ed11 7a01 	vldr	s14, [r1, #-4]
 800ab62:	ed10 6a02 	vldr	s12, [r0, #-8]
 800ab66:	edd3 5a03 	vldr	s11, [r3, #12]
 800ab6a:	ed50 6a01 	vldr	s13, [r0, #-4]
 800ab6e:	ee75 7a64 	vsub.f32	s15, s10, s9
 800ab72:	ee35 4a87 	vadd.f32	s8, s11, s14
 800ab76:	ee35 5a24 	vadd.f32	s10, s10, s9
 800ab7a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800ab7e:	ee66 4a27 	vmul.f32	s9, s12, s15
 800ab82:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800ab86:	ee34 5a85 	vadd.f32	s10, s9, s10
 800ab8a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ab8e:	ee66 6a84 	vmul.f32	s13, s13, s8
 800ab92:	ee77 7a25 	vadd.f32	s15, s14, s11
 800ab96:	ee76 6a85 	vadd.f32	s13, s13, s10
 800ab9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ab9e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800aba2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800aba6:	3e01      	subs	r6, #1
 800aba8:	ed42 6a02 	vstr	s13, [r2, #-8]
 800abac:	ed42 7a01 	vstr	s15, [r2, #-4]
 800abb0:	f1a3 0308 	sub.w	r3, r3, #8
 800abb4:	f101 0108 	add.w	r1, r1, #8
 800abb8:	f100 0008 	add.w	r0, r0, #8
 800abbc:	f102 0208 	add.w	r2, r2, #8
 800abc0:	d1c9      	bne.n	800ab56 <arm_rfft_fast_f32+0x5e>
 800abc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abc6:	edd1 7a00 	vldr	s15, [r1]
 800abca:	edd1 6a01 	vldr	s13, [r1, #4]
 800abce:	6941      	ldr	r1, [r0, #20]
 800abd0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800abd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800abd8:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800abdc:	ee27 7a23 	vmul.f32	s14, s14, s7
 800abe0:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800abe4:	3e01      	subs	r6, #1
 800abe6:	ed82 7a00 	vstr	s14, [r2]
 800abea:	edc2 7a01 	vstr	s15, [r2, #4]
 800abee:	00f0      	lsls	r0, r6, #3
 800abf0:	b3ee      	cbz	r6, 800ac6e <arm_rfft_fast_f32+0x176>
 800abf2:	3808      	subs	r0, #8
 800abf4:	f101 0e10 	add.w	lr, r1, #16
 800abf8:	4420      	add	r0, r4
 800abfa:	f104 0110 	add.w	r1, r4, #16
 800abfe:	f102 0c10 	add.w	ip, r2, #16
 800ac02:	ed90 7a02 	vldr	s14, [r0, #8]
 800ac06:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ac0a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800ac0e:	ed90 4a03 	vldr	s8, [r0, #12]
 800ac12:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ac16:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800ac1a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ac1e:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ac22:	ee26 3a27 	vmul.f32	s6, s12, s15
 800ac26:	ee77 6a26 	vadd.f32	s13, s14, s13
 800ac2a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ac2e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ac32:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ac36:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ac3a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ac3e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ac42:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ac46:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800ac4a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ac4e:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ac52:	3e01      	subs	r6, #1
 800ac54:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800ac58:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800ac5c:	f1a0 0008 	sub.w	r0, r0, #8
 800ac60:	f101 0108 	add.w	r1, r1, #8
 800ac64:	f10e 0e08 	add.w	lr, lr, #8
 800ac68:	f10c 0c08 	add.w	ip, ip, #8
 800ac6c:	d1c9      	bne.n	800ac02 <arm_rfft_fast_f32+0x10a>
 800ac6e:	4638      	mov	r0, r7
 800ac70:	4629      	mov	r1, r5
 800ac72:	461a      	mov	r2, r3
 800ac74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac78:	2301      	movs	r3, #1
 800ac7a:	f000 bb31 	b.w	800b2e0 <arm_cfft_f32>
 800ac7e:	bf00      	nop

0800ac80 <arm_cfft_radix8by2_f32>:
 800ac80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac84:	ed2d 8b08 	vpush	{d8-d11}
 800ac88:	f8b0 e000 	ldrh.w	lr, [r0]
 800ac8c:	6842      	ldr	r2, [r0, #4]
 800ac8e:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800ac92:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800ac96:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800ac9a:	4607      	mov	r7, r0
 800ac9c:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800aca0:	f000 80af 	beq.w	800ae02 <arm_cfft_radix8by2_f32+0x182>
 800aca4:	3310      	adds	r3, #16
 800aca6:	18ce      	adds	r6, r1, r3
 800aca8:	3210      	adds	r2, #16
 800acaa:	4443      	add	r3, r8
 800acac:	f101 0510 	add.w	r5, r1, #16
 800acb0:	f108 0410 	add.w	r4, r8, #16
 800acb4:	ed54 1a04 	vldr	s3, [r4, #-16]
 800acb8:	ed13 4a04 	vldr	s8, [r3, #-16]
 800acbc:	ed53 3a03 	vldr	s7, [r3, #-12]
 800acc0:	ed53 5a02 	vldr	s11, [r3, #-8]
 800acc4:	ed13 5a01 	vldr	s10, [r3, #-4]
 800acc8:	ed54 6a03 	vldr	s13, [r4, #-12]
 800accc:	ed14 0a02 	vldr	s0, [r4, #-8]
 800acd0:	ed16 2a04 	vldr	s4, [r6, #-16]
 800acd4:	ed56 2a03 	vldr	s5, [r6, #-12]
 800acd8:	ed15 6a03 	vldr	s12, [r5, #-12]
 800acdc:	ed15 7a01 	vldr	s14, [r5, #-4]
 800ace0:	ed15 3a04 	vldr	s6, [r5, #-16]
 800ace4:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ace8:	ed56 0a02 	vldr	s1, [r6, #-8]
 800acec:	ed16 1a01 	vldr	s2, [r6, #-4]
 800acf0:	ed55 4a02 	vldr	s9, [r5, #-8]
 800acf4:	ee73 ba21 	vadd.f32	s23, s6, s3
 800acf8:	ee36 ba26 	vadd.f32	s22, s12, s13
 800acfc:	ee37 aa27 	vadd.f32	s20, s14, s15
 800ad00:	ee72 9a04 	vadd.f32	s19, s4, s8
 800ad04:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800ad08:	ee31 8a05 	vadd.f32	s16, s2, s10
 800ad0c:	ee74 aa80 	vadd.f32	s21, s9, s0
 800ad10:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800ad14:	ed45 ba04 	vstr	s23, [r5, #-16]
 800ad18:	ed05 ba03 	vstr	s22, [r5, #-12]
 800ad1c:	ed45 aa02 	vstr	s21, [r5, #-8]
 800ad20:	ed05 aa01 	vstr	s20, [r5, #-4]
 800ad24:	ed06 8a01 	vstr	s16, [r6, #-4]
 800ad28:	ed46 9a04 	vstr	s19, [r6, #-16]
 800ad2c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800ad30:	ed46 8a02 	vstr	s17, [r6, #-8]
 800ad34:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ad38:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800ad3c:	ed12 6a03 	vldr	s12, [r2, #-12]
 800ad40:	ed52 2a04 	vldr	s5, [r2, #-16]
 800ad44:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ad48:	ee34 4a42 	vsub.f32	s8, s8, s4
 800ad4c:	ee26 8a86 	vmul.f32	s16, s13, s12
 800ad50:	ee24 2a06 	vmul.f32	s4, s8, s12
 800ad54:	ee63 1a22 	vmul.f32	s3, s6, s5
 800ad58:	ee24 4a22 	vmul.f32	s8, s8, s5
 800ad5c:	ee23 3a06 	vmul.f32	s6, s6, s12
 800ad60:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800ad64:	ee23 6a86 	vmul.f32	s12, s7, s12
 800ad68:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800ad6c:	ee36 6a04 	vadd.f32	s12, s12, s8
 800ad70:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ad74:	ee72 3a63 	vsub.f32	s7, s4, s7
 800ad78:	ee71 2a88 	vadd.f32	s5, s3, s16
 800ad7c:	ed44 6a03 	vstr	s13, [r4, #-12]
 800ad80:	ed44 2a04 	vstr	s5, [r4, #-16]
 800ad84:	ed43 3a04 	vstr	s7, [r3, #-16]
 800ad88:	ed03 6a03 	vstr	s12, [r3, #-12]
 800ad8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad90:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800ad94:	ed12 7a01 	vldr	s14, [r2, #-4]
 800ad98:	ed52 5a02 	vldr	s11, [r2, #-8]
 800ad9c:	ee35 6a41 	vsub.f32	s12, s10, s2
 800ada0:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800ada4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ada8:	ee26 5a87 	vmul.f32	s10, s13, s14
 800adac:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800adb0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800adb4:	ee64 4a87 	vmul.f32	s9, s9, s14
 800adb8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800adbc:	ee26 7a07 	vmul.f32	s14, s12, s14
 800adc0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800adc4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800adc8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800adcc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800add0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800add4:	f1be 0e01 	subs.w	lr, lr, #1
 800add8:	ed44 5a02 	vstr	s11, [r4, #-8]
 800addc:	f105 0510 	add.w	r5, r5, #16
 800ade0:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ade4:	f106 0610 	add.w	r6, r6, #16
 800ade8:	ed03 6a02 	vstr	s12, [r3, #-8]
 800adec:	ed03 7a01 	vstr	s14, [r3, #-4]
 800adf0:	f102 0210 	add.w	r2, r2, #16
 800adf4:	f104 0410 	add.w	r4, r4, #16
 800adf8:	f103 0310 	add.w	r3, r3, #16
 800adfc:	f47f af5a 	bne.w	800acb4 <arm_cfft_radix8by2_f32+0x34>
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	fa1f f48c 	uxth.w	r4, ip
 800ae06:	4608      	mov	r0, r1
 800ae08:	2302      	movs	r3, #2
 800ae0a:	4621      	mov	r1, r4
 800ae0c:	f000 fae2 	bl	800b3d4 <arm_radix8_butterfly_f32>
 800ae10:	ecbd 8b08 	vpop	{d8-d11}
 800ae14:	4640      	mov	r0, r8
 800ae16:	4621      	mov	r1, r4
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae20:	f000 bad8 	b.w	800b3d4 <arm_radix8_butterfly_f32>

0800ae24 <arm_cfft_radix8by4_f32>:
 800ae24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae28:	ed2d 8b0a 	vpush	{d8-d12}
 800ae2c:	8802      	ldrh	r2, [r0, #0]
 800ae2e:	ed91 6a00 	vldr	s12, [r1]
 800ae32:	b08f      	sub	sp, #60	@ 0x3c
 800ae34:	460f      	mov	r7, r1
 800ae36:	0852      	lsrs	r2, r2, #1
 800ae38:	0093      	lsls	r3, r2, #2
 800ae3a:	900c      	str	r0, [sp, #48]	@ 0x30
 800ae3c:	9103      	str	r1, [sp, #12]
 800ae3e:	6841      	ldr	r1, [r0, #4]
 800ae40:	ed97 7a01 	vldr	s14, [r7, #4]
 800ae44:	4638      	mov	r0, r7
 800ae46:	4418      	add	r0, r3
 800ae48:	4606      	mov	r6, r0
 800ae4a:	9009      	str	r0, [sp, #36]	@ 0x24
 800ae4c:	4418      	add	r0, r3
 800ae4e:	edd0 6a00 	vldr	s13, [r0]
 800ae52:	edd6 3a00 	vldr	s7, [r6]
 800ae56:	edd6 2a01 	vldr	s5, [r6, #4]
 800ae5a:	edd0 7a01 	vldr	s15, [r0, #4]
 800ae5e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae60:	ee76 5a26 	vadd.f32	s11, s12, s13
 800ae64:	4604      	mov	r4, r0
 800ae66:	4625      	mov	r5, r4
 800ae68:	441c      	add	r4, r3
 800ae6a:	ed94 4a00 	vldr	s8, [r4]
 800ae6e:	ed94 5a01 	vldr	s10, [r4, #4]
 800ae72:	9401      	str	r4, [sp, #4]
 800ae74:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800ae78:	4630      	mov	r0, r6
 800ae7a:	ee74 4a24 	vadd.f32	s9, s8, s9
 800ae7e:	463e      	mov	r6, r7
 800ae80:	ee14 ea90 	vmov	lr, s9
 800ae84:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ae88:	f846 eb08 	str.w	lr, [r6], #8
 800ae8c:	ee37 6a27 	vadd.f32	s12, s14, s15
 800ae90:	edd0 4a01 	vldr	s9, [r0, #4]
 800ae94:	9604      	str	r6, [sp, #16]
 800ae96:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae9a:	9e01      	ldr	r6, [sp, #4]
 800ae9c:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800aea0:	ed96 2a01 	vldr	s4, [r6, #4]
 800aea4:	ee36 7a24 	vadd.f32	s14, s12, s9
 800aea8:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800aeac:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800aeb0:	ee36 6a62 	vsub.f32	s12, s12, s5
 800aeb4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800aeb8:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800aebc:	ee73 3a45 	vsub.f32	s7, s6, s10
 800aec0:	4604      	mov	r4, r0
 800aec2:	ee36 6a45 	vsub.f32	s12, s12, s10
 800aec6:	ee75 6a26 	vadd.f32	s13, s10, s13
 800aeca:	46a3      	mov	fp, r4
 800aecc:	ee37 7a02 	vadd.f32	s14, s14, s4
 800aed0:	ee34 5a84 	vadd.f32	s10, s9, s8
 800aed4:	ee13 8a90 	vmov	r8, s7
 800aed8:	46a4      	mov	ip, r4
 800aeda:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800aede:	ed87 7a01 	vstr	s14, [r7, #4]
 800aee2:	f84b 8b08 	str.w	r8, [fp], #8
 800aee6:	f1ac 0704 	sub.w	r7, ip, #4
 800aeea:	ed8c 5a01 	vstr	s10, [ip, #4]
 800aeee:	f101 0c08 	add.w	ip, r1, #8
 800aef2:	462c      	mov	r4, r5
 800aef4:	f8cd c014 	str.w	ip, [sp, #20]
 800aef8:	ee15 ca90 	vmov	ip, s11
 800aefc:	f844 cb08 	str.w	ip, [r4], #8
 800af00:	9407      	str	r4, [sp, #28]
 800af02:	f101 0410 	add.w	r4, r1, #16
 800af06:	ed85 6a01 	vstr	s12, [r5, #4]
 800af0a:	0852      	lsrs	r2, r2, #1
 800af0c:	9402      	str	r4, [sp, #8]
 800af0e:	462c      	mov	r4, r5
 800af10:	f101 0518 	add.w	r5, r1, #24
 800af14:	920b      	str	r2, [sp, #44]	@ 0x2c
 800af16:	46b2      	mov	sl, r6
 800af18:	9506      	str	r5, [sp, #24]
 800af1a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800af1e:	3a02      	subs	r2, #2
 800af20:	ee16 5a90 	vmov	r5, s13
 800af24:	46b6      	mov	lr, r6
 800af26:	4630      	mov	r0, r6
 800af28:	0852      	lsrs	r2, r2, #1
 800af2a:	f84a 5b08 	str.w	r5, [sl], #8
 800af2e:	f1a0 0604 	sub.w	r6, r0, #4
 800af32:	edce 7a01 	vstr	s15, [lr, #4]
 800af36:	9208      	str	r2, [sp, #32]
 800af38:	f000 8130 	beq.w	800b19c <arm_cfft_radix8by4_f32+0x378>
 800af3c:	4691      	mov	r9, r2
 800af3e:	9a03      	ldr	r2, [sp, #12]
 800af40:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800af44:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 800af48:	3b08      	subs	r3, #8
 800af4a:	f102 0510 	add.w	r5, r2, #16
 800af4e:	f101 0c20 	add.w	ip, r1, #32
 800af52:	f1a4 020c 	sub.w	r2, r4, #12
 800af56:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800af5a:	4433      	add	r3, r6
 800af5c:	3410      	adds	r4, #16
 800af5e:	4650      	mov	r0, sl
 800af60:	4659      	mov	r1, fp
 800af62:	ed55 3a02 	vldr	s7, [r5, #-8]
 800af66:	ed14 5a02 	vldr	s10, [r4, #-8]
 800af6a:	ed91 7a00 	vldr	s14, [r1]
 800af6e:	edd0 7a00 	vldr	s15, [r0]
 800af72:	ed15 4a01 	vldr	s8, [r5, #-4]
 800af76:	ed54 5a01 	vldr	s11, [r4, #-4]
 800af7a:	edd0 6a01 	vldr	s13, [r0, #4]
 800af7e:	ed91 6a01 	vldr	s12, [r1, #4]
 800af82:	ee33 8a85 	vadd.f32	s16, s7, s10
 800af86:	ee34 0a25 	vadd.f32	s0, s8, s11
 800af8a:	ee78 4a07 	vadd.f32	s9, s16, s14
 800af8e:	ee74 5a65 	vsub.f32	s11, s8, s11
 800af92:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800af96:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800af9a:	ed45 4a02 	vstr	s9, [r5, #-8]
 800af9e:	edd1 4a01 	vldr	s9, [r1, #4]
 800afa2:	ed90 4a01 	vldr	s8, [r0, #4]
 800afa6:	ee70 4a24 	vadd.f32	s9, s0, s9
 800afaa:	ee76 aa05 	vadd.f32	s21, s12, s10
 800afae:	ee74 4a84 	vadd.f32	s9, s9, s8
 800afb2:	ee35 aac7 	vsub.f32	s20, s11, s14
 800afb6:	ed45 4a01 	vstr	s9, [r5, #-4]
 800afba:	edd6 1a00 	vldr	s3, [r6]
 800afbe:	edd7 0a00 	vldr	s1, [r7]
 800afc2:	ed92 4a02 	vldr	s8, [r2, #8]
 800afc6:	edd3 3a02 	vldr	s7, [r3, #8]
 800afca:	ed93 2a01 	vldr	s4, [r3, #4]
 800afce:	ed16 1a01 	vldr	s2, [r6, #-4]
 800afd2:	edd2 2a01 	vldr	s5, [r2, #4]
 800afd6:	ed57 9a01 	vldr	s19, [r7, #-4]
 800afda:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800afde:	ee39 3a81 	vadd.f32	s6, s19, s2
 800afe2:	ee74 8a84 	vadd.f32	s17, s9, s8
 800afe6:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800afea:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800afee:	ee7a aae6 	vsub.f32	s21, s21, s13
 800aff2:	ee18 aa90 	vmov	sl, s17
 800aff6:	f847 a908 	str.w	sl, [r7], #-8
 800affa:	edd2 8a01 	vldr	s17, [r2, #4]
 800affe:	ed93 9a01 	vldr	s18, [r3, #4]
 800b002:	ee73 8a28 	vadd.f32	s17, s6, s17
 800b006:	ee3a aa27 	vadd.f32	s20, s20, s15
 800b00a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800b00e:	ee74 0a63 	vsub.f32	s1, s8, s7
 800b012:	edc7 8a01 	vstr	s17, [r7, #4]
 800b016:	ed18 ba02 	vldr	s22, [r8, #-8]
 800b01a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800b01e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800b022:	ee6a ba28 	vmul.f32	s23, s20, s17
 800b026:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800b02a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800b02e:	ee30 9a81 	vadd.f32	s18, s1, s2
 800b032:	ee79 9a82 	vadd.f32	s19, s19, s4
 800b036:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800b03a:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800b03e:	ee69 baa8 	vmul.f32	s23, s19, s17
 800b042:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800b046:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800b04a:	ee69 8a28 	vmul.f32	s17, s18, s17
 800b04e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800b052:	ee1c aa10 	vmov	sl, s24
 800b056:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800b05a:	f841 ab08 	str.w	sl, [r1], #8
 800b05e:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800b062:	ee3b bacb 	vsub.f32	s22, s23, s22
 800b066:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800b06a:	ee33 3a62 	vsub.f32	s6, s6, s5
 800b06e:	ed01 aa01 	vstr	s20, [r1, #-4]
 800b072:	edc2 8a01 	vstr	s17, [r2, #4]
 800b076:	ed82 ba02 	vstr	s22, [r2, #8]
 800b07a:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800b07e:	ee74 3a63 	vsub.f32	s7, s8, s7
 800b082:	ee38 8a47 	vsub.f32	s16, s16, s14
 800b086:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800b08a:	ee30 0a46 	vsub.f32	s0, s0, s12
 800b08e:	ee33 3a42 	vsub.f32	s6, s6, s4
 800b092:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b096:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b09a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800b09e:	ee63 8a04 	vmul.f32	s17, s6, s8
 800b0a2:	ee28 aa24 	vmul.f32	s20, s16, s9
 800b0a6:	ee60 9a04 	vmul.f32	s19, s0, s8
 800b0aa:	ee28 8a04 	vmul.f32	s16, s16, s8
 800b0ae:	ee20 0a24 	vmul.f32	s0, s0, s9
 800b0b2:	ee63 3a84 	vmul.f32	s7, s7, s8
 800b0b6:	ee39 4a68 	vsub.f32	s8, s18, s17
 800b0ba:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800b0be:	ee14 aa10 	vmov	sl, s8
 800b0c2:	ee30 0a48 	vsub.f32	s0, s0, s16
 800b0c6:	ee63 4a24 	vmul.f32	s9, s6, s9
 800b0ca:	ed44 9a02 	vstr	s19, [r4, #-8]
 800b0ce:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800b0d2:	ed04 0a01 	vstr	s0, [r4, #-4]
 800b0d6:	f846 a908 	str.w	sl, [r6], #-8
 800b0da:	ee35 6a46 	vsub.f32	s12, s10, s12
 800b0de:	ee35 7a87 	vadd.f32	s14, s11, s14
 800b0e2:	edc6 3a01 	vstr	s7, [r6, #4]
 800b0e6:	ee76 6a86 	vadd.f32	s13, s13, s12
 800b0ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0ee:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 800b0f2:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 800b0f6:	ee67 5a86 	vmul.f32	s11, s15, s12
 800b0fa:	ee26 5a87 	vmul.f32	s10, s13, s14
 800b0fe:	ee72 2a62 	vsub.f32	s5, s4, s5
 800b102:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800b106:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800b10a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800b10e:	ee62 0a86 	vmul.f32	s1, s5, s12
 800b112:	ee66 6a86 	vmul.f32	s13, s13, s12
 800b116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b11a:	ee21 6a06 	vmul.f32	s12, s2, s12
 800b11e:	ee62 2a87 	vmul.f32	s5, s5, s14
 800b122:	ee21 1a07 	vmul.f32	s2, s2, s14
 800b126:	ee15 aa90 	vmov	sl, s11
 800b12a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b12e:	f840 ab08 	str.w	sl, [r0], #8
 800b132:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800b136:	ee76 2a22 	vadd.f32	s5, s12, s5
 800b13a:	f1b9 0901 	subs.w	r9, r9, #1
 800b13e:	ed40 7a01 	vstr	s15, [r0, #-4]
 800b142:	f105 0508 	add.w	r5, r5, #8
 800b146:	ed83 1a02 	vstr	s2, [r3, #8]
 800b14a:	edc3 2a01 	vstr	s5, [r3, #4]
 800b14e:	f108 0808 	add.w	r8, r8, #8
 800b152:	f1a2 0208 	sub.w	r2, r2, #8
 800b156:	f10c 0c10 	add.w	ip, ip, #16
 800b15a:	f104 0408 	add.w	r4, r4, #8
 800b15e:	f10e 0e18 	add.w	lr, lr, #24
 800b162:	f1a3 0308 	sub.w	r3, r3, #8
 800b166:	f47f aefc 	bne.w	800af62 <arm_cfft_radix8by4_f32+0x13e>
 800b16a:	9908      	ldr	r1, [sp, #32]
 800b16c:	9802      	ldr	r0, [sp, #8]
 800b16e:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800b172:	00cb      	lsls	r3, r1, #3
 800b174:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800b178:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800b17c:	9102      	str	r1, [sp, #8]
 800b17e:	9904      	ldr	r1, [sp, #16]
 800b180:	4419      	add	r1, r3
 800b182:	9104      	str	r1, [sp, #16]
 800b184:	9905      	ldr	r1, [sp, #20]
 800b186:	4419      	add	r1, r3
 800b188:	9105      	str	r1, [sp, #20]
 800b18a:	9907      	ldr	r1, [sp, #28]
 800b18c:	449b      	add	fp, r3
 800b18e:	4419      	add	r1, r3
 800b190:	449a      	add	sl, r3
 800b192:	9b06      	ldr	r3, [sp, #24]
 800b194:	9107      	str	r1, [sp, #28]
 800b196:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b19a:	9306      	str	r3, [sp, #24]
 800b19c:	9a04      	ldr	r2, [sp, #16]
 800b19e:	9807      	ldr	r0, [sp, #28]
 800b1a0:	edd2 3a00 	vldr	s7, [r2]
 800b1a4:	ed90 4a00 	vldr	s8, [r0]
 800b1a8:	eddb 7a00 	vldr	s15, [fp]
 800b1ac:	ed9a 3a00 	vldr	s6, [sl]
 800b1b0:	edd2 4a01 	vldr	s9, [r2, #4]
 800b1b4:	ed90 7a01 	vldr	s14, [r0, #4]
 800b1b8:	ed9b 2a01 	vldr	s4, [fp, #4]
 800b1bc:	edda 5a01 	vldr	s11, [sl, #4]
 800b1c0:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800b1c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1c6:	ee73 6a84 	vadd.f32	s13, s7, s8
 800b1ca:	ee34 6a87 	vadd.f32	s12, s9, s14
 800b1ce:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800b1d2:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800b1d6:	ee33 5a05 	vadd.f32	s10, s6, s10
 800b1da:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b1de:	ed82 5a00 	vstr	s10, [r2]
 800b1e2:	ed9b 5a01 	vldr	s10, [fp, #4]
 800b1e6:	edda 4a01 	vldr	s9, [sl, #4]
 800b1ea:	ee36 5a05 	vadd.f32	s10, s12, s10
 800b1ee:	ee72 3a04 	vadd.f32	s7, s4, s8
 800b1f2:	ee35 5a24 	vadd.f32	s10, s10, s9
 800b1f6:	ee77 4a67 	vsub.f32	s9, s14, s15
 800b1fa:	ed82 5a01 	vstr	s10, [r2, #4]
 800b1fe:	9a05      	ldr	r2, [sp, #20]
 800b200:	ee34 5a83 	vadd.f32	s10, s9, s6
 800b204:	edd2 1a00 	vldr	s3, [r2]
 800b208:	edd2 2a01 	vldr	s5, [r2, #4]
 800b20c:	9a02      	ldr	r2, [sp, #8]
 800b20e:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800b212:	ee36 6a42 	vsub.f32	s12, s12, s4
 800b216:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800b21a:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800b21e:	ee65 2a22 	vmul.f32	s5, s10, s5
 800b222:	ee25 5a21 	vmul.f32	s10, s10, s3
 800b226:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800b22a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800b22e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b232:	edcb 2a00 	vstr	s5, [fp]
 800b236:	ed8b 5a01 	vstr	s10, [fp, #4]
 800b23a:	edd2 3a01 	vldr	s7, [r2, #4]
 800b23e:	ed92 5a00 	vldr	s10, [r2]
 800b242:	9a06      	ldr	r2, [sp, #24]
 800b244:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b248:	ee36 6a65 	vsub.f32	s12, s12, s11
 800b24c:	ee66 4a85 	vmul.f32	s9, s13, s10
 800b250:	ee26 5a05 	vmul.f32	s10, s12, s10
 800b254:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800b258:	ee26 6a23 	vmul.f32	s12, s12, s7
 800b25c:	ee75 6a66 	vsub.f32	s13, s10, s13
 800b260:	ee34 6a86 	vadd.f32	s12, s9, s12
 800b264:	ee34 4a42 	vsub.f32	s8, s8, s4
 800b268:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b26c:	edc0 6a01 	vstr	s13, [r0, #4]
 800b270:	ed80 6a00 	vstr	s12, [r0]
 800b274:	ed92 6a01 	vldr	s12, [r2, #4]
 800b278:	9803      	ldr	r0, [sp, #12]
 800b27a:	ee77 7a43 	vsub.f32	s15, s14, s6
 800b27e:	ee75 5a84 	vadd.f32	s11, s11, s8
 800b282:	ed92 7a00 	vldr	s14, [r2]
 800b286:	ee65 6a87 	vmul.f32	s13, s11, s14
 800b28a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b28e:	ee65 5a86 	vmul.f32	s11, s11, s12
 800b292:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b296:	ee77 5a65 	vsub.f32	s11, s14, s11
 800b29a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b29e:	edca 5a01 	vstr	s11, [sl, #4]
 800b2a2:	edca 7a00 	vstr	s15, [sl]
 800b2a6:	6872      	ldr	r2, [r6, #4]
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	2304      	movs	r3, #4
 800b2ac:	f000 f892 	bl	800b3d4 <arm_radix8_butterfly_f32>
 800b2b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2b2:	6872      	ldr	r2, [r6, #4]
 800b2b4:	4621      	mov	r1, r4
 800b2b6:	2304      	movs	r3, #4
 800b2b8:	f000 f88c 	bl	800b3d4 <arm_radix8_butterfly_f32>
 800b2bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b2be:	6872      	ldr	r2, [r6, #4]
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	2304      	movs	r3, #4
 800b2c4:	f000 f886 	bl	800b3d4 <arm_radix8_butterfly_f32>
 800b2c8:	9801      	ldr	r0, [sp, #4]
 800b2ca:	6872      	ldr	r2, [r6, #4]
 800b2cc:	4621      	mov	r1, r4
 800b2ce:	2304      	movs	r3, #4
 800b2d0:	b00f      	add	sp, #60	@ 0x3c
 800b2d2:	ecbd 8b0a 	vpop	{d8-d12}
 800b2d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2da:	f000 b87b 	b.w	800b3d4 <arm_radix8_butterfly_f32>
 800b2de:	bf00      	nop

0800b2e0 <arm_cfft_f32>:
 800b2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e4:	2a01      	cmp	r2, #1
 800b2e6:	4606      	mov	r6, r0
 800b2e8:	4617      	mov	r7, r2
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	4698      	mov	r8, r3
 800b2ee:	8805      	ldrh	r5, [r0, #0]
 800b2f0:	d054      	beq.n	800b39c <arm_cfft_f32+0xbc>
 800b2f2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800b2f6:	d04c      	beq.n	800b392 <arm_cfft_f32+0xb2>
 800b2f8:	d916      	bls.n	800b328 <arm_cfft_f32+0x48>
 800b2fa:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800b2fe:	d01a      	beq.n	800b336 <arm_cfft_f32+0x56>
 800b300:	d95c      	bls.n	800b3bc <arm_cfft_f32+0xdc>
 800b302:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800b306:	d044      	beq.n	800b392 <arm_cfft_f32+0xb2>
 800b308:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800b30c:	d105      	bne.n	800b31a <arm_cfft_f32+0x3a>
 800b30e:	4620      	mov	r0, r4
 800b310:	4629      	mov	r1, r5
 800b312:	6872      	ldr	r2, [r6, #4]
 800b314:	2301      	movs	r3, #1
 800b316:	f000 f85d 	bl	800b3d4 <arm_radix8_butterfly_f32>
 800b31a:	f1b8 0f00 	cmp.w	r8, #0
 800b31e:	d111      	bne.n	800b344 <arm_cfft_f32+0x64>
 800b320:	2f01      	cmp	r7, #1
 800b322:	d016      	beq.n	800b352 <arm_cfft_f32+0x72>
 800b324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b328:	2d20      	cmp	r5, #32
 800b32a:	d032      	beq.n	800b392 <arm_cfft_f32+0xb2>
 800b32c:	d94a      	bls.n	800b3c4 <arm_cfft_f32+0xe4>
 800b32e:	2d40      	cmp	r5, #64	@ 0x40
 800b330:	d0ed      	beq.n	800b30e <arm_cfft_f32+0x2e>
 800b332:	2d80      	cmp	r5, #128	@ 0x80
 800b334:	d1f1      	bne.n	800b31a <arm_cfft_f32+0x3a>
 800b336:	4630      	mov	r0, r6
 800b338:	4621      	mov	r1, r4
 800b33a:	f7ff fca1 	bl	800ac80 <arm_cfft_radix8by2_f32>
 800b33e:	f1b8 0f00 	cmp.w	r8, #0
 800b342:	d0ed      	beq.n	800b320 <arm_cfft_f32+0x40>
 800b344:	4620      	mov	r0, r4
 800b346:	89b1      	ldrh	r1, [r6, #12]
 800b348:	68b2      	ldr	r2, [r6, #8]
 800b34a:	f7f4 ff61 	bl	8000210 <arm_bitreversal_32>
 800b34e:	2f01      	cmp	r7, #1
 800b350:	d1e8      	bne.n	800b324 <arm_cfft_f32+0x44>
 800b352:	ee07 5a90 	vmov	s15, r5
 800b356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b35a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b35e:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800b362:	2d00      	cmp	r5, #0
 800b364:	d0de      	beq.n	800b324 <arm_cfft_f32+0x44>
 800b366:	f104 0108 	add.w	r1, r4, #8
 800b36a:	2300      	movs	r3, #0
 800b36c:	3301      	adds	r3, #1
 800b36e:	429d      	cmp	r5, r3
 800b370:	f101 0108 	add.w	r1, r1, #8
 800b374:	ed11 7a04 	vldr	s14, [r1, #-16]
 800b378:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b37c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b380:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b384:	ed01 7a04 	vstr	s14, [r1, #-16]
 800b388:	ed41 7a03 	vstr	s15, [r1, #-12]
 800b38c:	d1ee      	bne.n	800b36c <arm_cfft_f32+0x8c>
 800b38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b392:	4630      	mov	r0, r6
 800b394:	4621      	mov	r1, r4
 800b396:	f7ff fd45 	bl	800ae24 <arm_cfft_radix8by4_f32>
 800b39a:	e7be      	b.n	800b31a <arm_cfft_f32+0x3a>
 800b39c:	b1ad      	cbz	r5, 800b3ca <arm_cfft_f32+0xea>
 800b39e:	f101 030c 	add.w	r3, r1, #12
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	ed53 7a02 	vldr	s15, [r3, #-8]
 800b3a8:	3201      	adds	r2, #1
 800b3aa:	eef1 7a67 	vneg.f32	s15, s15
 800b3ae:	4295      	cmp	r5, r2
 800b3b0:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b3b4:	f103 0308 	add.w	r3, r3, #8
 800b3b8:	d1f4      	bne.n	800b3a4 <arm_cfft_f32+0xc4>
 800b3ba:	e79a      	b.n	800b2f2 <arm_cfft_f32+0x12>
 800b3bc:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800b3c0:	d0a5      	beq.n	800b30e <arm_cfft_f32+0x2e>
 800b3c2:	e7aa      	b.n	800b31a <arm_cfft_f32+0x3a>
 800b3c4:	2d10      	cmp	r5, #16
 800b3c6:	d0b6      	beq.n	800b336 <arm_cfft_f32+0x56>
 800b3c8:	e7a7      	b.n	800b31a <arm_cfft_f32+0x3a>
 800b3ca:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800b3ce:	d894      	bhi.n	800b2fa <arm_cfft_f32+0x1a>
 800b3d0:	e7aa      	b.n	800b328 <arm_cfft_f32+0x48>
 800b3d2:	bf00      	nop

0800b3d4 <arm_radix8_butterfly_f32>:
 800b3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d8:	ed2d 8b10 	vpush	{d8-d15}
 800b3dc:	b09d      	sub	sp, #116	@ 0x74
 800b3de:	461c      	mov	r4, r3
 800b3e0:	ed9f bac8 	vldr	s22, [pc, #800]	@ 800b704 <arm_radix8_butterfly_f32+0x330>
 800b3e4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b3e6:	1d03      	adds	r3, r0, #4
 800b3e8:	4682      	mov	sl, r0
 800b3ea:	4689      	mov	r9, r1
 800b3ec:	468b      	mov	fp, r1
 800b3ee:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b3f0:	9400      	str	r4, [sp, #0]
 800b3f2:	469e      	mov	lr, r3
 800b3f4:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800b3f8:	005a      	lsls	r2, r3, #1
 800b3fa:	18d6      	adds	r6, r2, r3
 800b3fc:	18f5      	adds	r5, r6, r3
 800b3fe:	9203      	str	r2, [sp, #12]
 800b400:	195a      	adds	r2, r3, r5
 800b402:	18d0      	adds	r0, r2, r3
 800b404:	00df      	lsls	r7, r3, #3
 800b406:	1819      	adds	r1, r3, r0
 800b408:	463c      	mov	r4, r7
 800b40a:	9701      	str	r7, [sp, #4]
 800b40c:	4457      	add	r7, sl
 800b40e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b410:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800b414:	011b      	lsls	r3, r3, #4
 800b416:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800b41a:	eb07 0c04 	add.w	ip, r7, r4
 800b41e:	9c00      	ldr	r4, [sp, #0]
 800b420:	9302      	str	r3, [sp, #8]
 800b422:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800b426:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800b42a:	3204      	adds	r2, #4
 800b42c:	3104      	adds	r1, #4
 800b42e:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800b432:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b436:	f04f 0800 	mov.w	r8, #0
 800b43a:	eddc 7a00 	vldr	s15, [ip]
 800b43e:	edd7 6a00 	vldr	s13, [r7]
 800b442:	edd6 3a00 	vldr	s7, [r6]
 800b446:	ed5e aa01 	vldr	s21, [lr, #-4]
 800b44a:	edd5 4a00 	vldr	s9, [r5]
 800b44e:	ed90 2a00 	vldr	s4, [r0]
 800b452:	ed12 7a01 	vldr	s14, [r2, #-4]
 800b456:	ed51 0a01 	vldr	s1, [r1, #-4]
 800b45a:	ee77 8a82 	vadd.f32	s17, s15, s4
 800b45e:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800b462:	ee76 1a87 	vadd.f32	s3, s13, s14
 800b466:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800b46a:	ee31 6a84 	vadd.f32	s12, s3, s8
 800b46e:	ee33 5a28 	vadd.f32	s10, s6, s17
 800b472:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b476:	ee75 6a06 	vadd.f32	s13, s10, s12
 800b47a:	ee35 5a46 	vsub.f32	s10, s10, s12
 800b47e:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800b482:	ed85 5a00 	vstr	s10, [r5]
 800b486:	ed96 1a01 	vldr	s2, [r6, #4]
 800b48a:	edd7 5a01 	vldr	s11, [r7, #4]
 800b48e:	ed92 aa00 	vldr	s20, [r2]
 800b492:	ed91 6a00 	vldr	s12, [r1]
 800b496:	ed9e 9a00 	vldr	s18, [lr]
 800b49a:	ed95 5a01 	vldr	s10, [r5, #4]
 800b49e:	eddc 6a01 	vldr	s13, [ip, #4]
 800b4a2:	edd0 9a01 	vldr	s19, [r0, #4]
 800b4a6:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800b4aa:	ee71 2a46 	vsub.f32	s5, s2, s12
 800b4ae:	ee75 3aca 	vsub.f32	s7, s11, s20
 800b4b2:	ee37 0a60 	vsub.f32	s0, s14, s1
 800b4b6:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800b4ba:	ee37 7a20 	vadd.f32	s14, s14, s1
 800b4be:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800b4c2:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800b4c6:	ee79 3a05 	vadd.f32	s7, s18, s10
 800b4ca:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800b4ce:	ee39 5a45 	vsub.f32	s10, s18, s10
 800b4d2:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800b4d6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800b4da:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800b4de:	ee31 6a06 	vadd.f32	s12, s2, s12
 800b4e2:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800b4e6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800b4ea:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800b4ee:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800b4f2:	ee33 3a68 	vsub.f32	s6, s6, s17
 800b4f6:	ee36 0a88 	vadd.f32	s0, s13, s16
 800b4fa:	ee75 8a86 	vadd.f32	s17, s11, s12
 800b4fe:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800b502:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800b506:	ee75 6a62 	vsub.f32	s13, s10, s5
 800b50a:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800b50e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800b512:	ee33 1a89 	vadd.f32	s2, s7, s18
 800b516:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800b51a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800b51e:	ee75 4a22 	vadd.f32	s9, s10, s5
 800b522:	ee32 5a27 	vadd.f32	s10, s4, s15
 800b526:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b52a:	ee33 8a06 	vadd.f32	s16, s6, s12
 800b52e:	ee75 2a87 	vadd.f32	s5, s11, s14
 800b532:	ee31 9a28 	vadd.f32	s18, s2, s17
 800b536:	ee33 6a46 	vsub.f32	s12, s6, s12
 800b53a:	ee74 0a61 	vsub.f32	s1, s8, s3
 800b53e:	ee33 2a80 	vadd.f32	s4, s7, s0
 800b542:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b546:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800b54a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b54e:	ee31 1a68 	vsub.f32	s2, s2, s17
 800b552:	ee34 4a21 	vadd.f32	s8, s8, s3
 800b556:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800b55a:	ee74 4a85 	vadd.f32	s9, s9, s10
 800b55e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b562:	44d8      	add	r8, fp
 800b564:	45c1      	cmp	r9, r8
 800b566:	ed8e 9a00 	vstr	s18, [lr]
 800b56a:	ed85 1a01 	vstr	s2, [r5, #4]
 800b56e:	449e      	add	lr, r3
 800b570:	ed8c 8a00 	vstr	s16, [ip]
 800b574:	441d      	add	r5, r3
 800b576:	ed80 6a00 	vstr	s12, [r0]
 800b57a:	edcc 0a01 	vstr	s1, [ip, #4]
 800b57e:	ed80 4a01 	vstr	s8, [r0, #4]
 800b582:	449c      	add	ip, r3
 800b584:	ed87 2a00 	vstr	s4, [r7]
 800b588:	4418      	add	r0, r3
 800b58a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800b58e:	ed42 2a01 	vstr	s5, [r2, #-4]
 800b592:	ed86 7a00 	vstr	s14, [r6]
 800b596:	ed87 3a01 	vstr	s6, [r7, #4]
 800b59a:	edc1 4a00 	vstr	s9, [r1]
 800b59e:	441f      	add	r7, r3
 800b5a0:	edc2 5a00 	vstr	s11, [r2]
 800b5a4:	4419      	add	r1, r3
 800b5a6:	edc6 6a01 	vstr	s13, [r6, #4]
 800b5aa:	441a      	add	r2, r3
 800b5ac:	441e      	add	r6, r3
 800b5ae:	f63f af44 	bhi.w	800b43a <arm_radix8_butterfly_f32+0x66>
 800b5b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b5b4:	2907      	cmp	r1, #7
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f240 81e9 	bls.w	800b98e <arm_radix8_butterfly_f32+0x5ba>
 800b5bc:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800b5c0:	193e      	adds	r6, r7, r4
 800b5c2:	1935      	adds	r5, r6, r4
 800b5c4:	9c03      	ldr	r4, [sp, #12]
 800b5c6:	9000      	str	r0, [sp, #0]
 800b5c8:	4622      	mov	r2, r4
 800b5ca:	3201      	adds	r2, #1
 800b5cc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b5d0:	9900      	ldr	r1, [sp, #0]
 800b5d2:	1828      	adds	r0, r5, r0
 800b5d4:	eb00 0e01 	add.w	lr, r0, r1
 800b5d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b5da:	440a      	add	r2, r1
 800b5dc:	eb04 0c01 	add.w	ip, r4, r1
 800b5e0:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800b5e4:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800b5e8:	9a00      	ldr	r2, [sp, #0]
 800b5ea:	940f      	str	r4, [sp, #60]	@ 0x3c
 800b5ec:	00ed      	lsls	r5, r5, #3
 800b5ee:	9511      	str	r5, [sp, #68]	@ 0x44
 800b5f0:	00d5      	lsls	r5, r2, #3
 800b5f2:	950d      	str	r5, [sp, #52]	@ 0x34
 800b5f4:	9d01      	ldr	r5, [sp, #4]
 800b5f6:	3508      	adds	r5, #8
 800b5f8:	9516      	str	r5, [sp, #88]	@ 0x58
 800b5fa:	9d02      	ldr	r5, [sp, #8]
 800b5fc:	3508      	adds	r5, #8
 800b5fe:	0114      	lsls	r4, r2, #4
 800b600:	9517      	str	r5, [sp, #92]	@ 0x5c
 800b602:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b604:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 800b606:	940e      	str	r4, [sp, #56]	@ 0x38
 800b608:	00c0      	lsls	r0, r0, #3
 800b60a:	9010      	str	r0, [sp, #64]	@ 0x40
 800b60c:	18aa      	adds	r2, r5, r2
 800b60e:	9207      	str	r2, [sp, #28]
 800b610:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b612:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b614:	18aa      	adds	r2, r5, r2
 800b616:	9208      	str	r2, [sp, #32]
 800b618:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b61a:	18aa      	adds	r2, r5, r2
 800b61c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b61e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b622:	f10e 0204 	add.w	r2, lr, #4
 800b626:	920a      	str	r2, [sp, #40]	@ 0x28
 800b628:	00c9      	lsls	r1, r1, #3
 800b62a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b62c:	310c      	adds	r1, #12
 800b62e:	00f6      	lsls	r6, r6, #3
 800b630:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800b634:	9114      	str	r1, [sp, #80]	@ 0x50
 800b636:	18a9      	adds	r1, r5, r2
 800b638:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b63a:	9612      	str	r6, [sp, #72]	@ 0x48
 800b63c:	00ff      	lsls	r7, r7, #3
 800b63e:	19ae      	adds	r6, r5, r6
 800b640:	3008      	adds	r0, #8
 800b642:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800b646:	9606      	str	r6, [sp, #24]
 800b648:	9019      	str	r0, [sp, #100]	@ 0x64
 800b64a:	18aa      	adds	r2, r5, r2
 800b64c:	0164      	lsls	r4, r4, #5
 800b64e:	19ee      	adds	r6, r5, r7
 800b650:	f10c 000c 	add.w	r0, ip, #12
 800b654:	9713      	str	r7, [sp, #76]	@ 0x4c
 800b656:	9604      	str	r6, [sp, #16]
 800b658:	9015      	str	r0, [sp, #84]	@ 0x54
 800b65a:	9103      	str	r1, [sp, #12]
 800b65c:	9205      	str	r2, [sp, #20]
 800b65e:	f104 0208 	add.w	r2, r4, #8
 800b662:	9218      	str	r2, [sp, #96]	@ 0x60
 800b664:	f04f 0801 	mov.w	r8, #1
 800b668:	2200      	movs	r2, #0
 800b66a:	f102 0108 	add.w	r1, r2, #8
 800b66e:	460f      	mov	r7, r1
 800b670:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b672:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800b674:	188e      	adds	r6, r1, r2
 800b676:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800b678:	188d      	adds	r5, r1, r2
 800b67a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b67c:	188c      	adds	r4, r1, r2
 800b67e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800b680:	1888      	adds	r0, r1, r2
 800b682:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b684:	eb01 0c02 	add.w	ip, r1, r2
 800b688:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800b68a:	440a      	add	r2, r1
 800b68c:	9903      	ldr	r1, [sp, #12]
 800b68e:	edd1 fa00 	vldr	s31, [r1]
 800b692:	9905      	ldr	r1, [sp, #20]
 800b694:	ed91 fa00 	vldr	s30, [r1]
 800b698:	9904      	ldr	r1, [sp, #16]
 800b69a:	edd1 ea00 	vldr	s29, [r1]
 800b69e:	9906      	ldr	r1, [sp, #24]
 800b6a0:	ed91 ea00 	vldr	s28, [r1]
 800b6a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6a6:	edd1 da00 	vldr	s27, [r1]
 800b6aa:	9908      	ldr	r1, [sp, #32]
 800b6ac:	ed91 da00 	vldr	s26, [r1]
 800b6b0:	9907      	ldr	r1, [sp, #28]
 800b6b2:	edd1 ca00 	vldr	s25, [r1]
 800b6b6:	9903      	ldr	r1, [sp, #12]
 800b6b8:	ed91 ca01 	vldr	s24, [r1, #4]
 800b6bc:	9905      	ldr	r1, [sp, #20]
 800b6be:	edd1 ba01 	vldr	s23, [r1, #4]
 800b6c2:	9904      	ldr	r1, [sp, #16]
 800b6c4:	edd1 aa01 	vldr	s21, [r1, #4]
 800b6c8:	9906      	ldr	r1, [sp, #24]
 800b6ca:	ed91 aa01 	vldr	s20, [r1, #4]
 800b6ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6d0:	edd1 7a01 	vldr	s15, [r1, #4]
 800b6d4:	9908      	ldr	r1, [sp, #32]
 800b6d6:	edcd 7a00 	vstr	s15, [sp]
 800b6da:	edd1 7a01 	vldr	s15, [r1, #4]
 800b6de:	9907      	ldr	r1, [sp, #28]
 800b6e0:	edcd 7a01 	vstr	s15, [sp, #4]
 800b6e4:	edd1 7a01 	vldr	s15, [r1, #4]
 800b6e8:	eb0a 0e07 	add.w	lr, sl, r7
 800b6ec:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800b6ee:	edcd 7a02 	vstr	s15, [sp, #8]
 800b6f2:	eb0c 010a 	add.w	r1, ip, sl
 800b6f6:	4456      	add	r6, sl
 800b6f8:	4455      	add	r5, sl
 800b6fa:	4454      	add	r4, sl
 800b6fc:	4450      	add	r0, sl
 800b6fe:	4452      	add	r2, sl
 800b700:	46c4      	mov	ip, r8
 800b702:	e001      	b.n	800b708 <arm_radix8_butterfly_f32+0x334>
 800b704:	3f3504f3 	.word	0x3f3504f3
 800b708:	ed96 5a00 	vldr	s10, [r6]
 800b70c:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b710:	ed11 6a01 	vldr	s12, [r1, #-4]
 800b714:	edd0 7a00 	vldr	s15, [r0]
 800b718:	ed17 7a01 	vldr	s14, [r7, #-4]
 800b71c:	edde 3a00 	vldr	s7, [lr]
 800b720:	ed94 3a00 	vldr	s6, [r4]
 800b724:	ed95 2a00 	vldr	s4, [r5]
 800b728:	ed9e 0a01 	vldr	s0, [lr, #4]
 800b72c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b730:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b734:	ee33 4a29 	vadd.f32	s8, s6, s19
 800b738:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b73c:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b740:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b744:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b748:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b74c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b750:	ed8e 6a00 	vstr	s12, [lr]
 800b754:	edd0 8a01 	vldr	s17, [r0, #4]
 800b758:	ed95 9a01 	vldr	s18, [r5, #4]
 800b75c:	edd1 2a00 	vldr	s5, [r1]
 800b760:	ed97 7a00 	vldr	s14, [r7]
 800b764:	edd4 0a01 	vldr	s1, [r4, #4]
 800b768:	ed96 6a01 	vldr	s12, [r6, #4]
 800b76c:	edd2 5a00 	vldr	s11, [r2]
 800b770:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b774:	ee33 3a69 	vsub.f32	s6, s6, s19
 800b778:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b77c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800b780:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b784:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b788:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b78c:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b790:	ee75 8a69 	vsub.f32	s17, s10, s19
 800b794:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b798:	ee35 5a29 	vadd.f32	s10, s10, s19
 800b79c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b7a0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b7a4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800b7a8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b7ac:	ee32 9a08 	vadd.f32	s18, s4, s16
 800b7b0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b7b4:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b7b8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b7bc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b7c0:	ee32 1a87 	vadd.f32	s2, s5, s14
 800b7c4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b7c8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b7cc:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b7d0:	ee73 0a29 	vadd.f32	s1, s6, s19
 800b7d4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b7d8:	ee33 3a69 	vsub.f32	s6, s6, s19
 800b7dc:	ee32 7a64 	vsub.f32	s14, s4, s9
 800b7e0:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800b7e4:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b7e8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b7ec:	ee75 8a85 	vadd.f32	s17, s11, s10
 800b7f0:	ee74 3a22 	vadd.f32	s7, s8, s5
 800b7f4:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800b7f8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b7fc:	ee79 1a41 	vsub.f32	s3, s18, s2
 800b800:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800b804:	ee76 5a43 	vsub.f32	s11, s12, s6
 800b808:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b80c:	ee72 4a24 	vadd.f32	s9, s4, s9
 800b810:	ee30 4a60 	vsub.f32	s8, s0, s1
 800b814:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800b818:	ee30 0a20 	vadd.f32	s0, s0, s1
 800b81c:	ee77 9a85 	vadd.f32	s19, s15, s10
 800b820:	ee36 6a03 	vadd.f32	s12, s12, s6
 800b824:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800b828:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800b82c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800b830:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800b834:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800b838:	ee39 1a01 	vadd.f32	s2, s18, s2
 800b83c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800b840:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800b844:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800b848:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800b84c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800b850:	ee35 3a03 	vadd.f32	s6, s10, s6
 800b854:	ee72 6a66 	vsub.f32	s13, s4, s13
 800b858:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800b85c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800b860:	ed9d 4a02 	vldr	s8, [sp, #8]
 800b864:	ed8e 1a01 	vstr	s2, [lr, #4]
 800b868:	ee77 3a63 	vsub.f32	s7, s14, s7
 800b86c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b870:	ed9d 7a01 	vldr	s14, [sp, #4]
 800b874:	ed86 3a00 	vstr	s6, [r6]
 800b878:	ee30 9a89 	vadd.f32	s18, s1, s18
 800b87c:	ee32 2a05 	vadd.f32	s4, s4, s10
 800b880:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800b884:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800b888:	ee67 2a22 	vmul.f32	s5, s14, s5
 800b88c:	ee64 1a00 	vmul.f32	s3, s8, s0
 800b890:	ee27 7a24 	vmul.f32	s14, s14, s9
 800b894:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800b898:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800b89c:	ee64 8a28 	vmul.f32	s17, s8, s17
 800b8a0:	ed9d 4a00 	vldr	s8, [sp]
 800b8a4:	edc6 6a01 	vstr	s13, [r6, #4]
 800b8a8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b8ac:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800b8b0:	ee64 9a29 	vmul.f32	s19, s8, s19
 800b8b4:	ee24 4a25 	vmul.f32	s8, s8, s11
 800b8b8:	ee30 7a87 	vadd.f32	s14, s1, s14
 800b8bc:	ee74 4a84 	vadd.f32	s9, s9, s8
 800b8c0:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800b8c4:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800b8c8:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800b8cc:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800b8d0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800b8d4:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800b8d8:	ee75 1a21 	vadd.f32	s3, s10, s3
 800b8dc:	ee30 0a68 	vsub.f32	s0, s0, s17
 800b8e0:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800b8e4:	ee70 0a84 	vadd.f32	s1, s1, s8
 800b8e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b8ec:	44dc      	add	ip, fp
 800b8ee:	45e1      	cmp	r9, ip
 800b8f0:	ed84 9a00 	vstr	s18, [r4]
 800b8f4:	edc4 3a01 	vstr	s7, [r4, #4]
 800b8f8:	449e      	add	lr, r3
 800b8fa:	ed02 7a01 	vstr	s14, [r2, #-4]
 800b8fe:	edc2 2a00 	vstr	s5, [r2]
 800b902:	441e      	add	r6, r3
 800b904:	ed85 2a00 	vstr	s4, [r5]
 800b908:	ed85 8a01 	vstr	s16, [r5, #4]
 800b90c:	441c      	add	r4, r3
 800b90e:	ed47 1a01 	vstr	s3, [r7, #-4]
 800b912:	ed87 0a00 	vstr	s0, [r7]
 800b916:	441a      	add	r2, r3
 800b918:	ed41 4a01 	vstr	s9, [r1, #-4]
 800b91c:	edc1 9a00 	vstr	s19, [r1]
 800b920:	441d      	add	r5, r3
 800b922:	edc0 0a00 	vstr	s1, [r0]
 800b926:	441f      	add	r7, r3
 800b928:	ed80 6a01 	vstr	s12, [r0, #4]
 800b92c:	4419      	add	r1, r3
 800b92e:	4418      	add	r0, r3
 800b930:	f63f aeea 	bhi.w	800b708 <arm_radix8_butterfly_f32+0x334>
 800b934:	9a03      	ldr	r2, [sp, #12]
 800b936:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b938:	440a      	add	r2, r1
 800b93a:	9203      	str	r2, [sp, #12]
 800b93c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b93e:	9a05      	ldr	r2, [sp, #20]
 800b940:	440a      	add	r2, r1
 800b942:	9205      	str	r2, [sp, #20]
 800b944:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b946:	9a04      	ldr	r2, [sp, #16]
 800b948:	440a      	add	r2, r1
 800b94a:	9204      	str	r2, [sp, #16]
 800b94c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b94e:	9a06      	ldr	r2, [sp, #24]
 800b950:	440a      	add	r2, r1
 800b952:	9206      	str	r2, [sp, #24]
 800b954:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b956:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b958:	440a      	add	r2, r1
 800b95a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b95c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b95e:	9a08      	ldr	r2, [sp, #32]
 800b960:	440a      	add	r2, r1
 800b962:	9208      	str	r2, [sp, #32]
 800b964:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b966:	9a07      	ldr	r2, [sp, #28]
 800b968:	440a      	add	r2, r1
 800b96a:	9207      	str	r2, [sp, #28]
 800b96c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b96e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b970:	f108 0801 	add.w	r8, r8, #1
 800b974:	3208      	adds	r2, #8
 800b976:	4588      	cmp	r8, r1
 800b978:	920a      	str	r2, [sp, #40]	@ 0x28
 800b97a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b97c:	f47f ae75 	bne.w	800b66a <arm_radix8_butterfly_f32+0x296>
 800b980:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 800b984:	9300      	str	r3, [sp, #0]
 800b986:	46c3      	mov	fp, r8
 800b988:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 800b98c:	e532      	b.n	800b3f4 <arm_radix8_butterfly_f32+0x20>
 800b98e:	b01d      	add	sp, #116	@ 0x74
 800b990:	ecbd 8b10 	vpop	{d8-d15}
 800b994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b998 <__cvt>:
 800b998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b99c:	ec57 6b10 	vmov	r6, r7, d0
 800b9a0:	2f00      	cmp	r7, #0
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	463b      	mov	r3, r7
 800b9a8:	bfbb      	ittet	lt
 800b9aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b9ae:	461f      	movlt	r7, r3
 800b9b0:	2300      	movge	r3, #0
 800b9b2:	232d      	movlt	r3, #45	@ 0x2d
 800b9b4:	700b      	strb	r3, [r1, #0]
 800b9b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b9bc:	4691      	mov	r9, r2
 800b9be:	f023 0820 	bic.w	r8, r3, #32
 800b9c2:	bfbc      	itt	lt
 800b9c4:	4632      	movlt	r2, r6
 800b9c6:	4616      	movlt	r6, r2
 800b9c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9cc:	d005      	beq.n	800b9da <__cvt+0x42>
 800b9ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b9d2:	d100      	bne.n	800b9d6 <__cvt+0x3e>
 800b9d4:	3401      	adds	r4, #1
 800b9d6:	2102      	movs	r1, #2
 800b9d8:	e000      	b.n	800b9dc <__cvt+0x44>
 800b9da:	2103      	movs	r1, #3
 800b9dc:	ab03      	add	r3, sp, #12
 800b9de:	9301      	str	r3, [sp, #4]
 800b9e0:	ab02      	add	r3, sp, #8
 800b9e2:	9300      	str	r3, [sp, #0]
 800b9e4:	ec47 6b10 	vmov	d0, r6, r7
 800b9e8:	4653      	mov	r3, sl
 800b9ea:	4622      	mov	r2, r4
 800b9ec:	f000 fe6c 	bl	800c6c8 <_dtoa_r>
 800b9f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b9f4:	4605      	mov	r5, r0
 800b9f6:	d119      	bne.n	800ba2c <__cvt+0x94>
 800b9f8:	f019 0f01 	tst.w	r9, #1
 800b9fc:	d00e      	beq.n	800ba1c <__cvt+0x84>
 800b9fe:	eb00 0904 	add.w	r9, r0, r4
 800ba02:	2200      	movs	r2, #0
 800ba04:	2300      	movs	r3, #0
 800ba06:	4630      	mov	r0, r6
 800ba08:	4639      	mov	r1, r7
 800ba0a:	f7f5 f8dd 	bl	8000bc8 <__aeabi_dcmpeq>
 800ba0e:	b108      	cbz	r0, 800ba14 <__cvt+0x7c>
 800ba10:	f8cd 900c 	str.w	r9, [sp, #12]
 800ba14:	2230      	movs	r2, #48	@ 0x30
 800ba16:	9b03      	ldr	r3, [sp, #12]
 800ba18:	454b      	cmp	r3, r9
 800ba1a:	d31e      	bcc.n	800ba5a <__cvt+0xc2>
 800ba1c:	9b03      	ldr	r3, [sp, #12]
 800ba1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba20:	1b5b      	subs	r3, r3, r5
 800ba22:	4628      	mov	r0, r5
 800ba24:	6013      	str	r3, [r2, #0]
 800ba26:	b004      	add	sp, #16
 800ba28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ba30:	eb00 0904 	add.w	r9, r0, r4
 800ba34:	d1e5      	bne.n	800ba02 <__cvt+0x6a>
 800ba36:	7803      	ldrb	r3, [r0, #0]
 800ba38:	2b30      	cmp	r3, #48	@ 0x30
 800ba3a:	d10a      	bne.n	800ba52 <__cvt+0xba>
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	2300      	movs	r3, #0
 800ba40:	4630      	mov	r0, r6
 800ba42:	4639      	mov	r1, r7
 800ba44:	f7f5 f8c0 	bl	8000bc8 <__aeabi_dcmpeq>
 800ba48:	b918      	cbnz	r0, 800ba52 <__cvt+0xba>
 800ba4a:	f1c4 0401 	rsb	r4, r4, #1
 800ba4e:	f8ca 4000 	str.w	r4, [sl]
 800ba52:	f8da 3000 	ldr.w	r3, [sl]
 800ba56:	4499      	add	r9, r3
 800ba58:	e7d3      	b.n	800ba02 <__cvt+0x6a>
 800ba5a:	1c59      	adds	r1, r3, #1
 800ba5c:	9103      	str	r1, [sp, #12]
 800ba5e:	701a      	strb	r2, [r3, #0]
 800ba60:	e7d9      	b.n	800ba16 <__cvt+0x7e>

0800ba62 <__exponent>:
 800ba62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba64:	2900      	cmp	r1, #0
 800ba66:	bfba      	itte	lt
 800ba68:	4249      	neglt	r1, r1
 800ba6a:	232d      	movlt	r3, #45	@ 0x2d
 800ba6c:	232b      	movge	r3, #43	@ 0x2b
 800ba6e:	2909      	cmp	r1, #9
 800ba70:	7002      	strb	r2, [r0, #0]
 800ba72:	7043      	strb	r3, [r0, #1]
 800ba74:	dd29      	ble.n	800baca <__exponent+0x68>
 800ba76:	f10d 0307 	add.w	r3, sp, #7
 800ba7a:	461d      	mov	r5, r3
 800ba7c:	270a      	movs	r7, #10
 800ba7e:	461a      	mov	r2, r3
 800ba80:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba84:	fb07 1416 	mls	r4, r7, r6, r1
 800ba88:	3430      	adds	r4, #48	@ 0x30
 800ba8a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ba8e:	460c      	mov	r4, r1
 800ba90:	2c63      	cmp	r4, #99	@ 0x63
 800ba92:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba96:	4631      	mov	r1, r6
 800ba98:	dcf1      	bgt.n	800ba7e <__exponent+0x1c>
 800ba9a:	3130      	adds	r1, #48	@ 0x30
 800ba9c:	1e94      	subs	r4, r2, #2
 800ba9e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800baa2:	1c41      	adds	r1, r0, #1
 800baa4:	4623      	mov	r3, r4
 800baa6:	42ab      	cmp	r3, r5
 800baa8:	d30a      	bcc.n	800bac0 <__exponent+0x5e>
 800baaa:	f10d 0309 	add.w	r3, sp, #9
 800baae:	1a9b      	subs	r3, r3, r2
 800bab0:	42ac      	cmp	r4, r5
 800bab2:	bf88      	it	hi
 800bab4:	2300      	movhi	r3, #0
 800bab6:	3302      	adds	r3, #2
 800bab8:	4403      	add	r3, r0
 800baba:	1a18      	subs	r0, r3, r0
 800babc:	b003      	add	sp, #12
 800babe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bac0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bac4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bac8:	e7ed      	b.n	800baa6 <__exponent+0x44>
 800baca:	2330      	movs	r3, #48	@ 0x30
 800bacc:	3130      	adds	r1, #48	@ 0x30
 800bace:	7083      	strb	r3, [r0, #2]
 800bad0:	70c1      	strb	r1, [r0, #3]
 800bad2:	1d03      	adds	r3, r0, #4
 800bad4:	e7f1      	b.n	800baba <__exponent+0x58>
	...

0800bad8 <_printf_float>:
 800bad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800badc:	b08d      	sub	sp, #52	@ 0x34
 800bade:	460c      	mov	r4, r1
 800bae0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bae4:	4616      	mov	r6, r2
 800bae6:	461f      	mov	r7, r3
 800bae8:	4605      	mov	r5, r0
 800baea:	f000 fceb 	bl	800c4c4 <_localeconv_r>
 800baee:	6803      	ldr	r3, [r0, #0]
 800baf0:	9304      	str	r3, [sp, #16]
 800baf2:	4618      	mov	r0, r3
 800baf4:	f7f4 fc3c 	bl	8000370 <strlen>
 800baf8:	2300      	movs	r3, #0
 800bafa:	930a      	str	r3, [sp, #40]	@ 0x28
 800bafc:	f8d8 3000 	ldr.w	r3, [r8]
 800bb00:	9005      	str	r0, [sp, #20]
 800bb02:	3307      	adds	r3, #7
 800bb04:	f023 0307 	bic.w	r3, r3, #7
 800bb08:	f103 0208 	add.w	r2, r3, #8
 800bb0c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bb10:	f8d4 b000 	ldr.w	fp, [r4]
 800bb14:	f8c8 2000 	str.w	r2, [r8]
 800bb18:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb1c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bb20:	9307      	str	r3, [sp, #28]
 800bb22:	f8cd 8018 	str.w	r8, [sp, #24]
 800bb26:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bb2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb2e:	4b9c      	ldr	r3, [pc, #624]	@ (800bda0 <_printf_float+0x2c8>)
 800bb30:	f04f 32ff 	mov.w	r2, #4294967295
 800bb34:	f7f5 f87a 	bl	8000c2c <__aeabi_dcmpun>
 800bb38:	bb70      	cbnz	r0, 800bb98 <_printf_float+0xc0>
 800bb3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb3e:	4b98      	ldr	r3, [pc, #608]	@ (800bda0 <_printf_float+0x2c8>)
 800bb40:	f04f 32ff 	mov.w	r2, #4294967295
 800bb44:	f7f5 f854 	bl	8000bf0 <__aeabi_dcmple>
 800bb48:	bb30      	cbnz	r0, 800bb98 <_printf_float+0xc0>
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	4640      	mov	r0, r8
 800bb50:	4649      	mov	r1, r9
 800bb52:	f7f5 f843 	bl	8000bdc <__aeabi_dcmplt>
 800bb56:	b110      	cbz	r0, 800bb5e <_printf_float+0x86>
 800bb58:	232d      	movs	r3, #45	@ 0x2d
 800bb5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb5e:	4a91      	ldr	r2, [pc, #580]	@ (800bda4 <_printf_float+0x2cc>)
 800bb60:	4b91      	ldr	r3, [pc, #580]	@ (800bda8 <_printf_float+0x2d0>)
 800bb62:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb66:	bf94      	ite	ls
 800bb68:	4690      	movls	r8, r2
 800bb6a:	4698      	movhi	r8, r3
 800bb6c:	2303      	movs	r3, #3
 800bb6e:	6123      	str	r3, [r4, #16]
 800bb70:	f02b 0304 	bic.w	r3, fp, #4
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	f04f 0900 	mov.w	r9, #0
 800bb7a:	9700      	str	r7, [sp, #0]
 800bb7c:	4633      	mov	r3, r6
 800bb7e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bb80:	4621      	mov	r1, r4
 800bb82:	4628      	mov	r0, r5
 800bb84:	f000 f9d2 	bl	800bf2c <_printf_common>
 800bb88:	3001      	adds	r0, #1
 800bb8a:	f040 808d 	bne.w	800bca8 <_printf_float+0x1d0>
 800bb8e:	f04f 30ff 	mov.w	r0, #4294967295
 800bb92:	b00d      	add	sp, #52	@ 0x34
 800bb94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb98:	4642      	mov	r2, r8
 800bb9a:	464b      	mov	r3, r9
 800bb9c:	4640      	mov	r0, r8
 800bb9e:	4649      	mov	r1, r9
 800bba0:	f7f5 f844 	bl	8000c2c <__aeabi_dcmpun>
 800bba4:	b140      	cbz	r0, 800bbb8 <_printf_float+0xe0>
 800bba6:	464b      	mov	r3, r9
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	bfbc      	itt	lt
 800bbac:	232d      	movlt	r3, #45	@ 0x2d
 800bbae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bbb2:	4a7e      	ldr	r2, [pc, #504]	@ (800bdac <_printf_float+0x2d4>)
 800bbb4:	4b7e      	ldr	r3, [pc, #504]	@ (800bdb0 <_printf_float+0x2d8>)
 800bbb6:	e7d4      	b.n	800bb62 <_printf_float+0x8a>
 800bbb8:	6863      	ldr	r3, [r4, #4]
 800bbba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bbbe:	9206      	str	r2, [sp, #24]
 800bbc0:	1c5a      	adds	r2, r3, #1
 800bbc2:	d13b      	bne.n	800bc3c <_printf_float+0x164>
 800bbc4:	2306      	movs	r3, #6
 800bbc6:	6063      	str	r3, [r4, #4]
 800bbc8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bbcc:	2300      	movs	r3, #0
 800bbce:	6022      	str	r2, [r4, #0]
 800bbd0:	9303      	str	r3, [sp, #12]
 800bbd2:	ab0a      	add	r3, sp, #40	@ 0x28
 800bbd4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bbd8:	ab09      	add	r3, sp, #36	@ 0x24
 800bbda:	9300      	str	r3, [sp, #0]
 800bbdc:	6861      	ldr	r1, [r4, #4]
 800bbde:	ec49 8b10 	vmov	d0, r8, r9
 800bbe2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bbe6:	4628      	mov	r0, r5
 800bbe8:	f7ff fed6 	bl	800b998 <__cvt>
 800bbec:	9b06      	ldr	r3, [sp, #24]
 800bbee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bbf0:	2b47      	cmp	r3, #71	@ 0x47
 800bbf2:	4680      	mov	r8, r0
 800bbf4:	d129      	bne.n	800bc4a <_printf_float+0x172>
 800bbf6:	1cc8      	adds	r0, r1, #3
 800bbf8:	db02      	blt.n	800bc00 <_printf_float+0x128>
 800bbfa:	6863      	ldr	r3, [r4, #4]
 800bbfc:	4299      	cmp	r1, r3
 800bbfe:	dd41      	ble.n	800bc84 <_printf_float+0x1ac>
 800bc00:	f1aa 0a02 	sub.w	sl, sl, #2
 800bc04:	fa5f fa8a 	uxtb.w	sl, sl
 800bc08:	3901      	subs	r1, #1
 800bc0a:	4652      	mov	r2, sl
 800bc0c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bc10:	9109      	str	r1, [sp, #36]	@ 0x24
 800bc12:	f7ff ff26 	bl	800ba62 <__exponent>
 800bc16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc18:	1813      	adds	r3, r2, r0
 800bc1a:	2a01      	cmp	r2, #1
 800bc1c:	4681      	mov	r9, r0
 800bc1e:	6123      	str	r3, [r4, #16]
 800bc20:	dc02      	bgt.n	800bc28 <_printf_float+0x150>
 800bc22:	6822      	ldr	r2, [r4, #0]
 800bc24:	07d2      	lsls	r2, r2, #31
 800bc26:	d501      	bpl.n	800bc2c <_printf_float+0x154>
 800bc28:	3301      	adds	r3, #1
 800bc2a:	6123      	str	r3, [r4, #16]
 800bc2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d0a2      	beq.n	800bb7a <_printf_float+0xa2>
 800bc34:	232d      	movs	r3, #45	@ 0x2d
 800bc36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc3a:	e79e      	b.n	800bb7a <_printf_float+0xa2>
 800bc3c:	9a06      	ldr	r2, [sp, #24]
 800bc3e:	2a47      	cmp	r2, #71	@ 0x47
 800bc40:	d1c2      	bne.n	800bbc8 <_printf_float+0xf0>
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d1c0      	bne.n	800bbc8 <_printf_float+0xf0>
 800bc46:	2301      	movs	r3, #1
 800bc48:	e7bd      	b.n	800bbc6 <_printf_float+0xee>
 800bc4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc4e:	d9db      	bls.n	800bc08 <_printf_float+0x130>
 800bc50:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bc54:	d118      	bne.n	800bc88 <_printf_float+0x1b0>
 800bc56:	2900      	cmp	r1, #0
 800bc58:	6863      	ldr	r3, [r4, #4]
 800bc5a:	dd0b      	ble.n	800bc74 <_printf_float+0x19c>
 800bc5c:	6121      	str	r1, [r4, #16]
 800bc5e:	b913      	cbnz	r3, 800bc66 <_printf_float+0x18e>
 800bc60:	6822      	ldr	r2, [r4, #0]
 800bc62:	07d0      	lsls	r0, r2, #31
 800bc64:	d502      	bpl.n	800bc6c <_printf_float+0x194>
 800bc66:	3301      	adds	r3, #1
 800bc68:	440b      	add	r3, r1
 800bc6a:	6123      	str	r3, [r4, #16]
 800bc6c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc6e:	f04f 0900 	mov.w	r9, #0
 800bc72:	e7db      	b.n	800bc2c <_printf_float+0x154>
 800bc74:	b913      	cbnz	r3, 800bc7c <_printf_float+0x1a4>
 800bc76:	6822      	ldr	r2, [r4, #0]
 800bc78:	07d2      	lsls	r2, r2, #31
 800bc7a:	d501      	bpl.n	800bc80 <_printf_float+0x1a8>
 800bc7c:	3302      	adds	r3, #2
 800bc7e:	e7f4      	b.n	800bc6a <_printf_float+0x192>
 800bc80:	2301      	movs	r3, #1
 800bc82:	e7f2      	b.n	800bc6a <_printf_float+0x192>
 800bc84:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bc88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc8a:	4299      	cmp	r1, r3
 800bc8c:	db05      	blt.n	800bc9a <_printf_float+0x1c2>
 800bc8e:	6823      	ldr	r3, [r4, #0]
 800bc90:	6121      	str	r1, [r4, #16]
 800bc92:	07d8      	lsls	r0, r3, #31
 800bc94:	d5ea      	bpl.n	800bc6c <_printf_float+0x194>
 800bc96:	1c4b      	adds	r3, r1, #1
 800bc98:	e7e7      	b.n	800bc6a <_printf_float+0x192>
 800bc9a:	2900      	cmp	r1, #0
 800bc9c:	bfd4      	ite	le
 800bc9e:	f1c1 0202 	rsble	r2, r1, #2
 800bca2:	2201      	movgt	r2, #1
 800bca4:	4413      	add	r3, r2
 800bca6:	e7e0      	b.n	800bc6a <_printf_float+0x192>
 800bca8:	6823      	ldr	r3, [r4, #0]
 800bcaa:	055a      	lsls	r2, r3, #21
 800bcac:	d407      	bmi.n	800bcbe <_printf_float+0x1e6>
 800bcae:	6923      	ldr	r3, [r4, #16]
 800bcb0:	4642      	mov	r2, r8
 800bcb2:	4631      	mov	r1, r6
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	47b8      	blx	r7
 800bcb8:	3001      	adds	r0, #1
 800bcba:	d12b      	bne.n	800bd14 <_printf_float+0x23c>
 800bcbc:	e767      	b.n	800bb8e <_printf_float+0xb6>
 800bcbe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bcc2:	f240 80dd 	bls.w	800be80 <_printf_float+0x3a8>
 800bcc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bcca:	2200      	movs	r2, #0
 800bccc:	2300      	movs	r3, #0
 800bcce:	f7f4 ff7b 	bl	8000bc8 <__aeabi_dcmpeq>
 800bcd2:	2800      	cmp	r0, #0
 800bcd4:	d033      	beq.n	800bd3e <_printf_float+0x266>
 800bcd6:	4a37      	ldr	r2, [pc, #220]	@ (800bdb4 <_printf_float+0x2dc>)
 800bcd8:	2301      	movs	r3, #1
 800bcda:	4631      	mov	r1, r6
 800bcdc:	4628      	mov	r0, r5
 800bcde:	47b8      	blx	r7
 800bce0:	3001      	adds	r0, #1
 800bce2:	f43f af54 	beq.w	800bb8e <_printf_float+0xb6>
 800bce6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bcea:	4543      	cmp	r3, r8
 800bcec:	db02      	blt.n	800bcf4 <_printf_float+0x21c>
 800bcee:	6823      	ldr	r3, [r4, #0]
 800bcf0:	07d8      	lsls	r0, r3, #31
 800bcf2:	d50f      	bpl.n	800bd14 <_printf_float+0x23c>
 800bcf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcf8:	4631      	mov	r1, r6
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	47b8      	blx	r7
 800bcfe:	3001      	adds	r0, #1
 800bd00:	f43f af45 	beq.w	800bb8e <_printf_float+0xb6>
 800bd04:	f04f 0900 	mov.w	r9, #0
 800bd08:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd0c:	f104 0a1a 	add.w	sl, r4, #26
 800bd10:	45c8      	cmp	r8, r9
 800bd12:	dc09      	bgt.n	800bd28 <_printf_float+0x250>
 800bd14:	6823      	ldr	r3, [r4, #0]
 800bd16:	079b      	lsls	r3, r3, #30
 800bd18:	f100 8103 	bmi.w	800bf22 <_printf_float+0x44a>
 800bd1c:	68e0      	ldr	r0, [r4, #12]
 800bd1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd20:	4298      	cmp	r0, r3
 800bd22:	bfb8      	it	lt
 800bd24:	4618      	movlt	r0, r3
 800bd26:	e734      	b.n	800bb92 <_printf_float+0xba>
 800bd28:	2301      	movs	r3, #1
 800bd2a:	4652      	mov	r2, sl
 800bd2c:	4631      	mov	r1, r6
 800bd2e:	4628      	mov	r0, r5
 800bd30:	47b8      	blx	r7
 800bd32:	3001      	adds	r0, #1
 800bd34:	f43f af2b 	beq.w	800bb8e <_printf_float+0xb6>
 800bd38:	f109 0901 	add.w	r9, r9, #1
 800bd3c:	e7e8      	b.n	800bd10 <_printf_float+0x238>
 800bd3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	dc39      	bgt.n	800bdb8 <_printf_float+0x2e0>
 800bd44:	4a1b      	ldr	r2, [pc, #108]	@ (800bdb4 <_printf_float+0x2dc>)
 800bd46:	2301      	movs	r3, #1
 800bd48:	4631      	mov	r1, r6
 800bd4a:	4628      	mov	r0, r5
 800bd4c:	47b8      	blx	r7
 800bd4e:	3001      	adds	r0, #1
 800bd50:	f43f af1d 	beq.w	800bb8e <_printf_float+0xb6>
 800bd54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bd58:	ea59 0303 	orrs.w	r3, r9, r3
 800bd5c:	d102      	bne.n	800bd64 <_printf_float+0x28c>
 800bd5e:	6823      	ldr	r3, [r4, #0]
 800bd60:	07d9      	lsls	r1, r3, #31
 800bd62:	d5d7      	bpl.n	800bd14 <_printf_float+0x23c>
 800bd64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd68:	4631      	mov	r1, r6
 800bd6a:	4628      	mov	r0, r5
 800bd6c:	47b8      	blx	r7
 800bd6e:	3001      	adds	r0, #1
 800bd70:	f43f af0d 	beq.w	800bb8e <_printf_float+0xb6>
 800bd74:	f04f 0a00 	mov.w	sl, #0
 800bd78:	f104 0b1a 	add.w	fp, r4, #26
 800bd7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd7e:	425b      	negs	r3, r3
 800bd80:	4553      	cmp	r3, sl
 800bd82:	dc01      	bgt.n	800bd88 <_printf_float+0x2b0>
 800bd84:	464b      	mov	r3, r9
 800bd86:	e793      	b.n	800bcb0 <_printf_float+0x1d8>
 800bd88:	2301      	movs	r3, #1
 800bd8a:	465a      	mov	r2, fp
 800bd8c:	4631      	mov	r1, r6
 800bd8e:	4628      	mov	r0, r5
 800bd90:	47b8      	blx	r7
 800bd92:	3001      	adds	r0, #1
 800bd94:	f43f aefb 	beq.w	800bb8e <_printf_float+0xb6>
 800bd98:	f10a 0a01 	add.w	sl, sl, #1
 800bd9c:	e7ee      	b.n	800bd7c <_printf_float+0x2a4>
 800bd9e:	bf00      	nop
 800bda0:	7fefffff 	.word	0x7fefffff
 800bda4:	08022564 	.word	0x08022564
 800bda8:	08022568 	.word	0x08022568
 800bdac:	0802256c 	.word	0x0802256c
 800bdb0:	08022570 	.word	0x08022570
 800bdb4:	08022574 	.word	0x08022574
 800bdb8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bdbe:	4553      	cmp	r3, sl
 800bdc0:	bfa8      	it	ge
 800bdc2:	4653      	movge	r3, sl
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	4699      	mov	r9, r3
 800bdc8:	dc36      	bgt.n	800be38 <_printf_float+0x360>
 800bdca:	f04f 0b00 	mov.w	fp, #0
 800bdce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdd2:	f104 021a 	add.w	r2, r4, #26
 800bdd6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdd8:	9306      	str	r3, [sp, #24]
 800bdda:	eba3 0309 	sub.w	r3, r3, r9
 800bdde:	455b      	cmp	r3, fp
 800bde0:	dc31      	bgt.n	800be46 <_printf_float+0x36e>
 800bde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bde4:	459a      	cmp	sl, r3
 800bde6:	dc3a      	bgt.n	800be5e <_printf_float+0x386>
 800bde8:	6823      	ldr	r3, [r4, #0]
 800bdea:	07da      	lsls	r2, r3, #31
 800bdec:	d437      	bmi.n	800be5e <_printf_float+0x386>
 800bdee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdf0:	ebaa 0903 	sub.w	r9, sl, r3
 800bdf4:	9b06      	ldr	r3, [sp, #24]
 800bdf6:	ebaa 0303 	sub.w	r3, sl, r3
 800bdfa:	4599      	cmp	r9, r3
 800bdfc:	bfa8      	it	ge
 800bdfe:	4699      	movge	r9, r3
 800be00:	f1b9 0f00 	cmp.w	r9, #0
 800be04:	dc33      	bgt.n	800be6e <_printf_float+0x396>
 800be06:	f04f 0800 	mov.w	r8, #0
 800be0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be0e:	f104 0b1a 	add.w	fp, r4, #26
 800be12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be14:	ebaa 0303 	sub.w	r3, sl, r3
 800be18:	eba3 0309 	sub.w	r3, r3, r9
 800be1c:	4543      	cmp	r3, r8
 800be1e:	f77f af79 	ble.w	800bd14 <_printf_float+0x23c>
 800be22:	2301      	movs	r3, #1
 800be24:	465a      	mov	r2, fp
 800be26:	4631      	mov	r1, r6
 800be28:	4628      	mov	r0, r5
 800be2a:	47b8      	blx	r7
 800be2c:	3001      	adds	r0, #1
 800be2e:	f43f aeae 	beq.w	800bb8e <_printf_float+0xb6>
 800be32:	f108 0801 	add.w	r8, r8, #1
 800be36:	e7ec      	b.n	800be12 <_printf_float+0x33a>
 800be38:	4642      	mov	r2, r8
 800be3a:	4631      	mov	r1, r6
 800be3c:	4628      	mov	r0, r5
 800be3e:	47b8      	blx	r7
 800be40:	3001      	adds	r0, #1
 800be42:	d1c2      	bne.n	800bdca <_printf_float+0x2f2>
 800be44:	e6a3      	b.n	800bb8e <_printf_float+0xb6>
 800be46:	2301      	movs	r3, #1
 800be48:	4631      	mov	r1, r6
 800be4a:	4628      	mov	r0, r5
 800be4c:	9206      	str	r2, [sp, #24]
 800be4e:	47b8      	blx	r7
 800be50:	3001      	adds	r0, #1
 800be52:	f43f ae9c 	beq.w	800bb8e <_printf_float+0xb6>
 800be56:	9a06      	ldr	r2, [sp, #24]
 800be58:	f10b 0b01 	add.w	fp, fp, #1
 800be5c:	e7bb      	b.n	800bdd6 <_printf_float+0x2fe>
 800be5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be62:	4631      	mov	r1, r6
 800be64:	4628      	mov	r0, r5
 800be66:	47b8      	blx	r7
 800be68:	3001      	adds	r0, #1
 800be6a:	d1c0      	bne.n	800bdee <_printf_float+0x316>
 800be6c:	e68f      	b.n	800bb8e <_printf_float+0xb6>
 800be6e:	9a06      	ldr	r2, [sp, #24]
 800be70:	464b      	mov	r3, r9
 800be72:	4442      	add	r2, r8
 800be74:	4631      	mov	r1, r6
 800be76:	4628      	mov	r0, r5
 800be78:	47b8      	blx	r7
 800be7a:	3001      	adds	r0, #1
 800be7c:	d1c3      	bne.n	800be06 <_printf_float+0x32e>
 800be7e:	e686      	b.n	800bb8e <_printf_float+0xb6>
 800be80:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be84:	f1ba 0f01 	cmp.w	sl, #1
 800be88:	dc01      	bgt.n	800be8e <_printf_float+0x3b6>
 800be8a:	07db      	lsls	r3, r3, #31
 800be8c:	d536      	bpl.n	800befc <_printf_float+0x424>
 800be8e:	2301      	movs	r3, #1
 800be90:	4642      	mov	r2, r8
 800be92:	4631      	mov	r1, r6
 800be94:	4628      	mov	r0, r5
 800be96:	47b8      	blx	r7
 800be98:	3001      	adds	r0, #1
 800be9a:	f43f ae78 	beq.w	800bb8e <_printf_float+0xb6>
 800be9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bea2:	4631      	mov	r1, r6
 800bea4:	4628      	mov	r0, r5
 800bea6:	47b8      	blx	r7
 800bea8:	3001      	adds	r0, #1
 800beaa:	f43f ae70 	beq.w	800bb8e <_printf_float+0xb6>
 800beae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800beb2:	2200      	movs	r2, #0
 800beb4:	2300      	movs	r3, #0
 800beb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800beba:	f7f4 fe85 	bl	8000bc8 <__aeabi_dcmpeq>
 800bebe:	b9c0      	cbnz	r0, 800bef2 <_printf_float+0x41a>
 800bec0:	4653      	mov	r3, sl
 800bec2:	f108 0201 	add.w	r2, r8, #1
 800bec6:	4631      	mov	r1, r6
 800bec8:	4628      	mov	r0, r5
 800beca:	47b8      	blx	r7
 800becc:	3001      	adds	r0, #1
 800bece:	d10c      	bne.n	800beea <_printf_float+0x412>
 800bed0:	e65d      	b.n	800bb8e <_printf_float+0xb6>
 800bed2:	2301      	movs	r3, #1
 800bed4:	465a      	mov	r2, fp
 800bed6:	4631      	mov	r1, r6
 800bed8:	4628      	mov	r0, r5
 800beda:	47b8      	blx	r7
 800bedc:	3001      	adds	r0, #1
 800bede:	f43f ae56 	beq.w	800bb8e <_printf_float+0xb6>
 800bee2:	f108 0801 	add.w	r8, r8, #1
 800bee6:	45d0      	cmp	r8, sl
 800bee8:	dbf3      	blt.n	800bed2 <_printf_float+0x3fa>
 800beea:	464b      	mov	r3, r9
 800beec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bef0:	e6df      	b.n	800bcb2 <_printf_float+0x1da>
 800bef2:	f04f 0800 	mov.w	r8, #0
 800bef6:	f104 0b1a 	add.w	fp, r4, #26
 800befa:	e7f4      	b.n	800bee6 <_printf_float+0x40e>
 800befc:	2301      	movs	r3, #1
 800befe:	4642      	mov	r2, r8
 800bf00:	e7e1      	b.n	800bec6 <_printf_float+0x3ee>
 800bf02:	2301      	movs	r3, #1
 800bf04:	464a      	mov	r2, r9
 800bf06:	4631      	mov	r1, r6
 800bf08:	4628      	mov	r0, r5
 800bf0a:	47b8      	blx	r7
 800bf0c:	3001      	adds	r0, #1
 800bf0e:	f43f ae3e 	beq.w	800bb8e <_printf_float+0xb6>
 800bf12:	f108 0801 	add.w	r8, r8, #1
 800bf16:	68e3      	ldr	r3, [r4, #12]
 800bf18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf1a:	1a5b      	subs	r3, r3, r1
 800bf1c:	4543      	cmp	r3, r8
 800bf1e:	dcf0      	bgt.n	800bf02 <_printf_float+0x42a>
 800bf20:	e6fc      	b.n	800bd1c <_printf_float+0x244>
 800bf22:	f04f 0800 	mov.w	r8, #0
 800bf26:	f104 0919 	add.w	r9, r4, #25
 800bf2a:	e7f4      	b.n	800bf16 <_printf_float+0x43e>

0800bf2c <_printf_common>:
 800bf2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf30:	4616      	mov	r6, r2
 800bf32:	4698      	mov	r8, r3
 800bf34:	688a      	ldr	r2, [r1, #8]
 800bf36:	690b      	ldr	r3, [r1, #16]
 800bf38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	bfb8      	it	lt
 800bf40:	4613      	movlt	r3, r2
 800bf42:	6033      	str	r3, [r6, #0]
 800bf44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf48:	4607      	mov	r7, r0
 800bf4a:	460c      	mov	r4, r1
 800bf4c:	b10a      	cbz	r2, 800bf52 <_printf_common+0x26>
 800bf4e:	3301      	adds	r3, #1
 800bf50:	6033      	str	r3, [r6, #0]
 800bf52:	6823      	ldr	r3, [r4, #0]
 800bf54:	0699      	lsls	r1, r3, #26
 800bf56:	bf42      	ittt	mi
 800bf58:	6833      	ldrmi	r3, [r6, #0]
 800bf5a:	3302      	addmi	r3, #2
 800bf5c:	6033      	strmi	r3, [r6, #0]
 800bf5e:	6825      	ldr	r5, [r4, #0]
 800bf60:	f015 0506 	ands.w	r5, r5, #6
 800bf64:	d106      	bne.n	800bf74 <_printf_common+0x48>
 800bf66:	f104 0a19 	add.w	sl, r4, #25
 800bf6a:	68e3      	ldr	r3, [r4, #12]
 800bf6c:	6832      	ldr	r2, [r6, #0]
 800bf6e:	1a9b      	subs	r3, r3, r2
 800bf70:	42ab      	cmp	r3, r5
 800bf72:	dc26      	bgt.n	800bfc2 <_printf_common+0x96>
 800bf74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf78:	6822      	ldr	r2, [r4, #0]
 800bf7a:	3b00      	subs	r3, #0
 800bf7c:	bf18      	it	ne
 800bf7e:	2301      	movne	r3, #1
 800bf80:	0692      	lsls	r2, r2, #26
 800bf82:	d42b      	bmi.n	800bfdc <_printf_common+0xb0>
 800bf84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf88:	4641      	mov	r1, r8
 800bf8a:	4638      	mov	r0, r7
 800bf8c:	47c8      	blx	r9
 800bf8e:	3001      	adds	r0, #1
 800bf90:	d01e      	beq.n	800bfd0 <_printf_common+0xa4>
 800bf92:	6823      	ldr	r3, [r4, #0]
 800bf94:	6922      	ldr	r2, [r4, #16]
 800bf96:	f003 0306 	and.w	r3, r3, #6
 800bf9a:	2b04      	cmp	r3, #4
 800bf9c:	bf02      	ittt	eq
 800bf9e:	68e5      	ldreq	r5, [r4, #12]
 800bfa0:	6833      	ldreq	r3, [r6, #0]
 800bfa2:	1aed      	subeq	r5, r5, r3
 800bfa4:	68a3      	ldr	r3, [r4, #8]
 800bfa6:	bf0c      	ite	eq
 800bfa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfac:	2500      	movne	r5, #0
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	bfc4      	itt	gt
 800bfb2:	1a9b      	subgt	r3, r3, r2
 800bfb4:	18ed      	addgt	r5, r5, r3
 800bfb6:	2600      	movs	r6, #0
 800bfb8:	341a      	adds	r4, #26
 800bfba:	42b5      	cmp	r5, r6
 800bfbc:	d11a      	bne.n	800bff4 <_printf_common+0xc8>
 800bfbe:	2000      	movs	r0, #0
 800bfc0:	e008      	b.n	800bfd4 <_printf_common+0xa8>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4652      	mov	r2, sl
 800bfc6:	4641      	mov	r1, r8
 800bfc8:	4638      	mov	r0, r7
 800bfca:	47c8      	blx	r9
 800bfcc:	3001      	adds	r0, #1
 800bfce:	d103      	bne.n	800bfd8 <_printf_common+0xac>
 800bfd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfd8:	3501      	adds	r5, #1
 800bfda:	e7c6      	b.n	800bf6a <_printf_common+0x3e>
 800bfdc:	18e1      	adds	r1, r4, r3
 800bfde:	1c5a      	adds	r2, r3, #1
 800bfe0:	2030      	movs	r0, #48	@ 0x30
 800bfe2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bfe6:	4422      	add	r2, r4
 800bfe8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bfec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bff0:	3302      	adds	r3, #2
 800bff2:	e7c7      	b.n	800bf84 <_printf_common+0x58>
 800bff4:	2301      	movs	r3, #1
 800bff6:	4622      	mov	r2, r4
 800bff8:	4641      	mov	r1, r8
 800bffa:	4638      	mov	r0, r7
 800bffc:	47c8      	blx	r9
 800bffe:	3001      	adds	r0, #1
 800c000:	d0e6      	beq.n	800bfd0 <_printf_common+0xa4>
 800c002:	3601      	adds	r6, #1
 800c004:	e7d9      	b.n	800bfba <_printf_common+0x8e>
	...

0800c008 <_printf_i>:
 800c008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c00c:	7e0f      	ldrb	r7, [r1, #24]
 800c00e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c010:	2f78      	cmp	r7, #120	@ 0x78
 800c012:	4691      	mov	r9, r2
 800c014:	4680      	mov	r8, r0
 800c016:	460c      	mov	r4, r1
 800c018:	469a      	mov	sl, r3
 800c01a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c01e:	d807      	bhi.n	800c030 <_printf_i+0x28>
 800c020:	2f62      	cmp	r7, #98	@ 0x62
 800c022:	d80a      	bhi.n	800c03a <_printf_i+0x32>
 800c024:	2f00      	cmp	r7, #0
 800c026:	f000 80d2 	beq.w	800c1ce <_printf_i+0x1c6>
 800c02a:	2f58      	cmp	r7, #88	@ 0x58
 800c02c:	f000 80b9 	beq.w	800c1a2 <_printf_i+0x19a>
 800c030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c034:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c038:	e03a      	b.n	800c0b0 <_printf_i+0xa8>
 800c03a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c03e:	2b15      	cmp	r3, #21
 800c040:	d8f6      	bhi.n	800c030 <_printf_i+0x28>
 800c042:	a101      	add	r1, pc, #4	@ (adr r1, 800c048 <_printf_i+0x40>)
 800c044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c048:	0800c0a1 	.word	0x0800c0a1
 800c04c:	0800c0b5 	.word	0x0800c0b5
 800c050:	0800c031 	.word	0x0800c031
 800c054:	0800c031 	.word	0x0800c031
 800c058:	0800c031 	.word	0x0800c031
 800c05c:	0800c031 	.word	0x0800c031
 800c060:	0800c0b5 	.word	0x0800c0b5
 800c064:	0800c031 	.word	0x0800c031
 800c068:	0800c031 	.word	0x0800c031
 800c06c:	0800c031 	.word	0x0800c031
 800c070:	0800c031 	.word	0x0800c031
 800c074:	0800c1b5 	.word	0x0800c1b5
 800c078:	0800c0df 	.word	0x0800c0df
 800c07c:	0800c16f 	.word	0x0800c16f
 800c080:	0800c031 	.word	0x0800c031
 800c084:	0800c031 	.word	0x0800c031
 800c088:	0800c1d7 	.word	0x0800c1d7
 800c08c:	0800c031 	.word	0x0800c031
 800c090:	0800c0df 	.word	0x0800c0df
 800c094:	0800c031 	.word	0x0800c031
 800c098:	0800c031 	.word	0x0800c031
 800c09c:	0800c177 	.word	0x0800c177
 800c0a0:	6833      	ldr	r3, [r6, #0]
 800c0a2:	1d1a      	adds	r2, r3, #4
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	6032      	str	r2, [r6, #0]
 800c0a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	e09d      	b.n	800c1f0 <_printf_i+0x1e8>
 800c0b4:	6833      	ldr	r3, [r6, #0]
 800c0b6:	6820      	ldr	r0, [r4, #0]
 800c0b8:	1d19      	adds	r1, r3, #4
 800c0ba:	6031      	str	r1, [r6, #0]
 800c0bc:	0606      	lsls	r6, r0, #24
 800c0be:	d501      	bpl.n	800c0c4 <_printf_i+0xbc>
 800c0c0:	681d      	ldr	r5, [r3, #0]
 800c0c2:	e003      	b.n	800c0cc <_printf_i+0xc4>
 800c0c4:	0645      	lsls	r5, r0, #25
 800c0c6:	d5fb      	bpl.n	800c0c0 <_printf_i+0xb8>
 800c0c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c0cc:	2d00      	cmp	r5, #0
 800c0ce:	da03      	bge.n	800c0d8 <_printf_i+0xd0>
 800c0d0:	232d      	movs	r3, #45	@ 0x2d
 800c0d2:	426d      	negs	r5, r5
 800c0d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0d8:	4859      	ldr	r0, [pc, #356]	@ (800c240 <_printf_i+0x238>)
 800c0da:	230a      	movs	r3, #10
 800c0dc:	e011      	b.n	800c102 <_printf_i+0xfa>
 800c0de:	6821      	ldr	r1, [r4, #0]
 800c0e0:	6833      	ldr	r3, [r6, #0]
 800c0e2:	0608      	lsls	r0, r1, #24
 800c0e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c0e8:	d402      	bmi.n	800c0f0 <_printf_i+0xe8>
 800c0ea:	0649      	lsls	r1, r1, #25
 800c0ec:	bf48      	it	mi
 800c0ee:	b2ad      	uxthmi	r5, r5
 800c0f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c0f2:	4853      	ldr	r0, [pc, #332]	@ (800c240 <_printf_i+0x238>)
 800c0f4:	6033      	str	r3, [r6, #0]
 800c0f6:	bf14      	ite	ne
 800c0f8:	230a      	movne	r3, #10
 800c0fa:	2308      	moveq	r3, #8
 800c0fc:	2100      	movs	r1, #0
 800c0fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c102:	6866      	ldr	r6, [r4, #4]
 800c104:	60a6      	str	r6, [r4, #8]
 800c106:	2e00      	cmp	r6, #0
 800c108:	bfa2      	ittt	ge
 800c10a:	6821      	ldrge	r1, [r4, #0]
 800c10c:	f021 0104 	bicge.w	r1, r1, #4
 800c110:	6021      	strge	r1, [r4, #0]
 800c112:	b90d      	cbnz	r5, 800c118 <_printf_i+0x110>
 800c114:	2e00      	cmp	r6, #0
 800c116:	d04b      	beq.n	800c1b0 <_printf_i+0x1a8>
 800c118:	4616      	mov	r6, r2
 800c11a:	fbb5 f1f3 	udiv	r1, r5, r3
 800c11e:	fb03 5711 	mls	r7, r3, r1, r5
 800c122:	5dc7      	ldrb	r7, [r0, r7]
 800c124:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c128:	462f      	mov	r7, r5
 800c12a:	42bb      	cmp	r3, r7
 800c12c:	460d      	mov	r5, r1
 800c12e:	d9f4      	bls.n	800c11a <_printf_i+0x112>
 800c130:	2b08      	cmp	r3, #8
 800c132:	d10b      	bne.n	800c14c <_printf_i+0x144>
 800c134:	6823      	ldr	r3, [r4, #0]
 800c136:	07df      	lsls	r7, r3, #31
 800c138:	d508      	bpl.n	800c14c <_printf_i+0x144>
 800c13a:	6923      	ldr	r3, [r4, #16]
 800c13c:	6861      	ldr	r1, [r4, #4]
 800c13e:	4299      	cmp	r1, r3
 800c140:	bfde      	ittt	le
 800c142:	2330      	movle	r3, #48	@ 0x30
 800c144:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c148:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c14c:	1b92      	subs	r2, r2, r6
 800c14e:	6122      	str	r2, [r4, #16]
 800c150:	f8cd a000 	str.w	sl, [sp]
 800c154:	464b      	mov	r3, r9
 800c156:	aa03      	add	r2, sp, #12
 800c158:	4621      	mov	r1, r4
 800c15a:	4640      	mov	r0, r8
 800c15c:	f7ff fee6 	bl	800bf2c <_printf_common>
 800c160:	3001      	adds	r0, #1
 800c162:	d14a      	bne.n	800c1fa <_printf_i+0x1f2>
 800c164:	f04f 30ff 	mov.w	r0, #4294967295
 800c168:	b004      	add	sp, #16
 800c16a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c16e:	6823      	ldr	r3, [r4, #0]
 800c170:	f043 0320 	orr.w	r3, r3, #32
 800c174:	6023      	str	r3, [r4, #0]
 800c176:	4833      	ldr	r0, [pc, #204]	@ (800c244 <_printf_i+0x23c>)
 800c178:	2778      	movs	r7, #120	@ 0x78
 800c17a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c17e:	6823      	ldr	r3, [r4, #0]
 800c180:	6831      	ldr	r1, [r6, #0]
 800c182:	061f      	lsls	r7, r3, #24
 800c184:	f851 5b04 	ldr.w	r5, [r1], #4
 800c188:	d402      	bmi.n	800c190 <_printf_i+0x188>
 800c18a:	065f      	lsls	r7, r3, #25
 800c18c:	bf48      	it	mi
 800c18e:	b2ad      	uxthmi	r5, r5
 800c190:	6031      	str	r1, [r6, #0]
 800c192:	07d9      	lsls	r1, r3, #31
 800c194:	bf44      	itt	mi
 800c196:	f043 0320 	orrmi.w	r3, r3, #32
 800c19a:	6023      	strmi	r3, [r4, #0]
 800c19c:	b11d      	cbz	r5, 800c1a6 <_printf_i+0x19e>
 800c19e:	2310      	movs	r3, #16
 800c1a0:	e7ac      	b.n	800c0fc <_printf_i+0xf4>
 800c1a2:	4827      	ldr	r0, [pc, #156]	@ (800c240 <_printf_i+0x238>)
 800c1a4:	e7e9      	b.n	800c17a <_printf_i+0x172>
 800c1a6:	6823      	ldr	r3, [r4, #0]
 800c1a8:	f023 0320 	bic.w	r3, r3, #32
 800c1ac:	6023      	str	r3, [r4, #0]
 800c1ae:	e7f6      	b.n	800c19e <_printf_i+0x196>
 800c1b0:	4616      	mov	r6, r2
 800c1b2:	e7bd      	b.n	800c130 <_printf_i+0x128>
 800c1b4:	6833      	ldr	r3, [r6, #0]
 800c1b6:	6825      	ldr	r5, [r4, #0]
 800c1b8:	6961      	ldr	r1, [r4, #20]
 800c1ba:	1d18      	adds	r0, r3, #4
 800c1bc:	6030      	str	r0, [r6, #0]
 800c1be:	062e      	lsls	r6, r5, #24
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	d501      	bpl.n	800c1c8 <_printf_i+0x1c0>
 800c1c4:	6019      	str	r1, [r3, #0]
 800c1c6:	e002      	b.n	800c1ce <_printf_i+0x1c6>
 800c1c8:	0668      	lsls	r0, r5, #25
 800c1ca:	d5fb      	bpl.n	800c1c4 <_printf_i+0x1bc>
 800c1cc:	8019      	strh	r1, [r3, #0]
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	6123      	str	r3, [r4, #16]
 800c1d2:	4616      	mov	r6, r2
 800c1d4:	e7bc      	b.n	800c150 <_printf_i+0x148>
 800c1d6:	6833      	ldr	r3, [r6, #0]
 800c1d8:	1d1a      	adds	r2, r3, #4
 800c1da:	6032      	str	r2, [r6, #0]
 800c1dc:	681e      	ldr	r6, [r3, #0]
 800c1de:	6862      	ldr	r2, [r4, #4]
 800c1e0:	2100      	movs	r1, #0
 800c1e2:	4630      	mov	r0, r6
 800c1e4:	f7f4 f874 	bl	80002d0 <memchr>
 800c1e8:	b108      	cbz	r0, 800c1ee <_printf_i+0x1e6>
 800c1ea:	1b80      	subs	r0, r0, r6
 800c1ec:	6060      	str	r0, [r4, #4]
 800c1ee:	6863      	ldr	r3, [r4, #4]
 800c1f0:	6123      	str	r3, [r4, #16]
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1f8:	e7aa      	b.n	800c150 <_printf_i+0x148>
 800c1fa:	6923      	ldr	r3, [r4, #16]
 800c1fc:	4632      	mov	r2, r6
 800c1fe:	4649      	mov	r1, r9
 800c200:	4640      	mov	r0, r8
 800c202:	47d0      	blx	sl
 800c204:	3001      	adds	r0, #1
 800c206:	d0ad      	beq.n	800c164 <_printf_i+0x15c>
 800c208:	6823      	ldr	r3, [r4, #0]
 800c20a:	079b      	lsls	r3, r3, #30
 800c20c:	d413      	bmi.n	800c236 <_printf_i+0x22e>
 800c20e:	68e0      	ldr	r0, [r4, #12]
 800c210:	9b03      	ldr	r3, [sp, #12]
 800c212:	4298      	cmp	r0, r3
 800c214:	bfb8      	it	lt
 800c216:	4618      	movlt	r0, r3
 800c218:	e7a6      	b.n	800c168 <_printf_i+0x160>
 800c21a:	2301      	movs	r3, #1
 800c21c:	4632      	mov	r2, r6
 800c21e:	4649      	mov	r1, r9
 800c220:	4640      	mov	r0, r8
 800c222:	47d0      	blx	sl
 800c224:	3001      	adds	r0, #1
 800c226:	d09d      	beq.n	800c164 <_printf_i+0x15c>
 800c228:	3501      	adds	r5, #1
 800c22a:	68e3      	ldr	r3, [r4, #12]
 800c22c:	9903      	ldr	r1, [sp, #12]
 800c22e:	1a5b      	subs	r3, r3, r1
 800c230:	42ab      	cmp	r3, r5
 800c232:	dcf2      	bgt.n	800c21a <_printf_i+0x212>
 800c234:	e7eb      	b.n	800c20e <_printf_i+0x206>
 800c236:	2500      	movs	r5, #0
 800c238:	f104 0619 	add.w	r6, r4, #25
 800c23c:	e7f5      	b.n	800c22a <_printf_i+0x222>
 800c23e:	bf00      	nop
 800c240:	08022576 	.word	0x08022576
 800c244:	08022587 	.word	0x08022587

0800c248 <std>:
 800c248:	2300      	movs	r3, #0
 800c24a:	b510      	push	{r4, lr}
 800c24c:	4604      	mov	r4, r0
 800c24e:	e9c0 3300 	strd	r3, r3, [r0]
 800c252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c256:	6083      	str	r3, [r0, #8]
 800c258:	8181      	strh	r1, [r0, #12]
 800c25a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c25c:	81c2      	strh	r2, [r0, #14]
 800c25e:	6183      	str	r3, [r0, #24]
 800c260:	4619      	mov	r1, r3
 800c262:	2208      	movs	r2, #8
 800c264:	305c      	adds	r0, #92	@ 0x5c
 800c266:	f000 f924 	bl	800c4b2 <memset>
 800c26a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2a0 <std+0x58>)
 800c26c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c26e:	4b0d      	ldr	r3, [pc, #52]	@ (800c2a4 <std+0x5c>)
 800c270:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c272:	4b0d      	ldr	r3, [pc, #52]	@ (800c2a8 <std+0x60>)
 800c274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c276:	4b0d      	ldr	r3, [pc, #52]	@ (800c2ac <std+0x64>)
 800c278:	6323      	str	r3, [r4, #48]	@ 0x30
 800c27a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2b0 <std+0x68>)
 800c27c:	6224      	str	r4, [r4, #32]
 800c27e:	429c      	cmp	r4, r3
 800c280:	d006      	beq.n	800c290 <std+0x48>
 800c282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c286:	4294      	cmp	r4, r2
 800c288:	d002      	beq.n	800c290 <std+0x48>
 800c28a:	33d0      	adds	r3, #208	@ 0xd0
 800c28c:	429c      	cmp	r4, r3
 800c28e:	d105      	bne.n	800c29c <std+0x54>
 800c290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c298:	f000 b988 	b.w	800c5ac <__retarget_lock_init_recursive>
 800c29c:	bd10      	pop	{r4, pc}
 800c29e:	bf00      	nop
 800c2a0:	0800c40d 	.word	0x0800c40d
 800c2a4:	0800c42f 	.word	0x0800c42f
 800c2a8:	0800c467 	.word	0x0800c467
 800c2ac:	0800c48b 	.word	0x0800c48b
 800c2b0:	2001196c 	.word	0x2001196c

0800c2b4 <stdio_exit_handler>:
 800c2b4:	4a02      	ldr	r2, [pc, #8]	@ (800c2c0 <stdio_exit_handler+0xc>)
 800c2b6:	4903      	ldr	r1, [pc, #12]	@ (800c2c4 <stdio_exit_handler+0x10>)
 800c2b8:	4803      	ldr	r0, [pc, #12]	@ (800c2c8 <stdio_exit_handler+0x14>)
 800c2ba:	f000 b869 	b.w	800c390 <_fwalk_sglue>
 800c2be:	bf00      	nop
 800c2c0:	2000000c 	.word	0x2000000c
 800c2c4:	0800df0d 	.word	0x0800df0d
 800c2c8:	2000001c 	.word	0x2000001c

0800c2cc <cleanup_stdio>:
 800c2cc:	6841      	ldr	r1, [r0, #4]
 800c2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c300 <cleanup_stdio+0x34>)
 800c2d0:	4299      	cmp	r1, r3
 800c2d2:	b510      	push	{r4, lr}
 800c2d4:	4604      	mov	r4, r0
 800c2d6:	d001      	beq.n	800c2dc <cleanup_stdio+0x10>
 800c2d8:	f001 fe18 	bl	800df0c <_fflush_r>
 800c2dc:	68a1      	ldr	r1, [r4, #8]
 800c2de:	4b09      	ldr	r3, [pc, #36]	@ (800c304 <cleanup_stdio+0x38>)
 800c2e0:	4299      	cmp	r1, r3
 800c2e2:	d002      	beq.n	800c2ea <cleanup_stdio+0x1e>
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	f001 fe11 	bl	800df0c <_fflush_r>
 800c2ea:	68e1      	ldr	r1, [r4, #12]
 800c2ec:	4b06      	ldr	r3, [pc, #24]	@ (800c308 <cleanup_stdio+0x3c>)
 800c2ee:	4299      	cmp	r1, r3
 800c2f0:	d004      	beq.n	800c2fc <cleanup_stdio+0x30>
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2f8:	f001 be08 	b.w	800df0c <_fflush_r>
 800c2fc:	bd10      	pop	{r4, pc}
 800c2fe:	bf00      	nop
 800c300:	2001196c 	.word	0x2001196c
 800c304:	200119d4 	.word	0x200119d4
 800c308:	20011a3c 	.word	0x20011a3c

0800c30c <global_stdio_init.part.0>:
 800c30c:	b510      	push	{r4, lr}
 800c30e:	4b0b      	ldr	r3, [pc, #44]	@ (800c33c <global_stdio_init.part.0+0x30>)
 800c310:	4c0b      	ldr	r4, [pc, #44]	@ (800c340 <global_stdio_init.part.0+0x34>)
 800c312:	4a0c      	ldr	r2, [pc, #48]	@ (800c344 <global_stdio_init.part.0+0x38>)
 800c314:	601a      	str	r2, [r3, #0]
 800c316:	4620      	mov	r0, r4
 800c318:	2200      	movs	r2, #0
 800c31a:	2104      	movs	r1, #4
 800c31c:	f7ff ff94 	bl	800c248 <std>
 800c320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c324:	2201      	movs	r2, #1
 800c326:	2109      	movs	r1, #9
 800c328:	f7ff ff8e 	bl	800c248 <std>
 800c32c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c330:	2202      	movs	r2, #2
 800c332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c336:	2112      	movs	r1, #18
 800c338:	f7ff bf86 	b.w	800c248 <std>
 800c33c:	20011aa4 	.word	0x20011aa4
 800c340:	2001196c 	.word	0x2001196c
 800c344:	0800c2b5 	.word	0x0800c2b5

0800c348 <__sfp_lock_acquire>:
 800c348:	4801      	ldr	r0, [pc, #4]	@ (800c350 <__sfp_lock_acquire+0x8>)
 800c34a:	f000 b930 	b.w	800c5ae <__retarget_lock_acquire_recursive>
 800c34e:	bf00      	nop
 800c350:	20011aad 	.word	0x20011aad

0800c354 <__sfp_lock_release>:
 800c354:	4801      	ldr	r0, [pc, #4]	@ (800c35c <__sfp_lock_release+0x8>)
 800c356:	f000 b92b 	b.w	800c5b0 <__retarget_lock_release_recursive>
 800c35a:	bf00      	nop
 800c35c:	20011aad 	.word	0x20011aad

0800c360 <__sinit>:
 800c360:	b510      	push	{r4, lr}
 800c362:	4604      	mov	r4, r0
 800c364:	f7ff fff0 	bl	800c348 <__sfp_lock_acquire>
 800c368:	6a23      	ldr	r3, [r4, #32]
 800c36a:	b11b      	cbz	r3, 800c374 <__sinit+0x14>
 800c36c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c370:	f7ff bff0 	b.w	800c354 <__sfp_lock_release>
 800c374:	4b04      	ldr	r3, [pc, #16]	@ (800c388 <__sinit+0x28>)
 800c376:	6223      	str	r3, [r4, #32]
 800c378:	4b04      	ldr	r3, [pc, #16]	@ (800c38c <__sinit+0x2c>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d1f5      	bne.n	800c36c <__sinit+0xc>
 800c380:	f7ff ffc4 	bl	800c30c <global_stdio_init.part.0>
 800c384:	e7f2      	b.n	800c36c <__sinit+0xc>
 800c386:	bf00      	nop
 800c388:	0800c2cd 	.word	0x0800c2cd
 800c38c:	20011aa4 	.word	0x20011aa4

0800c390 <_fwalk_sglue>:
 800c390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c394:	4607      	mov	r7, r0
 800c396:	4688      	mov	r8, r1
 800c398:	4614      	mov	r4, r2
 800c39a:	2600      	movs	r6, #0
 800c39c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3a0:	f1b9 0901 	subs.w	r9, r9, #1
 800c3a4:	d505      	bpl.n	800c3b2 <_fwalk_sglue+0x22>
 800c3a6:	6824      	ldr	r4, [r4, #0]
 800c3a8:	2c00      	cmp	r4, #0
 800c3aa:	d1f7      	bne.n	800c39c <_fwalk_sglue+0xc>
 800c3ac:	4630      	mov	r0, r6
 800c3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3b2:	89ab      	ldrh	r3, [r5, #12]
 800c3b4:	2b01      	cmp	r3, #1
 800c3b6:	d907      	bls.n	800c3c8 <_fwalk_sglue+0x38>
 800c3b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3bc:	3301      	adds	r3, #1
 800c3be:	d003      	beq.n	800c3c8 <_fwalk_sglue+0x38>
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	4638      	mov	r0, r7
 800c3c4:	47c0      	blx	r8
 800c3c6:	4306      	orrs	r6, r0
 800c3c8:	3568      	adds	r5, #104	@ 0x68
 800c3ca:	e7e9      	b.n	800c3a0 <_fwalk_sglue+0x10>

0800c3cc <siprintf>:
 800c3cc:	b40e      	push	{r1, r2, r3}
 800c3ce:	b500      	push	{lr}
 800c3d0:	b09c      	sub	sp, #112	@ 0x70
 800c3d2:	ab1d      	add	r3, sp, #116	@ 0x74
 800c3d4:	9002      	str	r0, [sp, #8]
 800c3d6:	9006      	str	r0, [sp, #24]
 800c3d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c3dc:	4809      	ldr	r0, [pc, #36]	@ (800c404 <siprintf+0x38>)
 800c3de:	9107      	str	r1, [sp, #28]
 800c3e0:	9104      	str	r1, [sp, #16]
 800c3e2:	4909      	ldr	r1, [pc, #36]	@ (800c408 <siprintf+0x3c>)
 800c3e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3e8:	9105      	str	r1, [sp, #20]
 800c3ea:	6800      	ldr	r0, [r0, #0]
 800c3ec:	9301      	str	r3, [sp, #4]
 800c3ee:	a902      	add	r1, sp, #8
 800c3f0:	f001 fc0c 	bl	800dc0c <_svfiprintf_r>
 800c3f4:	9b02      	ldr	r3, [sp, #8]
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	701a      	strb	r2, [r3, #0]
 800c3fa:	b01c      	add	sp, #112	@ 0x70
 800c3fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c400:	b003      	add	sp, #12
 800c402:	4770      	bx	lr
 800c404:	20000018 	.word	0x20000018
 800c408:	ffff0208 	.word	0xffff0208

0800c40c <__sread>:
 800c40c:	b510      	push	{r4, lr}
 800c40e:	460c      	mov	r4, r1
 800c410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c414:	f000 f87c 	bl	800c510 <_read_r>
 800c418:	2800      	cmp	r0, #0
 800c41a:	bfab      	itete	ge
 800c41c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c41e:	89a3      	ldrhlt	r3, [r4, #12]
 800c420:	181b      	addge	r3, r3, r0
 800c422:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c426:	bfac      	ite	ge
 800c428:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c42a:	81a3      	strhlt	r3, [r4, #12]
 800c42c:	bd10      	pop	{r4, pc}

0800c42e <__swrite>:
 800c42e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c432:	461f      	mov	r7, r3
 800c434:	898b      	ldrh	r3, [r1, #12]
 800c436:	05db      	lsls	r3, r3, #23
 800c438:	4605      	mov	r5, r0
 800c43a:	460c      	mov	r4, r1
 800c43c:	4616      	mov	r6, r2
 800c43e:	d505      	bpl.n	800c44c <__swrite+0x1e>
 800c440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c444:	2302      	movs	r3, #2
 800c446:	2200      	movs	r2, #0
 800c448:	f000 f850 	bl	800c4ec <_lseek_r>
 800c44c:	89a3      	ldrh	r3, [r4, #12]
 800c44e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c452:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c456:	81a3      	strh	r3, [r4, #12]
 800c458:	4632      	mov	r2, r6
 800c45a:	463b      	mov	r3, r7
 800c45c:	4628      	mov	r0, r5
 800c45e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c462:	f000 b867 	b.w	800c534 <_write_r>

0800c466 <__sseek>:
 800c466:	b510      	push	{r4, lr}
 800c468:	460c      	mov	r4, r1
 800c46a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c46e:	f000 f83d 	bl	800c4ec <_lseek_r>
 800c472:	1c43      	adds	r3, r0, #1
 800c474:	89a3      	ldrh	r3, [r4, #12]
 800c476:	bf15      	itete	ne
 800c478:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c47a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c47e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c482:	81a3      	strheq	r3, [r4, #12]
 800c484:	bf18      	it	ne
 800c486:	81a3      	strhne	r3, [r4, #12]
 800c488:	bd10      	pop	{r4, pc}

0800c48a <__sclose>:
 800c48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c48e:	f000 b81d 	b.w	800c4cc <_close_r>

0800c492 <memcmp>:
 800c492:	b510      	push	{r4, lr}
 800c494:	3901      	subs	r1, #1
 800c496:	4402      	add	r2, r0
 800c498:	4290      	cmp	r0, r2
 800c49a:	d101      	bne.n	800c4a0 <memcmp+0xe>
 800c49c:	2000      	movs	r0, #0
 800c49e:	e005      	b.n	800c4ac <memcmp+0x1a>
 800c4a0:	7803      	ldrb	r3, [r0, #0]
 800c4a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c4a6:	42a3      	cmp	r3, r4
 800c4a8:	d001      	beq.n	800c4ae <memcmp+0x1c>
 800c4aa:	1b18      	subs	r0, r3, r4
 800c4ac:	bd10      	pop	{r4, pc}
 800c4ae:	3001      	adds	r0, #1
 800c4b0:	e7f2      	b.n	800c498 <memcmp+0x6>

0800c4b2 <memset>:
 800c4b2:	4402      	add	r2, r0
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d100      	bne.n	800c4bc <memset+0xa>
 800c4ba:	4770      	bx	lr
 800c4bc:	f803 1b01 	strb.w	r1, [r3], #1
 800c4c0:	e7f9      	b.n	800c4b6 <memset+0x4>
	...

0800c4c4 <_localeconv_r>:
 800c4c4:	4800      	ldr	r0, [pc, #0]	@ (800c4c8 <_localeconv_r+0x4>)
 800c4c6:	4770      	bx	lr
 800c4c8:	20000158 	.word	0x20000158

0800c4cc <_close_r>:
 800c4cc:	b538      	push	{r3, r4, r5, lr}
 800c4ce:	4d06      	ldr	r5, [pc, #24]	@ (800c4e8 <_close_r+0x1c>)
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	4608      	mov	r0, r1
 800c4d6:	602b      	str	r3, [r5, #0]
 800c4d8:	f7f6 fe66 	bl	80031a8 <_close>
 800c4dc:	1c43      	adds	r3, r0, #1
 800c4de:	d102      	bne.n	800c4e6 <_close_r+0x1a>
 800c4e0:	682b      	ldr	r3, [r5, #0]
 800c4e2:	b103      	cbz	r3, 800c4e6 <_close_r+0x1a>
 800c4e4:	6023      	str	r3, [r4, #0]
 800c4e6:	bd38      	pop	{r3, r4, r5, pc}
 800c4e8:	20011aa8 	.word	0x20011aa8

0800c4ec <_lseek_r>:
 800c4ec:	b538      	push	{r3, r4, r5, lr}
 800c4ee:	4d07      	ldr	r5, [pc, #28]	@ (800c50c <_lseek_r+0x20>)
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	4608      	mov	r0, r1
 800c4f4:	4611      	mov	r1, r2
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	602a      	str	r2, [r5, #0]
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	f7f6 fe7b 	bl	80031f6 <_lseek>
 800c500:	1c43      	adds	r3, r0, #1
 800c502:	d102      	bne.n	800c50a <_lseek_r+0x1e>
 800c504:	682b      	ldr	r3, [r5, #0]
 800c506:	b103      	cbz	r3, 800c50a <_lseek_r+0x1e>
 800c508:	6023      	str	r3, [r4, #0]
 800c50a:	bd38      	pop	{r3, r4, r5, pc}
 800c50c:	20011aa8 	.word	0x20011aa8

0800c510 <_read_r>:
 800c510:	b538      	push	{r3, r4, r5, lr}
 800c512:	4d07      	ldr	r5, [pc, #28]	@ (800c530 <_read_r+0x20>)
 800c514:	4604      	mov	r4, r0
 800c516:	4608      	mov	r0, r1
 800c518:	4611      	mov	r1, r2
 800c51a:	2200      	movs	r2, #0
 800c51c:	602a      	str	r2, [r5, #0]
 800c51e:	461a      	mov	r2, r3
 800c520:	f7f6 fe09 	bl	8003136 <_read>
 800c524:	1c43      	adds	r3, r0, #1
 800c526:	d102      	bne.n	800c52e <_read_r+0x1e>
 800c528:	682b      	ldr	r3, [r5, #0]
 800c52a:	b103      	cbz	r3, 800c52e <_read_r+0x1e>
 800c52c:	6023      	str	r3, [r4, #0]
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	20011aa8 	.word	0x20011aa8

0800c534 <_write_r>:
 800c534:	b538      	push	{r3, r4, r5, lr}
 800c536:	4d07      	ldr	r5, [pc, #28]	@ (800c554 <_write_r+0x20>)
 800c538:	4604      	mov	r4, r0
 800c53a:	4608      	mov	r0, r1
 800c53c:	4611      	mov	r1, r2
 800c53e:	2200      	movs	r2, #0
 800c540:	602a      	str	r2, [r5, #0]
 800c542:	461a      	mov	r2, r3
 800c544:	f7f6 fe14 	bl	8003170 <_write>
 800c548:	1c43      	adds	r3, r0, #1
 800c54a:	d102      	bne.n	800c552 <_write_r+0x1e>
 800c54c:	682b      	ldr	r3, [r5, #0]
 800c54e:	b103      	cbz	r3, 800c552 <_write_r+0x1e>
 800c550:	6023      	str	r3, [r4, #0]
 800c552:	bd38      	pop	{r3, r4, r5, pc}
 800c554:	20011aa8 	.word	0x20011aa8

0800c558 <__errno>:
 800c558:	4b01      	ldr	r3, [pc, #4]	@ (800c560 <__errno+0x8>)
 800c55a:	6818      	ldr	r0, [r3, #0]
 800c55c:	4770      	bx	lr
 800c55e:	bf00      	nop
 800c560:	20000018 	.word	0x20000018

0800c564 <__libc_init_array>:
 800c564:	b570      	push	{r4, r5, r6, lr}
 800c566:	4d0d      	ldr	r5, [pc, #52]	@ (800c59c <__libc_init_array+0x38>)
 800c568:	4c0d      	ldr	r4, [pc, #52]	@ (800c5a0 <__libc_init_array+0x3c>)
 800c56a:	1b64      	subs	r4, r4, r5
 800c56c:	10a4      	asrs	r4, r4, #2
 800c56e:	2600      	movs	r6, #0
 800c570:	42a6      	cmp	r6, r4
 800c572:	d109      	bne.n	800c588 <__libc_init_array+0x24>
 800c574:	4d0b      	ldr	r5, [pc, #44]	@ (800c5a4 <__libc_init_array+0x40>)
 800c576:	4c0c      	ldr	r4, [pc, #48]	@ (800c5a8 <__libc_init_array+0x44>)
 800c578:	f002 fc56 	bl	800ee28 <_init>
 800c57c:	1b64      	subs	r4, r4, r5
 800c57e:	10a4      	asrs	r4, r4, #2
 800c580:	2600      	movs	r6, #0
 800c582:	42a6      	cmp	r6, r4
 800c584:	d105      	bne.n	800c592 <__libc_init_array+0x2e>
 800c586:	bd70      	pop	{r4, r5, r6, pc}
 800c588:	f855 3b04 	ldr.w	r3, [r5], #4
 800c58c:	4798      	blx	r3
 800c58e:	3601      	adds	r6, #1
 800c590:	e7ee      	b.n	800c570 <__libc_init_array+0xc>
 800c592:	f855 3b04 	ldr.w	r3, [r5], #4
 800c596:	4798      	blx	r3
 800c598:	3601      	adds	r6, #1
 800c59a:	e7f2      	b.n	800c582 <__libc_init_array+0x1e>
 800c59c:	08022920 	.word	0x08022920
 800c5a0:	08022920 	.word	0x08022920
 800c5a4:	08022920 	.word	0x08022920
 800c5a8:	08022924 	.word	0x08022924

0800c5ac <__retarget_lock_init_recursive>:
 800c5ac:	4770      	bx	lr

0800c5ae <__retarget_lock_acquire_recursive>:
 800c5ae:	4770      	bx	lr

0800c5b0 <__retarget_lock_release_recursive>:
 800c5b0:	4770      	bx	lr

0800c5b2 <quorem>:
 800c5b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b6:	6903      	ldr	r3, [r0, #16]
 800c5b8:	690c      	ldr	r4, [r1, #16]
 800c5ba:	42a3      	cmp	r3, r4
 800c5bc:	4607      	mov	r7, r0
 800c5be:	db7e      	blt.n	800c6be <quorem+0x10c>
 800c5c0:	3c01      	subs	r4, #1
 800c5c2:	f101 0814 	add.w	r8, r1, #20
 800c5c6:	00a3      	lsls	r3, r4, #2
 800c5c8:	f100 0514 	add.w	r5, r0, #20
 800c5cc:	9300      	str	r3, [sp, #0]
 800c5ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5d2:	9301      	str	r3, [sp, #4]
 800c5d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c5d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5dc:	3301      	adds	r3, #1
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c5e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c5e8:	d32e      	bcc.n	800c648 <quorem+0x96>
 800c5ea:	f04f 0a00 	mov.w	sl, #0
 800c5ee:	46c4      	mov	ip, r8
 800c5f0:	46ae      	mov	lr, r5
 800c5f2:	46d3      	mov	fp, sl
 800c5f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c5f8:	b298      	uxth	r0, r3
 800c5fa:	fb06 a000 	mla	r0, r6, r0, sl
 800c5fe:	0c02      	lsrs	r2, r0, #16
 800c600:	0c1b      	lsrs	r3, r3, #16
 800c602:	fb06 2303 	mla	r3, r6, r3, r2
 800c606:	f8de 2000 	ldr.w	r2, [lr]
 800c60a:	b280      	uxth	r0, r0
 800c60c:	b292      	uxth	r2, r2
 800c60e:	1a12      	subs	r2, r2, r0
 800c610:	445a      	add	r2, fp
 800c612:	f8de 0000 	ldr.w	r0, [lr]
 800c616:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c620:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c624:	b292      	uxth	r2, r2
 800c626:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c62a:	45e1      	cmp	r9, ip
 800c62c:	f84e 2b04 	str.w	r2, [lr], #4
 800c630:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c634:	d2de      	bcs.n	800c5f4 <quorem+0x42>
 800c636:	9b00      	ldr	r3, [sp, #0]
 800c638:	58eb      	ldr	r3, [r5, r3]
 800c63a:	b92b      	cbnz	r3, 800c648 <quorem+0x96>
 800c63c:	9b01      	ldr	r3, [sp, #4]
 800c63e:	3b04      	subs	r3, #4
 800c640:	429d      	cmp	r5, r3
 800c642:	461a      	mov	r2, r3
 800c644:	d32f      	bcc.n	800c6a6 <quorem+0xf4>
 800c646:	613c      	str	r4, [r7, #16]
 800c648:	4638      	mov	r0, r7
 800c64a:	f001 f97b 	bl	800d944 <__mcmp>
 800c64e:	2800      	cmp	r0, #0
 800c650:	db25      	blt.n	800c69e <quorem+0xec>
 800c652:	4629      	mov	r1, r5
 800c654:	2000      	movs	r0, #0
 800c656:	f858 2b04 	ldr.w	r2, [r8], #4
 800c65a:	f8d1 c000 	ldr.w	ip, [r1]
 800c65e:	fa1f fe82 	uxth.w	lr, r2
 800c662:	fa1f f38c 	uxth.w	r3, ip
 800c666:	eba3 030e 	sub.w	r3, r3, lr
 800c66a:	4403      	add	r3, r0
 800c66c:	0c12      	lsrs	r2, r2, #16
 800c66e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c672:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c676:	b29b      	uxth	r3, r3
 800c678:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c67c:	45c1      	cmp	r9, r8
 800c67e:	f841 3b04 	str.w	r3, [r1], #4
 800c682:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c686:	d2e6      	bcs.n	800c656 <quorem+0xa4>
 800c688:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c68c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c690:	b922      	cbnz	r2, 800c69c <quorem+0xea>
 800c692:	3b04      	subs	r3, #4
 800c694:	429d      	cmp	r5, r3
 800c696:	461a      	mov	r2, r3
 800c698:	d30b      	bcc.n	800c6b2 <quorem+0x100>
 800c69a:	613c      	str	r4, [r7, #16]
 800c69c:	3601      	adds	r6, #1
 800c69e:	4630      	mov	r0, r6
 800c6a0:	b003      	add	sp, #12
 800c6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a6:	6812      	ldr	r2, [r2, #0]
 800c6a8:	3b04      	subs	r3, #4
 800c6aa:	2a00      	cmp	r2, #0
 800c6ac:	d1cb      	bne.n	800c646 <quorem+0x94>
 800c6ae:	3c01      	subs	r4, #1
 800c6b0:	e7c6      	b.n	800c640 <quorem+0x8e>
 800c6b2:	6812      	ldr	r2, [r2, #0]
 800c6b4:	3b04      	subs	r3, #4
 800c6b6:	2a00      	cmp	r2, #0
 800c6b8:	d1ef      	bne.n	800c69a <quorem+0xe8>
 800c6ba:	3c01      	subs	r4, #1
 800c6bc:	e7ea      	b.n	800c694 <quorem+0xe2>
 800c6be:	2000      	movs	r0, #0
 800c6c0:	e7ee      	b.n	800c6a0 <quorem+0xee>
 800c6c2:	0000      	movs	r0, r0
 800c6c4:	0000      	movs	r0, r0
	...

0800c6c8 <_dtoa_r>:
 800c6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6cc:	69c7      	ldr	r7, [r0, #28]
 800c6ce:	b099      	sub	sp, #100	@ 0x64
 800c6d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c6d4:	ec55 4b10 	vmov	r4, r5, d0
 800c6d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c6da:	9109      	str	r1, [sp, #36]	@ 0x24
 800c6dc:	4683      	mov	fp, r0
 800c6de:	920e      	str	r2, [sp, #56]	@ 0x38
 800c6e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c6e2:	b97f      	cbnz	r7, 800c704 <_dtoa_r+0x3c>
 800c6e4:	2010      	movs	r0, #16
 800c6e6:	f000 fdfd 	bl	800d2e4 <malloc>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	f8cb 001c 	str.w	r0, [fp, #28]
 800c6f0:	b920      	cbnz	r0, 800c6fc <_dtoa_r+0x34>
 800c6f2:	4ba7      	ldr	r3, [pc, #668]	@ (800c990 <_dtoa_r+0x2c8>)
 800c6f4:	21ef      	movs	r1, #239	@ 0xef
 800c6f6:	48a7      	ldr	r0, [pc, #668]	@ (800c994 <_dtoa_r+0x2cc>)
 800c6f8:	f001 fc68 	bl	800dfcc <__assert_func>
 800c6fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c700:	6007      	str	r7, [r0, #0]
 800c702:	60c7      	str	r7, [r0, #12]
 800c704:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c708:	6819      	ldr	r1, [r3, #0]
 800c70a:	b159      	cbz	r1, 800c724 <_dtoa_r+0x5c>
 800c70c:	685a      	ldr	r2, [r3, #4]
 800c70e:	604a      	str	r2, [r1, #4]
 800c710:	2301      	movs	r3, #1
 800c712:	4093      	lsls	r3, r2
 800c714:	608b      	str	r3, [r1, #8]
 800c716:	4658      	mov	r0, fp
 800c718:	f000 feda 	bl	800d4d0 <_Bfree>
 800c71c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c720:	2200      	movs	r2, #0
 800c722:	601a      	str	r2, [r3, #0]
 800c724:	1e2b      	subs	r3, r5, #0
 800c726:	bfb9      	ittee	lt
 800c728:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c72c:	9303      	strlt	r3, [sp, #12]
 800c72e:	2300      	movge	r3, #0
 800c730:	6033      	strge	r3, [r6, #0]
 800c732:	9f03      	ldr	r7, [sp, #12]
 800c734:	4b98      	ldr	r3, [pc, #608]	@ (800c998 <_dtoa_r+0x2d0>)
 800c736:	bfbc      	itt	lt
 800c738:	2201      	movlt	r2, #1
 800c73a:	6032      	strlt	r2, [r6, #0]
 800c73c:	43bb      	bics	r3, r7
 800c73e:	d112      	bne.n	800c766 <_dtoa_r+0x9e>
 800c740:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c742:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c746:	6013      	str	r3, [r2, #0]
 800c748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c74c:	4323      	orrs	r3, r4
 800c74e:	f000 854d 	beq.w	800d1ec <_dtoa_r+0xb24>
 800c752:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c754:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c9ac <_dtoa_r+0x2e4>
 800c758:	2b00      	cmp	r3, #0
 800c75a:	f000 854f 	beq.w	800d1fc <_dtoa_r+0xb34>
 800c75e:	f10a 0303 	add.w	r3, sl, #3
 800c762:	f000 bd49 	b.w	800d1f8 <_dtoa_r+0xb30>
 800c766:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c76a:	2200      	movs	r2, #0
 800c76c:	ec51 0b17 	vmov	r0, r1, d7
 800c770:	2300      	movs	r3, #0
 800c772:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c776:	f7f4 fa27 	bl	8000bc8 <__aeabi_dcmpeq>
 800c77a:	4680      	mov	r8, r0
 800c77c:	b158      	cbz	r0, 800c796 <_dtoa_r+0xce>
 800c77e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c780:	2301      	movs	r3, #1
 800c782:	6013      	str	r3, [r2, #0]
 800c784:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c786:	b113      	cbz	r3, 800c78e <_dtoa_r+0xc6>
 800c788:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c78a:	4b84      	ldr	r3, [pc, #528]	@ (800c99c <_dtoa_r+0x2d4>)
 800c78c:	6013      	str	r3, [r2, #0]
 800c78e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c9b0 <_dtoa_r+0x2e8>
 800c792:	f000 bd33 	b.w	800d1fc <_dtoa_r+0xb34>
 800c796:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c79a:	aa16      	add	r2, sp, #88	@ 0x58
 800c79c:	a917      	add	r1, sp, #92	@ 0x5c
 800c79e:	4658      	mov	r0, fp
 800c7a0:	f001 f980 	bl	800daa4 <__d2b>
 800c7a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c7a8:	4681      	mov	r9, r0
 800c7aa:	2e00      	cmp	r6, #0
 800c7ac:	d077      	beq.n	800c89e <_dtoa_r+0x1d6>
 800c7ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c7b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c7bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c7c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c7c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	4b74      	ldr	r3, [pc, #464]	@ (800c9a0 <_dtoa_r+0x2d8>)
 800c7ce:	f7f3 fddb 	bl	8000388 <__aeabi_dsub>
 800c7d2:	a369      	add	r3, pc, #420	@ (adr r3, 800c978 <_dtoa_r+0x2b0>)
 800c7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d8:	f7f3 ff8e 	bl	80006f8 <__aeabi_dmul>
 800c7dc:	a368      	add	r3, pc, #416	@ (adr r3, 800c980 <_dtoa_r+0x2b8>)
 800c7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e2:	f7f3 fdd3 	bl	800038c <__adddf3>
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	4630      	mov	r0, r6
 800c7ea:	460d      	mov	r5, r1
 800c7ec:	f7f3 ff1a 	bl	8000624 <__aeabi_i2d>
 800c7f0:	a365      	add	r3, pc, #404	@ (adr r3, 800c988 <_dtoa_r+0x2c0>)
 800c7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f6:	f7f3 ff7f 	bl	80006f8 <__aeabi_dmul>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	4620      	mov	r0, r4
 800c800:	4629      	mov	r1, r5
 800c802:	f7f3 fdc3 	bl	800038c <__adddf3>
 800c806:	4604      	mov	r4, r0
 800c808:	460d      	mov	r5, r1
 800c80a:	f7f4 fa25 	bl	8000c58 <__aeabi_d2iz>
 800c80e:	2200      	movs	r2, #0
 800c810:	4607      	mov	r7, r0
 800c812:	2300      	movs	r3, #0
 800c814:	4620      	mov	r0, r4
 800c816:	4629      	mov	r1, r5
 800c818:	f7f4 f9e0 	bl	8000bdc <__aeabi_dcmplt>
 800c81c:	b140      	cbz	r0, 800c830 <_dtoa_r+0x168>
 800c81e:	4638      	mov	r0, r7
 800c820:	f7f3 ff00 	bl	8000624 <__aeabi_i2d>
 800c824:	4622      	mov	r2, r4
 800c826:	462b      	mov	r3, r5
 800c828:	f7f4 f9ce 	bl	8000bc8 <__aeabi_dcmpeq>
 800c82c:	b900      	cbnz	r0, 800c830 <_dtoa_r+0x168>
 800c82e:	3f01      	subs	r7, #1
 800c830:	2f16      	cmp	r7, #22
 800c832:	d851      	bhi.n	800c8d8 <_dtoa_r+0x210>
 800c834:	4b5b      	ldr	r3, [pc, #364]	@ (800c9a4 <_dtoa_r+0x2dc>)
 800c836:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c842:	f7f4 f9cb 	bl	8000bdc <__aeabi_dcmplt>
 800c846:	2800      	cmp	r0, #0
 800c848:	d048      	beq.n	800c8dc <_dtoa_r+0x214>
 800c84a:	3f01      	subs	r7, #1
 800c84c:	2300      	movs	r3, #0
 800c84e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c850:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c852:	1b9b      	subs	r3, r3, r6
 800c854:	1e5a      	subs	r2, r3, #1
 800c856:	bf44      	itt	mi
 800c858:	f1c3 0801 	rsbmi	r8, r3, #1
 800c85c:	2300      	movmi	r3, #0
 800c85e:	9208      	str	r2, [sp, #32]
 800c860:	bf54      	ite	pl
 800c862:	f04f 0800 	movpl.w	r8, #0
 800c866:	9308      	strmi	r3, [sp, #32]
 800c868:	2f00      	cmp	r7, #0
 800c86a:	db39      	blt.n	800c8e0 <_dtoa_r+0x218>
 800c86c:	9b08      	ldr	r3, [sp, #32]
 800c86e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c870:	443b      	add	r3, r7
 800c872:	9308      	str	r3, [sp, #32]
 800c874:	2300      	movs	r3, #0
 800c876:	930a      	str	r3, [sp, #40]	@ 0x28
 800c878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c87a:	2b09      	cmp	r3, #9
 800c87c:	d864      	bhi.n	800c948 <_dtoa_r+0x280>
 800c87e:	2b05      	cmp	r3, #5
 800c880:	bfc4      	itt	gt
 800c882:	3b04      	subgt	r3, #4
 800c884:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c888:	f1a3 0302 	sub.w	r3, r3, #2
 800c88c:	bfcc      	ite	gt
 800c88e:	2400      	movgt	r4, #0
 800c890:	2401      	movle	r4, #1
 800c892:	2b03      	cmp	r3, #3
 800c894:	d863      	bhi.n	800c95e <_dtoa_r+0x296>
 800c896:	e8df f003 	tbb	[pc, r3]
 800c89a:	372a      	.short	0x372a
 800c89c:	5535      	.short	0x5535
 800c89e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c8a2:	441e      	add	r6, r3
 800c8a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c8a8:	2b20      	cmp	r3, #32
 800c8aa:	bfc1      	itttt	gt
 800c8ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c8b0:	409f      	lslgt	r7, r3
 800c8b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c8b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c8ba:	bfd6      	itet	le
 800c8bc:	f1c3 0320 	rsble	r3, r3, #32
 800c8c0:	ea47 0003 	orrgt.w	r0, r7, r3
 800c8c4:	fa04 f003 	lslle.w	r0, r4, r3
 800c8c8:	f7f3 fe9c 	bl	8000604 <__aeabi_ui2d>
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c8d2:	3e01      	subs	r6, #1
 800c8d4:	9214      	str	r2, [sp, #80]	@ 0x50
 800c8d6:	e777      	b.n	800c7c8 <_dtoa_r+0x100>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e7b8      	b.n	800c84e <_dtoa_r+0x186>
 800c8dc:	9012      	str	r0, [sp, #72]	@ 0x48
 800c8de:	e7b7      	b.n	800c850 <_dtoa_r+0x188>
 800c8e0:	427b      	negs	r3, r7
 800c8e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	eba8 0807 	sub.w	r8, r8, r7
 800c8ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c8ec:	e7c4      	b.n	800c878 <_dtoa_r+0x1b0>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dc35      	bgt.n	800c964 <_dtoa_r+0x29c>
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	9300      	str	r3, [sp, #0]
 800c8fc:	9307      	str	r3, [sp, #28]
 800c8fe:	461a      	mov	r2, r3
 800c900:	920e      	str	r2, [sp, #56]	@ 0x38
 800c902:	e00b      	b.n	800c91c <_dtoa_r+0x254>
 800c904:	2301      	movs	r3, #1
 800c906:	e7f3      	b.n	800c8f0 <_dtoa_r+0x228>
 800c908:	2300      	movs	r3, #0
 800c90a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c90c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c90e:	18fb      	adds	r3, r7, r3
 800c910:	9300      	str	r3, [sp, #0]
 800c912:	3301      	adds	r3, #1
 800c914:	2b01      	cmp	r3, #1
 800c916:	9307      	str	r3, [sp, #28]
 800c918:	bfb8      	it	lt
 800c91a:	2301      	movlt	r3, #1
 800c91c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c920:	2100      	movs	r1, #0
 800c922:	2204      	movs	r2, #4
 800c924:	f102 0514 	add.w	r5, r2, #20
 800c928:	429d      	cmp	r5, r3
 800c92a:	d91f      	bls.n	800c96c <_dtoa_r+0x2a4>
 800c92c:	6041      	str	r1, [r0, #4]
 800c92e:	4658      	mov	r0, fp
 800c930:	f000 fd8e 	bl	800d450 <_Balloc>
 800c934:	4682      	mov	sl, r0
 800c936:	2800      	cmp	r0, #0
 800c938:	d13c      	bne.n	800c9b4 <_dtoa_r+0x2ec>
 800c93a:	4b1b      	ldr	r3, [pc, #108]	@ (800c9a8 <_dtoa_r+0x2e0>)
 800c93c:	4602      	mov	r2, r0
 800c93e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c942:	e6d8      	b.n	800c6f6 <_dtoa_r+0x2e>
 800c944:	2301      	movs	r3, #1
 800c946:	e7e0      	b.n	800c90a <_dtoa_r+0x242>
 800c948:	2401      	movs	r4, #1
 800c94a:	2300      	movs	r3, #0
 800c94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c94e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c950:	f04f 33ff 	mov.w	r3, #4294967295
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	9307      	str	r3, [sp, #28]
 800c958:	2200      	movs	r2, #0
 800c95a:	2312      	movs	r3, #18
 800c95c:	e7d0      	b.n	800c900 <_dtoa_r+0x238>
 800c95e:	2301      	movs	r3, #1
 800c960:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c962:	e7f5      	b.n	800c950 <_dtoa_r+0x288>
 800c964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c966:	9300      	str	r3, [sp, #0]
 800c968:	9307      	str	r3, [sp, #28]
 800c96a:	e7d7      	b.n	800c91c <_dtoa_r+0x254>
 800c96c:	3101      	adds	r1, #1
 800c96e:	0052      	lsls	r2, r2, #1
 800c970:	e7d8      	b.n	800c924 <_dtoa_r+0x25c>
 800c972:	bf00      	nop
 800c974:	f3af 8000 	nop.w
 800c978:	636f4361 	.word	0x636f4361
 800c97c:	3fd287a7 	.word	0x3fd287a7
 800c980:	8b60c8b3 	.word	0x8b60c8b3
 800c984:	3fc68a28 	.word	0x3fc68a28
 800c988:	509f79fb 	.word	0x509f79fb
 800c98c:	3fd34413 	.word	0x3fd34413
 800c990:	080225a5 	.word	0x080225a5
 800c994:	080225bc 	.word	0x080225bc
 800c998:	7ff00000 	.word	0x7ff00000
 800c99c:	08022575 	.word	0x08022575
 800c9a0:	3ff80000 	.word	0x3ff80000
 800c9a4:	080226b8 	.word	0x080226b8
 800c9a8:	08022614 	.word	0x08022614
 800c9ac:	080225a1 	.word	0x080225a1
 800c9b0:	08022574 	.word	0x08022574
 800c9b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c9b8:	6018      	str	r0, [r3, #0]
 800c9ba:	9b07      	ldr	r3, [sp, #28]
 800c9bc:	2b0e      	cmp	r3, #14
 800c9be:	f200 80a4 	bhi.w	800cb0a <_dtoa_r+0x442>
 800c9c2:	2c00      	cmp	r4, #0
 800c9c4:	f000 80a1 	beq.w	800cb0a <_dtoa_r+0x442>
 800c9c8:	2f00      	cmp	r7, #0
 800c9ca:	dd33      	ble.n	800ca34 <_dtoa_r+0x36c>
 800c9cc:	4bad      	ldr	r3, [pc, #692]	@ (800cc84 <_dtoa_r+0x5bc>)
 800c9ce:	f007 020f 	and.w	r2, r7, #15
 800c9d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9d6:	ed93 7b00 	vldr	d7, [r3]
 800c9da:	05f8      	lsls	r0, r7, #23
 800c9dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c9e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c9e4:	d516      	bpl.n	800ca14 <_dtoa_r+0x34c>
 800c9e6:	4ba8      	ldr	r3, [pc, #672]	@ (800cc88 <_dtoa_r+0x5c0>)
 800c9e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c9f0:	f7f3 ffac 	bl	800094c <__aeabi_ddiv>
 800c9f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9f8:	f004 040f 	and.w	r4, r4, #15
 800c9fc:	2603      	movs	r6, #3
 800c9fe:	4da2      	ldr	r5, [pc, #648]	@ (800cc88 <_dtoa_r+0x5c0>)
 800ca00:	b954      	cbnz	r4, 800ca18 <_dtoa_r+0x350>
 800ca02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca0a:	f7f3 ff9f 	bl	800094c <__aeabi_ddiv>
 800ca0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca12:	e028      	b.n	800ca66 <_dtoa_r+0x39e>
 800ca14:	2602      	movs	r6, #2
 800ca16:	e7f2      	b.n	800c9fe <_dtoa_r+0x336>
 800ca18:	07e1      	lsls	r1, r4, #31
 800ca1a:	d508      	bpl.n	800ca2e <_dtoa_r+0x366>
 800ca1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca24:	f7f3 fe68 	bl	80006f8 <__aeabi_dmul>
 800ca28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca2c:	3601      	adds	r6, #1
 800ca2e:	1064      	asrs	r4, r4, #1
 800ca30:	3508      	adds	r5, #8
 800ca32:	e7e5      	b.n	800ca00 <_dtoa_r+0x338>
 800ca34:	f000 80d2 	beq.w	800cbdc <_dtoa_r+0x514>
 800ca38:	427c      	negs	r4, r7
 800ca3a:	4b92      	ldr	r3, [pc, #584]	@ (800cc84 <_dtoa_r+0x5bc>)
 800ca3c:	4d92      	ldr	r5, [pc, #584]	@ (800cc88 <_dtoa_r+0x5c0>)
 800ca3e:	f004 020f 	and.w	r2, r4, #15
 800ca42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca4e:	f7f3 fe53 	bl	80006f8 <__aeabi_dmul>
 800ca52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca56:	1124      	asrs	r4, r4, #4
 800ca58:	2300      	movs	r3, #0
 800ca5a:	2602      	movs	r6, #2
 800ca5c:	2c00      	cmp	r4, #0
 800ca5e:	f040 80b2 	bne.w	800cbc6 <_dtoa_r+0x4fe>
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1d3      	bne.n	800ca0e <_dtoa_r+0x346>
 800ca66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ca68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	f000 80b7 	beq.w	800cbe0 <_dtoa_r+0x518>
 800ca72:	4b86      	ldr	r3, [pc, #536]	@ (800cc8c <_dtoa_r+0x5c4>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	4620      	mov	r0, r4
 800ca78:	4629      	mov	r1, r5
 800ca7a:	f7f4 f8af 	bl	8000bdc <__aeabi_dcmplt>
 800ca7e:	2800      	cmp	r0, #0
 800ca80:	f000 80ae 	beq.w	800cbe0 <_dtoa_r+0x518>
 800ca84:	9b07      	ldr	r3, [sp, #28]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	f000 80aa 	beq.w	800cbe0 <_dtoa_r+0x518>
 800ca8c:	9b00      	ldr	r3, [sp, #0]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	dd37      	ble.n	800cb02 <_dtoa_r+0x43a>
 800ca92:	1e7b      	subs	r3, r7, #1
 800ca94:	9304      	str	r3, [sp, #16]
 800ca96:	4620      	mov	r0, r4
 800ca98:	4b7d      	ldr	r3, [pc, #500]	@ (800cc90 <_dtoa_r+0x5c8>)
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	4629      	mov	r1, r5
 800ca9e:	f7f3 fe2b 	bl	80006f8 <__aeabi_dmul>
 800caa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800caa6:	9c00      	ldr	r4, [sp, #0]
 800caa8:	3601      	adds	r6, #1
 800caaa:	4630      	mov	r0, r6
 800caac:	f7f3 fdba 	bl	8000624 <__aeabi_i2d>
 800cab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cab4:	f7f3 fe20 	bl	80006f8 <__aeabi_dmul>
 800cab8:	4b76      	ldr	r3, [pc, #472]	@ (800cc94 <_dtoa_r+0x5cc>)
 800caba:	2200      	movs	r2, #0
 800cabc:	f7f3 fc66 	bl	800038c <__adddf3>
 800cac0:	4605      	mov	r5, r0
 800cac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cac6:	2c00      	cmp	r4, #0
 800cac8:	f040 808d 	bne.w	800cbe6 <_dtoa_r+0x51e>
 800cacc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cad0:	4b71      	ldr	r3, [pc, #452]	@ (800cc98 <_dtoa_r+0x5d0>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	f7f3 fc58 	bl	8000388 <__aeabi_dsub>
 800cad8:	4602      	mov	r2, r0
 800cada:	460b      	mov	r3, r1
 800cadc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cae0:	462a      	mov	r2, r5
 800cae2:	4633      	mov	r3, r6
 800cae4:	f7f4 f898 	bl	8000c18 <__aeabi_dcmpgt>
 800cae8:	2800      	cmp	r0, #0
 800caea:	f040 828b 	bne.w	800d004 <_dtoa_r+0x93c>
 800caee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800caf2:	462a      	mov	r2, r5
 800caf4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800caf8:	f7f4 f870 	bl	8000bdc <__aeabi_dcmplt>
 800cafc:	2800      	cmp	r0, #0
 800cafe:	f040 8128 	bne.w	800cd52 <_dtoa_r+0x68a>
 800cb02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cb06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cb0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f2c0 815a 	blt.w	800cdc6 <_dtoa_r+0x6fe>
 800cb12:	2f0e      	cmp	r7, #14
 800cb14:	f300 8157 	bgt.w	800cdc6 <_dtoa_r+0x6fe>
 800cb18:	4b5a      	ldr	r3, [pc, #360]	@ (800cc84 <_dtoa_r+0x5bc>)
 800cb1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb1e:	ed93 7b00 	vldr	d7, [r3]
 800cb22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	ed8d 7b00 	vstr	d7, [sp]
 800cb2a:	da03      	bge.n	800cb34 <_dtoa_r+0x46c>
 800cb2c:	9b07      	ldr	r3, [sp, #28]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	f340 8101 	ble.w	800cd36 <_dtoa_r+0x66e>
 800cb34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cb38:	4656      	mov	r6, sl
 800cb3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb3e:	4620      	mov	r0, r4
 800cb40:	4629      	mov	r1, r5
 800cb42:	f7f3 ff03 	bl	800094c <__aeabi_ddiv>
 800cb46:	f7f4 f887 	bl	8000c58 <__aeabi_d2iz>
 800cb4a:	4680      	mov	r8, r0
 800cb4c:	f7f3 fd6a 	bl	8000624 <__aeabi_i2d>
 800cb50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb54:	f7f3 fdd0 	bl	80006f8 <__aeabi_dmul>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	4629      	mov	r1, r5
 800cb60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb64:	f7f3 fc10 	bl	8000388 <__aeabi_dsub>
 800cb68:	f806 4b01 	strb.w	r4, [r6], #1
 800cb6c:	9d07      	ldr	r5, [sp, #28]
 800cb6e:	eba6 040a 	sub.w	r4, r6, sl
 800cb72:	42a5      	cmp	r5, r4
 800cb74:	4602      	mov	r2, r0
 800cb76:	460b      	mov	r3, r1
 800cb78:	f040 8117 	bne.w	800cdaa <_dtoa_r+0x6e2>
 800cb7c:	f7f3 fc06 	bl	800038c <__adddf3>
 800cb80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb84:	4604      	mov	r4, r0
 800cb86:	460d      	mov	r5, r1
 800cb88:	f7f4 f846 	bl	8000c18 <__aeabi_dcmpgt>
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	f040 80f9 	bne.w	800cd84 <_dtoa_r+0x6bc>
 800cb92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb96:	4620      	mov	r0, r4
 800cb98:	4629      	mov	r1, r5
 800cb9a:	f7f4 f815 	bl	8000bc8 <__aeabi_dcmpeq>
 800cb9e:	b118      	cbz	r0, 800cba8 <_dtoa_r+0x4e0>
 800cba0:	f018 0f01 	tst.w	r8, #1
 800cba4:	f040 80ee 	bne.w	800cd84 <_dtoa_r+0x6bc>
 800cba8:	4649      	mov	r1, r9
 800cbaa:	4658      	mov	r0, fp
 800cbac:	f000 fc90 	bl	800d4d0 <_Bfree>
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	7033      	strb	r3, [r6, #0]
 800cbb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cbb6:	3701      	adds	r7, #1
 800cbb8:	601f      	str	r7, [r3, #0]
 800cbba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	f000 831d 	beq.w	800d1fc <_dtoa_r+0xb34>
 800cbc2:	601e      	str	r6, [r3, #0]
 800cbc4:	e31a      	b.n	800d1fc <_dtoa_r+0xb34>
 800cbc6:	07e2      	lsls	r2, r4, #31
 800cbc8:	d505      	bpl.n	800cbd6 <_dtoa_r+0x50e>
 800cbca:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbce:	f7f3 fd93 	bl	80006f8 <__aeabi_dmul>
 800cbd2:	3601      	adds	r6, #1
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	1064      	asrs	r4, r4, #1
 800cbd8:	3508      	adds	r5, #8
 800cbda:	e73f      	b.n	800ca5c <_dtoa_r+0x394>
 800cbdc:	2602      	movs	r6, #2
 800cbde:	e742      	b.n	800ca66 <_dtoa_r+0x39e>
 800cbe0:	9c07      	ldr	r4, [sp, #28]
 800cbe2:	9704      	str	r7, [sp, #16]
 800cbe4:	e761      	b.n	800caaa <_dtoa_r+0x3e2>
 800cbe6:	4b27      	ldr	r3, [pc, #156]	@ (800cc84 <_dtoa_r+0x5bc>)
 800cbe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cbee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cbf2:	4454      	add	r4, sl
 800cbf4:	2900      	cmp	r1, #0
 800cbf6:	d053      	beq.n	800cca0 <_dtoa_r+0x5d8>
 800cbf8:	4928      	ldr	r1, [pc, #160]	@ (800cc9c <_dtoa_r+0x5d4>)
 800cbfa:	2000      	movs	r0, #0
 800cbfc:	f7f3 fea6 	bl	800094c <__aeabi_ddiv>
 800cc00:	4633      	mov	r3, r6
 800cc02:	462a      	mov	r2, r5
 800cc04:	f7f3 fbc0 	bl	8000388 <__aeabi_dsub>
 800cc08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cc0c:	4656      	mov	r6, sl
 800cc0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc12:	f7f4 f821 	bl	8000c58 <__aeabi_d2iz>
 800cc16:	4605      	mov	r5, r0
 800cc18:	f7f3 fd04 	bl	8000624 <__aeabi_i2d>
 800cc1c:	4602      	mov	r2, r0
 800cc1e:	460b      	mov	r3, r1
 800cc20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc24:	f7f3 fbb0 	bl	8000388 <__aeabi_dsub>
 800cc28:	3530      	adds	r5, #48	@ 0x30
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc32:	f806 5b01 	strb.w	r5, [r6], #1
 800cc36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc3a:	f7f3 ffcf 	bl	8000bdc <__aeabi_dcmplt>
 800cc3e:	2800      	cmp	r0, #0
 800cc40:	d171      	bne.n	800cd26 <_dtoa_r+0x65e>
 800cc42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc46:	4911      	ldr	r1, [pc, #68]	@ (800cc8c <_dtoa_r+0x5c4>)
 800cc48:	2000      	movs	r0, #0
 800cc4a:	f7f3 fb9d 	bl	8000388 <__aeabi_dsub>
 800cc4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc52:	f7f3 ffc3 	bl	8000bdc <__aeabi_dcmplt>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	f040 8095 	bne.w	800cd86 <_dtoa_r+0x6be>
 800cc5c:	42a6      	cmp	r6, r4
 800cc5e:	f43f af50 	beq.w	800cb02 <_dtoa_r+0x43a>
 800cc62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cc66:	4b0a      	ldr	r3, [pc, #40]	@ (800cc90 <_dtoa_r+0x5c8>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f7f3 fd45 	bl	80006f8 <__aeabi_dmul>
 800cc6e:	4b08      	ldr	r3, [pc, #32]	@ (800cc90 <_dtoa_r+0x5c8>)
 800cc70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cc74:	2200      	movs	r2, #0
 800cc76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc7a:	f7f3 fd3d 	bl	80006f8 <__aeabi_dmul>
 800cc7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc82:	e7c4      	b.n	800cc0e <_dtoa_r+0x546>
 800cc84:	080226b8 	.word	0x080226b8
 800cc88:	08022690 	.word	0x08022690
 800cc8c:	3ff00000 	.word	0x3ff00000
 800cc90:	40240000 	.word	0x40240000
 800cc94:	401c0000 	.word	0x401c0000
 800cc98:	40140000 	.word	0x40140000
 800cc9c:	3fe00000 	.word	0x3fe00000
 800cca0:	4631      	mov	r1, r6
 800cca2:	4628      	mov	r0, r5
 800cca4:	f7f3 fd28 	bl	80006f8 <__aeabi_dmul>
 800cca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ccac:	9415      	str	r4, [sp, #84]	@ 0x54
 800ccae:	4656      	mov	r6, sl
 800ccb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccb4:	f7f3 ffd0 	bl	8000c58 <__aeabi_d2iz>
 800ccb8:	4605      	mov	r5, r0
 800ccba:	f7f3 fcb3 	bl	8000624 <__aeabi_i2d>
 800ccbe:	4602      	mov	r2, r0
 800ccc0:	460b      	mov	r3, r1
 800ccc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccc6:	f7f3 fb5f 	bl	8000388 <__aeabi_dsub>
 800ccca:	3530      	adds	r5, #48	@ 0x30
 800cccc:	f806 5b01 	strb.w	r5, [r6], #1
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	460b      	mov	r3, r1
 800ccd4:	42a6      	cmp	r6, r4
 800ccd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ccda:	f04f 0200 	mov.w	r2, #0
 800ccde:	d124      	bne.n	800cd2a <_dtoa_r+0x662>
 800cce0:	4bac      	ldr	r3, [pc, #688]	@ (800cf94 <_dtoa_r+0x8cc>)
 800cce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cce6:	f7f3 fb51 	bl	800038c <__adddf3>
 800ccea:	4602      	mov	r2, r0
 800ccec:	460b      	mov	r3, r1
 800ccee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccf2:	f7f3 ff91 	bl	8000c18 <__aeabi_dcmpgt>
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	d145      	bne.n	800cd86 <_dtoa_r+0x6be>
 800ccfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ccfe:	49a5      	ldr	r1, [pc, #660]	@ (800cf94 <_dtoa_r+0x8cc>)
 800cd00:	2000      	movs	r0, #0
 800cd02:	f7f3 fb41 	bl	8000388 <__aeabi_dsub>
 800cd06:	4602      	mov	r2, r0
 800cd08:	460b      	mov	r3, r1
 800cd0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd0e:	f7f3 ff65 	bl	8000bdc <__aeabi_dcmplt>
 800cd12:	2800      	cmp	r0, #0
 800cd14:	f43f aef5 	beq.w	800cb02 <_dtoa_r+0x43a>
 800cd18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cd1a:	1e73      	subs	r3, r6, #1
 800cd1c:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cd22:	2b30      	cmp	r3, #48	@ 0x30
 800cd24:	d0f8      	beq.n	800cd18 <_dtoa_r+0x650>
 800cd26:	9f04      	ldr	r7, [sp, #16]
 800cd28:	e73e      	b.n	800cba8 <_dtoa_r+0x4e0>
 800cd2a:	4b9b      	ldr	r3, [pc, #620]	@ (800cf98 <_dtoa_r+0x8d0>)
 800cd2c:	f7f3 fce4 	bl	80006f8 <__aeabi_dmul>
 800cd30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd34:	e7bc      	b.n	800ccb0 <_dtoa_r+0x5e8>
 800cd36:	d10c      	bne.n	800cd52 <_dtoa_r+0x68a>
 800cd38:	4b98      	ldr	r3, [pc, #608]	@ (800cf9c <_dtoa_r+0x8d4>)
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd40:	f7f3 fcda 	bl	80006f8 <__aeabi_dmul>
 800cd44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd48:	f7f3 ff5c 	bl	8000c04 <__aeabi_dcmpge>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	f000 8157 	beq.w	800d000 <_dtoa_r+0x938>
 800cd52:	2400      	movs	r4, #0
 800cd54:	4625      	mov	r5, r4
 800cd56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd58:	43db      	mvns	r3, r3
 800cd5a:	9304      	str	r3, [sp, #16]
 800cd5c:	4656      	mov	r6, sl
 800cd5e:	2700      	movs	r7, #0
 800cd60:	4621      	mov	r1, r4
 800cd62:	4658      	mov	r0, fp
 800cd64:	f000 fbb4 	bl	800d4d0 <_Bfree>
 800cd68:	2d00      	cmp	r5, #0
 800cd6a:	d0dc      	beq.n	800cd26 <_dtoa_r+0x65e>
 800cd6c:	b12f      	cbz	r7, 800cd7a <_dtoa_r+0x6b2>
 800cd6e:	42af      	cmp	r7, r5
 800cd70:	d003      	beq.n	800cd7a <_dtoa_r+0x6b2>
 800cd72:	4639      	mov	r1, r7
 800cd74:	4658      	mov	r0, fp
 800cd76:	f000 fbab 	bl	800d4d0 <_Bfree>
 800cd7a:	4629      	mov	r1, r5
 800cd7c:	4658      	mov	r0, fp
 800cd7e:	f000 fba7 	bl	800d4d0 <_Bfree>
 800cd82:	e7d0      	b.n	800cd26 <_dtoa_r+0x65e>
 800cd84:	9704      	str	r7, [sp, #16]
 800cd86:	4633      	mov	r3, r6
 800cd88:	461e      	mov	r6, r3
 800cd8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd8e:	2a39      	cmp	r2, #57	@ 0x39
 800cd90:	d107      	bne.n	800cda2 <_dtoa_r+0x6da>
 800cd92:	459a      	cmp	sl, r3
 800cd94:	d1f8      	bne.n	800cd88 <_dtoa_r+0x6c0>
 800cd96:	9a04      	ldr	r2, [sp, #16]
 800cd98:	3201      	adds	r2, #1
 800cd9a:	9204      	str	r2, [sp, #16]
 800cd9c:	2230      	movs	r2, #48	@ 0x30
 800cd9e:	f88a 2000 	strb.w	r2, [sl]
 800cda2:	781a      	ldrb	r2, [r3, #0]
 800cda4:	3201      	adds	r2, #1
 800cda6:	701a      	strb	r2, [r3, #0]
 800cda8:	e7bd      	b.n	800cd26 <_dtoa_r+0x65e>
 800cdaa:	4b7b      	ldr	r3, [pc, #492]	@ (800cf98 <_dtoa_r+0x8d0>)
 800cdac:	2200      	movs	r2, #0
 800cdae:	f7f3 fca3 	bl	80006f8 <__aeabi_dmul>
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	460d      	mov	r5, r1
 800cdba:	f7f3 ff05 	bl	8000bc8 <__aeabi_dcmpeq>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	f43f aebb 	beq.w	800cb3a <_dtoa_r+0x472>
 800cdc4:	e6f0      	b.n	800cba8 <_dtoa_r+0x4e0>
 800cdc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cdc8:	2a00      	cmp	r2, #0
 800cdca:	f000 80db 	beq.w	800cf84 <_dtoa_r+0x8bc>
 800cdce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdd0:	2a01      	cmp	r2, #1
 800cdd2:	f300 80bf 	bgt.w	800cf54 <_dtoa_r+0x88c>
 800cdd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cdd8:	2a00      	cmp	r2, #0
 800cdda:	f000 80b7 	beq.w	800cf4c <_dtoa_r+0x884>
 800cdde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cde2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cde4:	4646      	mov	r6, r8
 800cde6:	9a08      	ldr	r2, [sp, #32]
 800cde8:	2101      	movs	r1, #1
 800cdea:	441a      	add	r2, r3
 800cdec:	4658      	mov	r0, fp
 800cdee:	4498      	add	r8, r3
 800cdf0:	9208      	str	r2, [sp, #32]
 800cdf2:	f000 fc21 	bl	800d638 <__i2b>
 800cdf6:	4605      	mov	r5, r0
 800cdf8:	b15e      	cbz	r6, 800ce12 <_dtoa_r+0x74a>
 800cdfa:	9b08      	ldr	r3, [sp, #32]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	dd08      	ble.n	800ce12 <_dtoa_r+0x74a>
 800ce00:	42b3      	cmp	r3, r6
 800ce02:	9a08      	ldr	r2, [sp, #32]
 800ce04:	bfa8      	it	ge
 800ce06:	4633      	movge	r3, r6
 800ce08:	eba8 0803 	sub.w	r8, r8, r3
 800ce0c:	1af6      	subs	r6, r6, r3
 800ce0e:	1ad3      	subs	r3, r2, r3
 800ce10:	9308      	str	r3, [sp, #32]
 800ce12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce14:	b1f3      	cbz	r3, 800ce54 <_dtoa_r+0x78c>
 800ce16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	f000 80b7 	beq.w	800cf8c <_dtoa_r+0x8c4>
 800ce1e:	b18c      	cbz	r4, 800ce44 <_dtoa_r+0x77c>
 800ce20:	4629      	mov	r1, r5
 800ce22:	4622      	mov	r2, r4
 800ce24:	4658      	mov	r0, fp
 800ce26:	f000 fcc7 	bl	800d7b8 <__pow5mult>
 800ce2a:	464a      	mov	r2, r9
 800ce2c:	4601      	mov	r1, r0
 800ce2e:	4605      	mov	r5, r0
 800ce30:	4658      	mov	r0, fp
 800ce32:	f000 fc17 	bl	800d664 <__multiply>
 800ce36:	4649      	mov	r1, r9
 800ce38:	9004      	str	r0, [sp, #16]
 800ce3a:	4658      	mov	r0, fp
 800ce3c:	f000 fb48 	bl	800d4d0 <_Bfree>
 800ce40:	9b04      	ldr	r3, [sp, #16]
 800ce42:	4699      	mov	r9, r3
 800ce44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce46:	1b1a      	subs	r2, r3, r4
 800ce48:	d004      	beq.n	800ce54 <_dtoa_r+0x78c>
 800ce4a:	4649      	mov	r1, r9
 800ce4c:	4658      	mov	r0, fp
 800ce4e:	f000 fcb3 	bl	800d7b8 <__pow5mult>
 800ce52:	4681      	mov	r9, r0
 800ce54:	2101      	movs	r1, #1
 800ce56:	4658      	mov	r0, fp
 800ce58:	f000 fbee 	bl	800d638 <__i2b>
 800ce5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce5e:	4604      	mov	r4, r0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	f000 81cf 	beq.w	800d204 <_dtoa_r+0xb3c>
 800ce66:	461a      	mov	r2, r3
 800ce68:	4601      	mov	r1, r0
 800ce6a:	4658      	mov	r0, fp
 800ce6c:	f000 fca4 	bl	800d7b8 <__pow5mult>
 800ce70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	4604      	mov	r4, r0
 800ce76:	f300 8095 	bgt.w	800cfa4 <_dtoa_r+0x8dc>
 800ce7a:	9b02      	ldr	r3, [sp, #8]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	f040 8087 	bne.w	800cf90 <_dtoa_r+0x8c8>
 800ce82:	9b03      	ldr	r3, [sp, #12]
 800ce84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	f040 8089 	bne.w	800cfa0 <_dtoa_r+0x8d8>
 800ce8e:	9b03      	ldr	r3, [sp, #12]
 800ce90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce94:	0d1b      	lsrs	r3, r3, #20
 800ce96:	051b      	lsls	r3, r3, #20
 800ce98:	b12b      	cbz	r3, 800cea6 <_dtoa_r+0x7de>
 800ce9a:	9b08      	ldr	r3, [sp, #32]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	9308      	str	r3, [sp, #32]
 800cea0:	f108 0801 	add.w	r8, r8, #1
 800cea4:	2301      	movs	r3, #1
 800cea6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	f000 81b0 	beq.w	800d210 <_dtoa_r+0xb48>
 800ceb0:	6923      	ldr	r3, [r4, #16]
 800ceb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ceb6:	6918      	ldr	r0, [r3, #16]
 800ceb8:	f000 fb72 	bl	800d5a0 <__hi0bits>
 800cebc:	f1c0 0020 	rsb	r0, r0, #32
 800cec0:	9b08      	ldr	r3, [sp, #32]
 800cec2:	4418      	add	r0, r3
 800cec4:	f010 001f 	ands.w	r0, r0, #31
 800cec8:	d077      	beq.n	800cfba <_dtoa_r+0x8f2>
 800ceca:	f1c0 0320 	rsb	r3, r0, #32
 800cece:	2b04      	cmp	r3, #4
 800ced0:	dd6b      	ble.n	800cfaa <_dtoa_r+0x8e2>
 800ced2:	9b08      	ldr	r3, [sp, #32]
 800ced4:	f1c0 001c 	rsb	r0, r0, #28
 800ced8:	4403      	add	r3, r0
 800ceda:	4480      	add	r8, r0
 800cedc:	4406      	add	r6, r0
 800cede:	9308      	str	r3, [sp, #32]
 800cee0:	f1b8 0f00 	cmp.w	r8, #0
 800cee4:	dd05      	ble.n	800cef2 <_dtoa_r+0x82a>
 800cee6:	4649      	mov	r1, r9
 800cee8:	4642      	mov	r2, r8
 800ceea:	4658      	mov	r0, fp
 800ceec:	f000 fcbe 	bl	800d86c <__lshift>
 800cef0:	4681      	mov	r9, r0
 800cef2:	9b08      	ldr	r3, [sp, #32]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	dd05      	ble.n	800cf04 <_dtoa_r+0x83c>
 800cef8:	4621      	mov	r1, r4
 800cefa:	461a      	mov	r2, r3
 800cefc:	4658      	mov	r0, fp
 800cefe:	f000 fcb5 	bl	800d86c <__lshift>
 800cf02:	4604      	mov	r4, r0
 800cf04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d059      	beq.n	800cfbe <_dtoa_r+0x8f6>
 800cf0a:	4621      	mov	r1, r4
 800cf0c:	4648      	mov	r0, r9
 800cf0e:	f000 fd19 	bl	800d944 <__mcmp>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	da53      	bge.n	800cfbe <_dtoa_r+0x8f6>
 800cf16:	1e7b      	subs	r3, r7, #1
 800cf18:	9304      	str	r3, [sp, #16]
 800cf1a:	4649      	mov	r1, r9
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	220a      	movs	r2, #10
 800cf20:	4658      	mov	r0, fp
 800cf22:	f000 faf7 	bl	800d514 <__multadd>
 800cf26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf28:	4681      	mov	r9, r0
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	f000 8172 	beq.w	800d214 <_dtoa_r+0xb4c>
 800cf30:	2300      	movs	r3, #0
 800cf32:	4629      	mov	r1, r5
 800cf34:	220a      	movs	r2, #10
 800cf36:	4658      	mov	r0, fp
 800cf38:	f000 faec 	bl	800d514 <__multadd>
 800cf3c:	9b00      	ldr	r3, [sp, #0]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	4605      	mov	r5, r0
 800cf42:	dc67      	bgt.n	800d014 <_dtoa_r+0x94c>
 800cf44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf46:	2b02      	cmp	r3, #2
 800cf48:	dc41      	bgt.n	800cfce <_dtoa_r+0x906>
 800cf4a:	e063      	b.n	800d014 <_dtoa_r+0x94c>
 800cf4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cf4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cf52:	e746      	b.n	800cde2 <_dtoa_r+0x71a>
 800cf54:	9b07      	ldr	r3, [sp, #28]
 800cf56:	1e5c      	subs	r4, r3, #1
 800cf58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf5a:	42a3      	cmp	r3, r4
 800cf5c:	bfbf      	itttt	lt
 800cf5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800cf60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800cf62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800cf64:	1ae3      	sublt	r3, r4, r3
 800cf66:	bfb4      	ite	lt
 800cf68:	18d2      	addlt	r2, r2, r3
 800cf6a:	1b1c      	subge	r4, r3, r4
 800cf6c:	9b07      	ldr	r3, [sp, #28]
 800cf6e:	bfbc      	itt	lt
 800cf70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800cf72:	2400      	movlt	r4, #0
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	bfb5      	itete	lt
 800cf78:	eba8 0603 	sublt.w	r6, r8, r3
 800cf7c:	9b07      	ldrge	r3, [sp, #28]
 800cf7e:	2300      	movlt	r3, #0
 800cf80:	4646      	movge	r6, r8
 800cf82:	e730      	b.n	800cde6 <_dtoa_r+0x71e>
 800cf84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cf86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cf88:	4646      	mov	r6, r8
 800cf8a:	e735      	b.n	800cdf8 <_dtoa_r+0x730>
 800cf8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf8e:	e75c      	b.n	800ce4a <_dtoa_r+0x782>
 800cf90:	2300      	movs	r3, #0
 800cf92:	e788      	b.n	800cea6 <_dtoa_r+0x7de>
 800cf94:	3fe00000 	.word	0x3fe00000
 800cf98:	40240000 	.word	0x40240000
 800cf9c:	40140000 	.word	0x40140000
 800cfa0:	9b02      	ldr	r3, [sp, #8]
 800cfa2:	e780      	b.n	800cea6 <_dtoa_r+0x7de>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfa8:	e782      	b.n	800ceb0 <_dtoa_r+0x7e8>
 800cfaa:	d099      	beq.n	800cee0 <_dtoa_r+0x818>
 800cfac:	9a08      	ldr	r2, [sp, #32]
 800cfae:	331c      	adds	r3, #28
 800cfb0:	441a      	add	r2, r3
 800cfb2:	4498      	add	r8, r3
 800cfb4:	441e      	add	r6, r3
 800cfb6:	9208      	str	r2, [sp, #32]
 800cfb8:	e792      	b.n	800cee0 <_dtoa_r+0x818>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	e7f6      	b.n	800cfac <_dtoa_r+0x8e4>
 800cfbe:	9b07      	ldr	r3, [sp, #28]
 800cfc0:	9704      	str	r7, [sp, #16]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	dc20      	bgt.n	800d008 <_dtoa_r+0x940>
 800cfc6:	9300      	str	r3, [sp, #0]
 800cfc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	dd1e      	ble.n	800d00c <_dtoa_r+0x944>
 800cfce:	9b00      	ldr	r3, [sp, #0]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	f47f aec0 	bne.w	800cd56 <_dtoa_r+0x68e>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	2205      	movs	r2, #5
 800cfda:	4658      	mov	r0, fp
 800cfdc:	f000 fa9a 	bl	800d514 <__multadd>
 800cfe0:	4601      	mov	r1, r0
 800cfe2:	4604      	mov	r4, r0
 800cfe4:	4648      	mov	r0, r9
 800cfe6:	f000 fcad 	bl	800d944 <__mcmp>
 800cfea:	2800      	cmp	r0, #0
 800cfec:	f77f aeb3 	ble.w	800cd56 <_dtoa_r+0x68e>
 800cff0:	4656      	mov	r6, sl
 800cff2:	2331      	movs	r3, #49	@ 0x31
 800cff4:	f806 3b01 	strb.w	r3, [r6], #1
 800cff8:	9b04      	ldr	r3, [sp, #16]
 800cffa:	3301      	adds	r3, #1
 800cffc:	9304      	str	r3, [sp, #16]
 800cffe:	e6ae      	b.n	800cd5e <_dtoa_r+0x696>
 800d000:	9c07      	ldr	r4, [sp, #28]
 800d002:	9704      	str	r7, [sp, #16]
 800d004:	4625      	mov	r5, r4
 800d006:	e7f3      	b.n	800cff0 <_dtoa_r+0x928>
 800d008:	9b07      	ldr	r3, [sp, #28]
 800d00a:	9300      	str	r3, [sp, #0]
 800d00c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d00e:	2b00      	cmp	r3, #0
 800d010:	f000 8104 	beq.w	800d21c <_dtoa_r+0xb54>
 800d014:	2e00      	cmp	r6, #0
 800d016:	dd05      	ble.n	800d024 <_dtoa_r+0x95c>
 800d018:	4629      	mov	r1, r5
 800d01a:	4632      	mov	r2, r6
 800d01c:	4658      	mov	r0, fp
 800d01e:	f000 fc25 	bl	800d86c <__lshift>
 800d022:	4605      	mov	r5, r0
 800d024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d026:	2b00      	cmp	r3, #0
 800d028:	d05a      	beq.n	800d0e0 <_dtoa_r+0xa18>
 800d02a:	6869      	ldr	r1, [r5, #4]
 800d02c:	4658      	mov	r0, fp
 800d02e:	f000 fa0f 	bl	800d450 <_Balloc>
 800d032:	4606      	mov	r6, r0
 800d034:	b928      	cbnz	r0, 800d042 <_dtoa_r+0x97a>
 800d036:	4b84      	ldr	r3, [pc, #528]	@ (800d248 <_dtoa_r+0xb80>)
 800d038:	4602      	mov	r2, r0
 800d03a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d03e:	f7ff bb5a 	b.w	800c6f6 <_dtoa_r+0x2e>
 800d042:	692a      	ldr	r2, [r5, #16]
 800d044:	3202      	adds	r2, #2
 800d046:	0092      	lsls	r2, r2, #2
 800d048:	f105 010c 	add.w	r1, r5, #12
 800d04c:	300c      	adds	r0, #12
 800d04e:	f000 ffaf 	bl	800dfb0 <memcpy>
 800d052:	2201      	movs	r2, #1
 800d054:	4631      	mov	r1, r6
 800d056:	4658      	mov	r0, fp
 800d058:	f000 fc08 	bl	800d86c <__lshift>
 800d05c:	f10a 0301 	add.w	r3, sl, #1
 800d060:	9307      	str	r3, [sp, #28]
 800d062:	9b00      	ldr	r3, [sp, #0]
 800d064:	4453      	add	r3, sl
 800d066:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d068:	9b02      	ldr	r3, [sp, #8]
 800d06a:	f003 0301 	and.w	r3, r3, #1
 800d06e:	462f      	mov	r7, r5
 800d070:	930a      	str	r3, [sp, #40]	@ 0x28
 800d072:	4605      	mov	r5, r0
 800d074:	9b07      	ldr	r3, [sp, #28]
 800d076:	4621      	mov	r1, r4
 800d078:	3b01      	subs	r3, #1
 800d07a:	4648      	mov	r0, r9
 800d07c:	9300      	str	r3, [sp, #0]
 800d07e:	f7ff fa98 	bl	800c5b2 <quorem>
 800d082:	4639      	mov	r1, r7
 800d084:	9002      	str	r0, [sp, #8]
 800d086:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d08a:	4648      	mov	r0, r9
 800d08c:	f000 fc5a 	bl	800d944 <__mcmp>
 800d090:	462a      	mov	r2, r5
 800d092:	9008      	str	r0, [sp, #32]
 800d094:	4621      	mov	r1, r4
 800d096:	4658      	mov	r0, fp
 800d098:	f000 fc70 	bl	800d97c <__mdiff>
 800d09c:	68c2      	ldr	r2, [r0, #12]
 800d09e:	4606      	mov	r6, r0
 800d0a0:	bb02      	cbnz	r2, 800d0e4 <_dtoa_r+0xa1c>
 800d0a2:	4601      	mov	r1, r0
 800d0a4:	4648      	mov	r0, r9
 800d0a6:	f000 fc4d 	bl	800d944 <__mcmp>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	4631      	mov	r1, r6
 800d0ae:	4658      	mov	r0, fp
 800d0b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d0b2:	f000 fa0d 	bl	800d4d0 <_Bfree>
 800d0b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0ba:	9e07      	ldr	r6, [sp, #28]
 800d0bc:	ea43 0102 	orr.w	r1, r3, r2
 800d0c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0c2:	4319      	orrs	r1, r3
 800d0c4:	d110      	bne.n	800d0e8 <_dtoa_r+0xa20>
 800d0c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d0ca:	d029      	beq.n	800d120 <_dtoa_r+0xa58>
 800d0cc:	9b08      	ldr	r3, [sp, #32]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	dd02      	ble.n	800d0d8 <_dtoa_r+0xa10>
 800d0d2:	9b02      	ldr	r3, [sp, #8]
 800d0d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d0d8:	9b00      	ldr	r3, [sp, #0]
 800d0da:	f883 8000 	strb.w	r8, [r3]
 800d0de:	e63f      	b.n	800cd60 <_dtoa_r+0x698>
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	e7bb      	b.n	800d05c <_dtoa_r+0x994>
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	e7e1      	b.n	800d0ac <_dtoa_r+0x9e4>
 800d0e8:	9b08      	ldr	r3, [sp, #32]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	db04      	blt.n	800d0f8 <_dtoa_r+0xa30>
 800d0ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d0f0:	430b      	orrs	r3, r1
 800d0f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d0f4:	430b      	orrs	r3, r1
 800d0f6:	d120      	bne.n	800d13a <_dtoa_r+0xa72>
 800d0f8:	2a00      	cmp	r2, #0
 800d0fa:	dded      	ble.n	800d0d8 <_dtoa_r+0xa10>
 800d0fc:	4649      	mov	r1, r9
 800d0fe:	2201      	movs	r2, #1
 800d100:	4658      	mov	r0, fp
 800d102:	f000 fbb3 	bl	800d86c <__lshift>
 800d106:	4621      	mov	r1, r4
 800d108:	4681      	mov	r9, r0
 800d10a:	f000 fc1b 	bl	800d944 <__mcmp>
 800d10e:	2800      	cmp	r0, #0
 800d110:	dc03      	bgt.n	800d11a <_dtoa_r+0xa52>
 800d112:	d1e1      	bne.n	800d0d8 <_dtoa_r+0xa10>
 800d114:	f018 0f01 	tst.w	r8, #1
 800d118:	d0de      	beq.n	800d0d8 <_dtoa_r+0xa10>
 800d11a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d11e:	d1d8      	bne.n	800d0d2 <_dtoa_r+0xa0a>
 800d120:	9a00      	ldr	r2, [sp, #0]
 800d122:	2339      	movs	r3, #57	@ 0x39
 800d124:	7013      	strb	r3, [r2, #0]
 800d126:	4633      	mov	r3, r6
 800d128:	461e      	mov	r6, r3
 800d12a:	3b01      	subs	r3, #1
 800d12c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d130:	2a39      	cmp	r2, #57	@ 0x39
 800d132:	d052      	beq.n	800d1da <_dtoa_r+0xb12>
 800d134:	3201      	adds	r2, #1
 800d136:	701a      	strb	r2, [r3, #0]
 800d138:	e612      	b.n	800cd60 <_dtoa_r+0x698>
 800d13a:	2a00      	cmp	r2, #0
 800d13c:	dd07      	ble.n	800d14e <_dtoa_r+0xa86>
 800d13e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d142:	d0ed      	beq.n	800d120 <_dtoa_r+0xa58>
 800d144:	9a00      	ldr	r2, [sp, #0]
 800d146:	f108 0301 	add.w	r3, r8, #1
 800d14a:	7013      	strb	r3, [r2, #0]
 800d14c:	e608      	b.n	800cd60 <_dtoa_r+0x698>
 800d14e:	9b07      	ldr	r3, [sp, #28]
 800d150:	9a07      	ldr	r2, [sp, #28]
 800d152:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d156:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d158:	4293      	cmp	r3, r2
 800d15a:	d028      	beq.n	800d1ae <_dtoa_r+0xae6>
 800d15c:	4649      	mov	r1, r9
 800d15e:	2300      	movs	r3, #0
 800d160:	220a      	movs	r2, #10
 800d162:	4658      	mov	r0, fp
 800d164:	f000 f9d6 	bl	800d514 <__multadd>
 800d168:	42af      	cmp	r7, r5
 800d16a:	4681      	mov	r9, r0
 800d16c:	f04f 0300 	mov.w	r3, #0
 800d170:	f04f 020a 	mov.w	r2, #10
 800d174:	4639      	mov	r1, r7
 800d176:	4658      	mov	r0, fp
 800d178:	d107      	bne.n	800d18a <_dtoa_r+0xac2>
 800d17a:	f000 f9cb 	bl	800d514 <__multadd>
 800d17e:	4607      	mov	r7, r0
 800d180:	4605      	mov	r5, r0
 800d182:	9b07      	ldr	r3, [sp, #28]
 800d184:	3301      	adds	r3, #1
 800d186:	9307      	str	r3, [sp, #28]
 800d188:	e774      	b.n	800d074 <_dtoa_r+0x9ac>
 800d18a:	f000 f9c3 	bl	800d514 <__multadd>
 800d18e:	4629      	mov	r1, r5
 800d190:	4607      	mov	r7, r0
 800d192:	2300      	movs	r3, #0
 800d194:	220a      	movs	r2, #10
 800d196:	4658      	mov	r0, fp
 800d198:	f000 f9bc 	bl	800d514 <__multadd>
 800d19c:	4605      	mov	r5, r0
 800d19e:	e7f0      	b.n	800d182 <_dtoa_r+0xaba>
 800d1a0:	9b00      	ldr	r3, [sp, #0]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	bfcc      	ite	gt
 800d1a6:	461e      	movgt	r6, r3
 800d1a8:	2601      	movle	r6, #1
 800d1aa:	4456      	add	r6, sl
 800d1ac:	2700      	movs	r7, #0
 800d1ae:	4649      	mov	r1, r9
 800d1b0:	2201      	movs	r2, #1
 800d1b2:	4658      	mov	r0, fp
 800d1b4:	f000 fb5a 	bl	800d86c <__lshift>
 800d1b8:	4621      	mov	r1, r4
 800d1ba:	4681      	mov	r9, r0
 800d1bc:	f000 fbc2 	bl	800d944 <__mcmp>
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	dcb0      	bgt.n	800d126 <_dtoa_r+0xa5e>
 800d1c4:	d102      	bne.n	800d1cc <_dtoa_r+0xb04>
 800d1c6:	f018 0f01 	tst.w	r8, #1
 800d1ca:	d1ac      	bne.n	800d126 <_dtoa_r+0xa5e>
 800d1cc:	4633      	mov	r3, r6
 800d1ce:	461e      	mov	r6, r3
 800d1d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1d4:	2a30      	cmp	r2, #48	@ 0x30
 800d1d6:	d0fa      	beq.n	800d1ce <_dtoa_r+0xb06>
 800d1d8:	e5c2      	b.n	800cd60 <_dtoa_r+0x698>
 800d1da:	459a      	cmp	sl, r3
 800d1dc:	d1a4      	bne.n	800d128 <_dtoa_r+0xa60>
 800d1de:	9b04      	ldr	r3, [sp, #16]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	9304      	str	r3, [sp, #16]
 800d1e4:	2331      	movs	r3, #49	@ 0x31
 800d1e6:	f88a 3000 	strb.w	r3, [sl]
 800d1ea:	e5b9      	b.n	800cd60 <_dtoa_r+0x698>
 800d1ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d1ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d24c <_dtoa_r+0xb84>
 800d1f2:	b11b      	cbz	r3, 800d1fc <_dtoa_r+0xb34>
 800d1f4:	f10a 0308 	add.w	r3, sl, #8
 800d1f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d1fa:	6013      	str	r3, [r2, #0]
 800d1fc:	4650      	mov	r0, sl
 800d1fe:	b019      	add	sp, #100	@ 0x64
 800d200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d206:	2b01      	cmp	r3, #1
 800d208:	f77f ae37 	ble.w	800ce7a <_dtoa_r+0x7b2>
 800d20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d20e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d210:	2001      	movs	r0, #1
 800d212:	e655      	b.n	800cec0 <_dtoa_r+0x7f8>
 800d214:	9b00      	ldr	r3, [sp, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	f77f aed6 	ble.w	800cfc8 <_dtoa_r+0x900>
 800d21c:	4656      	mov	r6, sl
 800d21e:	4621      	mov	r1, r4
 800d220:	4648      	mov	r0, r9
 800d222:	f7ff f9c6 	bl	800c5b2 <quorem>
 800d226:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d22a:	f806 8b01 	strb.w	r8, [r6], #1
 800d22e:	9b00      	ldr	r3, [sp, #0]
 800d230:	eba6 020a 	sub.w	r2, r6, sl
 800d234:	4293      	cmp	r3, r2
 800d236:	ddb3      	ble.n	800d1a0 <_dtoa_r+0xad8>
 800d238:	4649      	mov	r1, r9
 800d23a:	2300      	movs	r3, #0
 800d23c:	220a      	movs	r2, #10
 800d23e:	4658      	mov	r0, fp
 800d240:	f000 f968 	bl	800d514 <__multadd>
 800d244:	4681      	mov	r9, r0
 800d246:	e7ea      	b.n	800d21e <_dtoa_r+0xb56>
 800d248:	08022614 	.word	0x08022614
 800d24c:	08022598 	.word	0x08022598

0800d250 <_free_r>:
 800d250:	b538      	push	{r3, r4, r5, lr}
 800d252:	4605      	mov	r5, r0
 800d254:	2900      	cmp	r1, #0
 800d256:	d041      	beq.n	800d2dc <_free_r+0x8c>
 800d258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d25c:	1f0c      	subs	r4, r1, #4
 800d25e:	2b00      	cmp	r3, #0
 800d260:	bfb8      	it	lt
 800d262:	18e4      	addlt	r4, r4, r3
 800d264:	f000 f8e8 	bl	800d438 <__malloc_lock>
 800d268:	4a1d      	ldr	r2, [pc, #116]	@ (800d2e0 <_free_r+0x90>)
 800d26a:	6813      	ldr	r3, [r2, #0]
 800d26c:	b933      	cbnz	r3, 800d27c <_free_r+0x2c>
 800d26e:	6063      	str	r3, [r4, #4]
 800d270:	6014      	str	r4, [r2, #0]
 800d272:	4628      	mov	r0, r5
 800d274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d278:	f000 b8e4 	b.w	800d444 <__malloc_unlock>
 800d27c:	42a3      	cmp	r3, r4
 800d27e:	d908      	bls.n	800d292 <_free_r+0x42>
 800d280:	6820      	ldr	r0, [r4, #0]
 800d282:	1821      	adds	r1, r4, r0
 800d284:	428b      	cmp	r3, r1
 800d286:	bf01      	itttt	eq
 800d288:	6819      	ldreq	r1, [r3, #0]
 800d28a:	685b      	ldreq	r3, [r3, #4]
 800d28c:	1809      	addeq	r1, r1, r0
 800d28e:	6021      	streq	r1, [r4, #0]
 800d290:	e7ed      	b.n	800d26e <_free_r+0x1e>
 800d292:	461a      	mov	r2, r3
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	b10b      	cbz	r3, 800d29c <_free_r+0x4c>
 800d298:	42a3      	cmp	r3, r4
 800d29a:	d9fa      	bls.n	800d292 <_free_r+0x42>
 800d29c:	6811      	ldr	r1, [r2, #0]
 800d29e:	1850      	adds	r0, r2, r1
 800d2a0:	42a0      	cmp	r0, r4
 800d2a2:	d10b      	bne.n	800d2bc <_free_r+0x6c>
 800d2a4:	6820      	ldr	r0, [r4, #0]
 800d2a6:	4401      	add	r1, r0
 800d2a8:	1850      	adds	r0, r2, r1
 800d2aa:	4283      	cmp	r3, r0
 800d2ac:	6011      	str	r1, [r2, #0]
 800d2ae:	d1e0      	bne.n	800d272 <_free_r+0x22>
 800d2b0:	6818      	ldr	r0, [r3, #0]
 800d2b2:	685b      	ldr	r3, [r3, #4]
 800d2b4:	6053      	str	r3, [r2, #4]
 800d2b6:	4408      	add	r0, r1
 800d2b8:	6010      	str	r0, [r2, #0]
 800d2ba:	e7da      	b.n	800d272 <_free_r+0x22>
 800d2bc:	d902      	bls.n	800d2c4 <_free_r+0x74>
 800d2be:	230c      	movs	r3, #12
 800d2c0:	602b      	str	r3, [r5, #0]
 800d2c2:	e7d6      	b.n	800d272 <_free_r+0x22>
 800d2c4:	6820      	ldr	r0, [r4, #0]
 800d2c6:	1821      	adds	r1, r4, r0
 800d2c8:	428b      	cmp	r3, r1
 800d2ca:	bf04      	itt	eq
 800d2cc:	6819      	ldreq	r1, [r3, #0]
 800d2ce:	685b      	ldreq	r3, [r3, #4]
 800d2d0:	6063      	str	r3, [r4, #4]
 800d2d2:	bf04      	itt	eq
 800d2d4:	1809      	addeq	r1, r1, r0
 800d2d6:	6021      	streq	r1, [r4, #0]
 800d2d8:	6054      	str	r4, [r2, #4]
 800d2da:	e7ca      	b.n	800d272 <_free_r+0x22>
 800d2dc:	bd38      	pop	{r3, r4, r5, pc}
 800d2de:	bf00      	nop
 800d2e0:	20011ab4 	.word	0x20011ab4

0800d2e4 <malloc>:
 800d2e4:	4b02      	ldr	r3, [pc, #8]	@ (800d2f0 <malloc+0xc>)
 800d2e6:	4601      	mov	r1, r0
 800d2e8:	6818      	ldr	r0, [r3, #0]
 800d2ea:	f000 b825 	b.w	800d338 <_malloc_r>
 800d2ee:	bf00      	nop
 800d2f0:	20000018 	.word	0x20000018

0800d2f4 <sbrk_aligned>:
 800d2f4:	b570      	push	{r4, r5, r6, lr}
 800d2f6:	4e0f      	ldr	r6, [pc, #60]	@ (800d334 <sbrk_aligned+0x40>)
 800d2f8:	460c      	mov	r4, r1
 800d2fa:	6831      	ldr	r1, [r6, #0]
 800d2fc:	4605      	mov	r5, r0
 800d2fe:	b911      	cbnz	r1, 800d306 <sbrk_aligned+0x12>
 800d300:	f000 fe46 	bl	800df90 <_sbrk_r>
 800d304:	6030      	str	r0, [r6, #0]
 800d306:	4621      	mov	r1, r4
 800d308:	4628      	mov	r0, r5
 800d30a:	f000 fe41 	bl	800df90 <_sbrk_r>
 800d30e:	1c43      	adds	r3, r0, #1
 800d310:	d103      	bne.n	800d31a <sbrk_aligned+0x26>
 800d312:	f04f 34ff 	mov.w	r4, #4294967295
 800d316:	4620      	mov	r0, r4
 800d318:	bd70      	pop	{r4, r5, r6, pc}
 800d31a:	1cc4      	adds	r4, r0, #3
 800d31c:	f024 0403 	bic.w	r4, r4, #3
 800d320:	42a0      	cmp	r0, r4
 800d322:	d0f8      	beq.n	800d316 <sbrk_aligned+0x22>
 800d324:	1a21      	subs	r1, r4, r0
 800d326:	4628      	mov	r0, r5
 800d328:	f000 fe32 	bl	800df90 <_sbrk_r>
 800d32c:	3001      	adds	r0, #1
 800d32e:	d1f2      	bne.n	800d316 <sbrk_aligned+0x22>
 800d330:	e7ef      	b.n	800d312 <sbrk_aligned+0x1e>
 800d332:	bf00      	nop
 800d334:	20011ab0 	.word	0x20011ab0

0800d338 <_malloc_r>:
 800d338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d33c:	1ccd      	adds	r5, r1, #3
 800d33e:	f025 0503 	bic.w	r5, r5, #3
 800d342:	3508      	adds	r5, #8
 800d344:	2d0c      	cmp	r5, #12
 800d346:	bf38      	it	cc
 800d348:	250c      	movcc	r5, #12
 800d34a:	2d00      	cmp	r5, #0
 800d34c:	4606      	mov	r6, r0
 800d34e:	db01      	blt.n	800d354 <_malloc_r+0x1c>
 800d350:	42a9      	cmp	r1, r5
 800d352:	d904      	bls.n	800d35e <_malloc_r+0x26>
 800d354:	230c      	movs	r3, #12
 800d356:	6033      	str	r3, [r6, #0]
 800d358:	2000      	movs	r0, #0
 800d35a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d434 <_malloc_r+0xfc>
 800d362:	f000 f869 	bl	800d438 <__malloc_lock>
 800d366:	f8d8 3000 	ldr.w	r3, [r8]
 800d36a:	461c      	mov	r4, r3
 800d36c:	bb44      	cbnz	r4, 800d3c0 <_malloc_r+0x88>
 800d36e:	4629      	mov	r1, r5
 800d370:	4630      	mov	r0, r6
 800d372:	f7ff ffbf 	bl	800d2f4 <sbrk_aligned>
 800d376:	1c43      	adds	r3, r0, #1
 800d378:	4604      	mov	r4, r0
 800d37a:	d158      	bne.n	800d42e <_malloc_r+0xf6>
 800d37c:	f8d8 4000 	ldr.w	r4, [r8]
 800d380:	4627      	mov	r7, r4
 800d382:	2f00      	cmp	r7, #0
 800d384:	d143      	bne.n	800d40e <_malloc_r+0xd6>
 800d386:	2c00      	cmp	r4, #0
 800d388:	d04b      	beq.n	800d422 <_malloc_r+0xea>
 800d38a:	6823      	ldr	r3, [r4, #0]
 800d38c:	4639      	mov	r1, r7
 800d38e:	4630      	mov	r0, r6
 800d390:	eb04 0903 	add.w	r9, r4, r3
 800d394:	f000 fdfc 	bl	800df90 <_sbrk_r>
 800d398:	4581      	cmp	r9, r0
 800d39a:	d142      	bne.n	800d422 <_malloc_r+0xea>
 800d39c:	6821      	ldr	r1, [r4, #0]
 800d39e:	1a6d      	subs	r5, r5, r1
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	4630      	mov	r0, r6
 800d3a4:	f7ff ffa6 	bl	800d2f4 <sbrk_aligned>
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d03a      	beq.n	800d422 <_malloc_r+0xea>
 800d3ac:	6823      	ldr	r3, [r4, #0]
 800d3ae:	442b      	add	r3, r5
 800d3b0:	6023      	str	r3, [r4, #0]
 800d3b2:	f8d8 3000 	ldr.w	r3, [r8]
 800d3b6:	685a      	ldr	r2, [r3, #4]
 800d3b8:	bb62      	cbnz	r2, 800d414 <_malloc_r+0xdc>
 800d3ba:	f8c8 7000 	str.w	r7, [r8]
 800d3be:	e00f      	b.n	800d3e0 <_malloc_r+0xa8>
 800d3c0:	6822      	ldr	r2, [r4, #0]
 800d3c2:	1b52      	subs	r2, r2, r5
 800d3c4:	d420      	bmi.n	800d408 <_malloc_r+0xd0>
 800d3c6:	2a0b      	cmp	r2, #11
 800d3c8:	d917      	bls.n	800d3fa <_malloc_r+0xc2>
 800d3ca:	1961      	adds	r1, r4, r5
 800d3cc:	42a3      	cmp	r3, r4
 800d3ce:	6025      	str	r5, [r4, #0]
 800d3d0:	bf18      	it	ne
 800d3d2:	6059      	strne	r1, [r3, #4]
 800d3d4:	6863      	ldr	r3, [r4, #4]
 800d3d6:	bf08      	it	eq
 800d3d8:	f8c8 1000 	streq.w	r1, [r8]
 800d3dc:	5162      	str	r2, [r4, r5]
 800d3de:	604b      	str	r3, [r1, #4]
 800d3e0:	4630      	mov	r0, r6
 800d3e2:	f000 f82f 	bl	800d444 <__malloc_unlock>
 800d3e6:	f104 000b 	add.w	r0, r4, #11
 800d3ea:	1d23      	adds	r3, r4, #4
 800d3ec:	f020 0007 	bic.w	r0, r0, #7
 800d3f0:	1ac2      	subs	r2, r0, r3
 800d3f2:	bf1c      	itt	ne
 800d3f4:	1a1b      	subne	r3, r3, r0
 800d3f6:	50a3      	strne	r3, [r4, r2]
 800d3f8:	e7af      	b.n	800d35a <_malloc_r+0x22>
 800d3fa:	6862      	ldr	r2, [r4, #4]
 800d3fc:	42a3      	cmp	r3, r4
 800d3fe:	bf0c      	ite	eq
 800d400:	f8c8 2000 	streq.w	r2, [r8]
 800d404:	605a      	strne	r2, [r3, #4]
 800d406:	e7eb      	b.n	800d3e0 <_malloc_r+0xa8>
 800d408:	4623      	mov	r3, r4
 800d40a:	6864      	ldr	r4, [r4, #4]
 800d40c:	e7ae      	b.n	800d36c <_malloc_r+0x34>
 800d40e:	463c      	mov	r4, r7
 800d410:	687f      	ldr	r7, [r7, #4]
 800d412:	e7b6      	b.n	800d382 <_malloc_r+0x4a>
 800d414:	461a      	mov	r2, r3
 800d416:	685b      	ldr	r3, [r3, #4]
 800d418:	42a3      	cmp	r3, r4
 800d41a:	d1fb      	bne.n	800d414 <_malloc_r+0xdc>
 800d41c:	2300      	movs	r3, #0
 800d41e:	6053      	str	r3, [r2, #4]
 800d420:	e7de      	b.n	800d3e0 <_malloc_r+0xa8>
 800d422:	230c      	movs	r3, #12
 800d424:	6033      	str	r3, [r6, #0]
 800d426:	4630      	mov	r0, r6
 800d428:	f000 f80c 	bl	800d444 <__malloc_unlock>
 800d42c:	e794      	b.n	800d358 <_malloc_r+0x20>
 800d42e:	6005      	str	r5, [r0, #0]
 800d430:	e7d6      	b.n	800d3e0 <_malloc_r+0xa8>
 800d432:	bf00      	nop
 800d434:	20011ab4 	.word	0x20011ab4

0800d438 <__malloc_lock>:
 800d438:	4801      	ldr	r0, [pc, #4]	@ (800d440 <__malloc_lock+0x8>)
 800d43a:	f7ff b8b8 	b.w	800c5ae <__retarget_lock_acquire_recursive>
 800d43e:	bf00      	nop
 800d440:	20011aac 	.word	0x20011aac

0800d444 <__malloc_unlock>:
 800d444:	4801      	ldr	r0, [pc, #4]	@ (800d44c <__malloc_unlock+0x8>)
 800d446:	f7ff b8b3 	b.w	800c5b0 <__retarget_lock_release_recursive>
 800d44a:	bf00      	nop
 800d44c:	20011aac 	.word	0x20011aac

0800d450 <_Balloc>:
 800d450:	b570      	push	{r4, r5, r6, lr}
 800d452:	69c6      	ldr	r6, [r0, #28]
 800d454:	4604      	mov	r4, r0
 800d456:	460d      	mov	r5, r1
 800d458:	b976      	cbnz	r6, 800d478 <_Balloc+0x28>
 800d45a:	2010      	movs	r0, #16
 800d45c:	f7ff ff42 	bl	800d2e4 <malloc>
 800d460:	4602      	mov	r2, r0
 800d462:	61e0      	str	r0, [r4, #28]
 800d464:	b920      	cbnz	r0, 800d470 <_Balloc+0x20>
 800d466:	4b18      	ldr	r3, [pc, #96]	@ (800d4c8 <_Balloc+0x78>)
 800d468:	4818      	ldr	r0, [pc, #96]	@ (800d4cc <_Balloc+0x7c>)
 800d46a:	216b      	movs	r1, #107	@ 0x6b
 800d46c:	f000 fdae 	bl	800dfcc <__assert_func>
 800d470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d474:	6006      	str	r6, [r0, #0]
 800d476:	60c6      	str	r6, [r0, #12]
 800d478:	69e6      	ldr	r6, [r4, #28]
 800d47a:	68f3      	ldr	r3, [r6, #12]
 800d47c:	b183      	cbz	r3, 800d4a0 <_Balloc+0x50>
 800d47e:	69e3      	ldr	r3, [r4, #28]
 800d480:	68db      	ldr	r3, [r3, #12]
 800d482:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d486:	b9b8      	cbnz	r0, 800d4b8 <_Balloc+0x68>
 800d488:	2101      	movs	r1, #1
 800d48a:	fa01 f605 	lsl.w	r6, r1, r5
 800d48e:	1d72      	adds	r2, r6, #5
 800d490:	0092      	lsls	r2, r2, #2
 800d492:	4620      	mov	r0, r4
 800d494:	f000 fdb8 	bl	800e008 <_calloc_r>
 800d498:	b160      	cbz	r0, 800d4b4 <_Balloc+0x64>
 800d49a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d49e:	e00e      	b.n	800d4be <_Balloc+0x6e>
 800d4a0:	2221      	movs	r2, #33	@ 0x21
 800d4a2:	2104      	movs	r1, #4
 800d4a4:	4620      	mov	r0, r4
 800d4a6:	f000 fdaf 	bl	800e008 <_calloc_r>
 800d4aa:	69e3      	ldr	r3, [r4, #28]
 800d4ac:	60f0      	str	r0, [r6, #12]
 800d4ae:	68db      	ldr	r3, [r3, #12]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d1e4      	bne.n	800d47e <_Balloc+0x2e>
 800d4b4:	2000      	movs	r0, #0
 800d4b6:	bd70      	pop	{r4, r5, r6, pc}
 800d4b8:	6802      	ldr	r2, [r0, #0]
 800d4ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4be:	2300      	movs	r3, #0
 800d4c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4c4:	e7f7      	b.n	800d4b6 <_Balloc+0x66>
 800d4c6:	bf00      	nop
 800d4c8:	080225a5 	.word	0x080225a5
 800d4cc:	08022625 	.word	0x08022625

0800d4d0 <_Bfree>:
 800d4d0:	b570      	push	{r4, r5, r6, lr}
 800d4d2:	69c6      	ldr	r6, [r0, #28]
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	460c      	mov	r4, r1
 800d4d8:	b976      	cbnz	r6, 800d4f8 <_Bfree+0x28>
 800d4da:	2010      	movs	r0, #16
 800d4dc:	f7ff ff02 	bl	800d2e4 <malloc>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	61e8      	str	r0, [r5, #28]
 800d4e4:	b920      	cbnz	r0, 800d4f0 <_Bfree+0x20>
 800d4e6:	4b09      	ldr	r3, [pc, #36]	@ (800d50c <_Bfree+0x3c>)
 800d4e8:	4809      	ldr	r0, [pc, #36]	@ (800d510 <_Bfree+0x40>)
 800d4ea:	218f      	movs	r1, #143	@ 0x8f
 800d4ec:	f000 fd6e 	bl	800dfcc <__assert_func>
 800d4f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4f4:	6006      	str	r6, [r0, #0]
 800d4f6:	60c6      	str	r6, [r0, #12]
 800d4f8:	b13c      	cbz	r4, 800d50a <_Bfree+0x3a>
 800d4fa:	69eb      	ldr	r3, [r5, #28]
 800d4fc:	6862      	ldr	r2, [r4, #4]
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d504:	6021      	str	r1, [r4, #0]
 800d506:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d50a:	bd70      	pop	{r4, r5, r6, pc}
 800d50c:	080225a5 	.word	0x080225a5
 800d510:	08022625 	.word	0x08022625

0800d514 <__multadd>:
 800d514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d518:	690d      	ldr	r5, [r1, #16]
 800d51a:	4607      	mov	r7, r0
 800d51c:	460c      	mov	r4, r1
 800d51e:	461e      	mov	r6, r3
 800d520:	f101 0c14 	add.w	ip, r1, #20
 800d524:	2000      	movs	r0, #0
 800d526:	f8dc 3000 	ldr.w	r3, [ip]
 800d52a:	b299      	uxth	r1, r3
 800d52c:	fb02 6101 	mla	r1, r2, r1, r6
 800d530:	0c1e      	lsrs	r6, r3, #16
 800d532:	0c0b      	lsrs	r3, r1, #16
 800d534:	fb02 3306 	mla	r3, r2, r6, r3
 800d538:	b289      	uxth	r1, r1
 800d53a:	3001      	adds	r0, #1
 800d53c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d540:	4285      	cmp	r5, r0
 800d542:	f84c 1b04 	str.w	r1, [ip], #4
 800d546:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d54a:	dcec      	bgt.n	800d526 <__multadd+0x12>
 800d54c:	b30e      	cbz	r6, 800d592 <__multadd+0x7e>
 800d54e:	68a3      	ldr	r3, [r4, #8]
 800d550:	42ab      	cmp	r3, r5
 800d552:	dc19      	bgt.n	800d588 <__multadd+0x74>
 800d554:	6861      	ldr	r1, [r4, #4]
 800d556:	4638      	mov	r0, r7
 800d558:	3101      	adds	r1, #1
 800d55a:	f7ff ff79 	bl	800d450 <_Balloc>
 800d55e:	4680      	mov	r8, r0
 800d560:	b928      	cbnz	r0, 800d56e <__multadd+0x5a>
 800d562:	4602      	mov	r2, r0
 800d564:	4b0c      	ldr	r3, [pc, #48]	@ (800d598 <__multadd+0x84>)
 800d566:	480d      	ldr	r0, [pc, #52]	@ (800d59c <__multadd+0x88>)
 800d568:	21ba      	movs	r1, #186	@ 0xba
 800d56a:	f000 fd2f 	bl	800dfcc <__assert_func>
 800d56e:	6922      	ldr	r2, [r4, #16]
 800d570:	3202      	adds	r2, #2
 800d572:	f104 010c 	add.w	r1, r4, #12
 800d576:	0092      	lsls	r2, r2, #2
 800d578:	300c      	adds	r0, #12
 800d57a:	f000 fd19 	bl	800dfb0 <memcpy>
 800d57e:	4621      	mov	r1, r4
 800d580:	4638      	mov	r0, r7
 800d582:	f7ff ffa5 	bl	800d4d0 <_Bfree>
 800d586:	4644      	mov	r4, r8
 800d588:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d58c:	3501      	adds	r5, #1
 800d58e:	615e      	str	r6, [r3, #20]
 800d590:	6125      	str	r5, [r4, #16]
 800d592:	4620      	mov	r0, r4
 800d594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d598:	08022614 	.word	0x08022614
 800d59c:	08022625 	.word	0x08022625

0800d5a0 <__hi0bits>:
 800d5a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	bf36      	itet	cc
 800d5a8:	0403      	lslcc	r3, r0, #16
 800d5aa:	2000      	movcs	r0, #0
 800d5ac:	2010      	movcc	r0, #16
 800d5ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d5b2:	bf3c      	itt	cc
 800d5b4:	021b      	lslcc	r3, r3, #8
 800d5b6:	3008      	addcc	r0, #8
 800d5b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5bc:	bf3c      	itt	cc
 800d5be:	011b      	lslcc	r3, r3, #4
 800d5c0:	3004      	addcc	r0, #4
 800d5c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5c6:	bf3c      	itt	cc
 800d5c8:	009b      	lslcc	r3, r3, #2
 800d5ca:	3002      	addcc	r0, #2
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	db05      	blt.n	800d5dc <__hi0bits+0x3c>
 800d5d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d5d4:	f100 0001 	add.w	r0, r0, #1
 800d5d8:	bf08      	it	eq
 800d5da:	2020      	moveq	r0, #32
 800d5dc:	4770      	bx	lr

0800d5de <__lo0bits>:
 800d5de:	6803      	ldr	r3, [r0, #0]
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	f013 0007 	ands.w	r0, r3, #7
 800d5e6:	d00b      	beq.n	800d600 <__lo0bits+0x22>
 800d5e8:	07d9      	lsls	r1, r3, #31
 800d5ea:	d421      	bmi.n	800d630 <__lo0bits+0x52>
 800d5ec:	0798      	lsls	r0, r3, #30
 800d5ee:	bf49      	itett	mi
 800d5f0:	085b      	lsrmi	r3, r3, #1
 800d5f2:	089b      	lsrpl	r3, r3, #2
 800d5f4:	2001      	movmi	r0, #1
 800d5f6:	6013      	strmi	r3, [r2, #0]
 800d5f8:	bf5c      	itt	pl
 800d5fa:	6013      	strpl	r3, [r2, #0]
 800d5fc:	2002      	movpl	r0, #2
 800d5fe:	4770      	bx	lr
 800d600:	b299      	uxth	r1, r3
 800d602:	b909      	cbnz	r1, 800d608 <__lo0bits+0x2a>
 800d604:	0c1b      	lsrs	r3, r3, #16
 800d606:	2010      	movs	r0, #16
 800d608:	b2d9      	uxtb	r1, r3
 800d60a:	b909      	cbnz	r1, 800d610 <__lo0bits+0x32>
 800d60c:	3008      	adds	r0, #8
 800d60e:	0a1b      	lsrs	r3, r3, #8
 800d610:	0719      	lsls	r1, r3, #28
 800d612:	bf04      	itt	eq
 800d614:	091b      	lsreq	r3, r3, #4
 800d616:	3004      	addeq	r0, #4
 800d618:	0799      	lsls	r1, r3, #30
 800d61a:	bf04      	itt	eq
 800d61c:	089b      	lsreq	r3, r3, #2
 800d61e:	3002      	addeq	r0, #2
 800d620:	07d9      	lsls	r1, r3, #31
 800d622:	d403      	bmi.n	800d62c <__lo0bits+0x4e>
 800d624:	085b      	lsrs	r3, r3, #1
 800d626:	f100 0001 	add.w	r0, r0, #1
 800d62a:	d003      	beq.n	800d634 <__lo0bits+0x56>
 800d62c:	6013      	str	r3, [r2, #0]
 800d62e:	4770      	bx	lr
 800d630:	2000      	movs	r0, #0
 800d632:	4770      	bx	lr
 800d634:	2020      	movs	r0, #32
 800d636:	4770      	bx	lr

0800d638 <__i2b>:
 800d638:	b510      	push	{r4, lr}
 800d63a:	460c      	mov	r4, r1
 800d63c:	2101      	movs	r1, #1
 800d63e:	f7ff ff07 	bl	800d450 <_Balloc>
 800d642:	4602      	mov	r2, r0
 800d644:	b928      	cbnz	r0, 800d652 <__i2b+0x1a>
 800d646:	4b05      	ldr	r3, [pc, #20]	@ (800d65c <__i2b+0x24>)
 800d648:	4805      	ldr	r0, [pc, #20]	@ (800d660 <__i2b+0x28>)
 800d64a:	f240 1145 	movw	r1, #325	@ 0x145
 800d64e:	f000 fcbd 	bl	800dfcc <__assert_func>
 800d652:	2301      	movs	r3, #1
 800d654:	6144      	str	r4, [r0, #20]
 800d656:	6103      	str	r3, [r0, #16]
 800d658:	bd10      	pop	{r4, pc}
 800d65a:	bf00      	nop
 800d65c:	08022614 	.word	0x08022614
 800d660:	08022625 	.word	0x08022625

0800d664 <__multiply>:
 800d664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d668:	4614      	mov	r4, r2
 800d66a:	690a      	ldr	r2, [r1, #16]
 800d66c:	6923      	ldr	r3, [r4, #16]
 800d66e:	429a      	cmp	r2, r3
 800d670:	bfa8      	it	ge
 800d672:	4623      	movge	r3, r4
 800d674:	460f      	mov	r7, r1
 800d676:	bfa4      	itt	ge
 800d678:	460c      	movge	r4, r1
 800d67a:	461f      	movge	r7, r3
 800d67c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d680:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d684:	68a3      	ldr	r3, [r4, #8]
 800d686:	6861      	ldr	r1, [r4, #4]
 800d688:	eb0a 0609 	add.w	r6, sl, r9
 800d68c:	42b3      	cmp	r3, r6
 800d68e:	b085      	sub	sp, #20
 800d690:	bfb8      	it	lt
 800d692:	3101      	addlt	r1, #1
 800d694:	f7ff fedc 	bl	800d450 <_Balloc>
 800d698:	b930      	cbnz	r0, 800d6a8 <__multiply+0x44>
 800d69a:	4602      	mov	r2, r0
 800d69c:	4b44      	ldr	r3, [pc, #272]	@ (800d7b0 <__multiply+0x14c>)
 800d69e:	4845      	ldr	r0, [pc, #276]	@ (800d7b4 <__multiply+0x150>)
 800d6a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d6a4:	f000 fc92 	bl	800dfcc <__assert_func>
 800d6a8:	f100 0514 	add.w	r5, r0, #20
 800d6ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d6b0:	462b      	mov	r3, r5
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	4543      	cmp	r3, r8
 800d6b6:	d321      	bcc.n	800d6fc <__multiply+0x98>
 800d6b8:	f107 0114 	add.w	r1, r7, #20
 800d6bc:	f104 0214 	add.w	r2, r4, #20
 800d6c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d6c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d6c8:	9302      	str	r3, [sp, #8]
 800d6ca:	1b13      	subs	r3, r2, r4
 800d6cc:	3b15      	subs	r3, #21
 800d6ce:	f023 0303 	bic.w	r3, r3, #3
 800d6d2:	3304      	adds	r3, #4
 800d6d4:	f104 0715 	add.w	r7, r4, #21
 800d6d8:	42ba      	cmp	r2, r7
 800d6da:	bf38      	it	cc
 800d6dc:	2304      	movcc	r3, #4
 800d6de:	9301      	str	r3, [sp, #4]
 800d6e0:	9b02      	ldr	r3, [sp, #8]
 800d6e2:	9103      	str	r1, [sp, #12]
 800d6e4:	428b      	cmp	r3, r1
 800d6e6:	d80c      	bhi.n	800d702 <__multiply+0x9e>
 800d6e8:	2e00      	cmp	r6, #0
 800d6ea:	dd03      	ble.n	800d6f4 <__multiply+0x90>
 800d6ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d05b      	beq.n	800d7ac <__multiply+0x148>
 800d6f4:	6106      	str	r6, [r0, #16]
 800d6f6:	b005      	add	sp, #20
 800d6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6fc:	f843 2b04 	str.w	r2, [r3], #4
 800d700:	e7d8      	b.n	800d6b4 <__multiply+0x50>
 800d702:	f8b1 a000 	ldrh.w	sl, [r1]
 800d706:	f1ba 0f00 	cmp.w	sl, #0
 800d70a:	d024      	beq.n	800d756 <__multiply+0xf2>
 800d70c:	f104 0e14 	add.w	lr, r4, #20
 800d710:	46a9      	mov	r9, r5
 800d712:	f04f 0c00 	mov.w	ip, #0
 800d716:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d71a:	f8d9 3000 	ldr.w	r3, [r9]
 800d71e:	fa1f fb87 	uxth.w	fp, r7
 800d722:	b29b      	uxth	r3, r3
 800d724:	fb0a 330b 	mla	r3, sl, fp, r3
 800d728:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d72c:	f8d9 7000 	ldr.w	r7, [r9]
 800d730:	4463      	add	r3, ip
 800d732:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d736:	fb0a c70b 	mla	r7, sl, fp, ip
 800d73a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d73e:	b29b      	uxth	r3, r3
 800d740:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d744:	4572      	cmp	r2, lr
 800d746:	f849 3b04 	str.w	r3, [r9], #4
 800d74a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d74e:	d8e2      	bhi.n	800d716 <__multiply+0xb2>
 800d750:	9b01      	ldr	r3, [sp, #4]
 800d752:	f845 c003 	str.w	ip, [r5, r3]
 800d756:	9b03      	ldr	r3, [sp, #12]
 800d758:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d75c:	3104      	adds	r1, #4
 800d75e:	f1b9 0f00 	cmp.w	r9, #0
 800d762:	d021      	beq.n	800d7a8 <__multiply+0x144>
 800d764:	682b      	ldr	r3, [r5, #0]
 800d766:	f104 0c14 	add.w	ip, r4, #20
 800d76a:	46ae      	mov	lr, r5
 800d76c:	f04f 0a00 	mov.w	sl, #0
 800d770:	f8bc b000 	ldrh.w	fp, [ip]
 800d774:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d778:	fb09 770b 	mla	r7, r9, fp, r7
 800d77c:	4457      	add	r7, sl
 800d77e:	b29b      	uxth	r3, r3
 800d780:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d784:	f84e 3b04 	str.w	r3, [lr], #4
 800d788:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d78c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d790:	f8be 3000 	ldrh.w	r3, [lr]
 800d794:	fb09 330a 	mla	r3, r9, sl, r3
 800d798:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d79c:	4562      	cmp	r2, ip
 800d79e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d7a2:	d8e5      	bhi.n	800d770 <__multiply+0x10c>
 800d7a4:	9f01      	ldr	r7, [sp, #4]
 800d7a6:	51eb      	str	r3, [r5, r7]
 800d7a8:	3504      	adds	r5, #4
 800d7aa:	e799      	b.n	800d6e0 <__multiply+0x7c>
 800d7ac:	3e01      	subs	r6, #1
 800d7ae:	e79b      	b.n	800d6e8 <__multiply+0x84>
 800d7b0:	08022614 	.word	0x08022614
 800d7b4:	08022625 	.word	0x08022625

0800d7b8 <__pow5mult>:
 800d7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7bc:	4615      	mov	r5, r2
 800d7be:	f012 0203 	ands.w	r2, r2, #3
 800d7c2:	4607      	mov	r7, r0
 800d7c4:	460e      	mov	r6, r1
 800d7c6:	d007      	beq.n	800d7d8 <__pow5mult+0x20>
 800d7c8:	4c25      	ldr	r4, [pc, #148]	@ (800d860 <__pow5mult+0xa8>)
 800d7ca:	3a01      	subs	r2, #1
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7d2:	f7ff fe9f 	bl	800d514 <__multadd>
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	10ad      	asrs	r5, r5, #2
 800d7da:	d03d      	beq.n	800d858 <__pow5mult+0xa0>
 800d7dc:	69fc      	ldr	r4, [r7, #28]
 800d7de:	b97c      	cbnz	r4, 800d800 <__pow5mult+0x48>
 800d7e0:	2010      	movs	r0, #16
 800d7e2:	f7ff fd7f 	bl	800d2e4 <malloc>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	61f8      	str	r0, [r7, #28]
 800d7ea:	b928      	cbnz	r0, 800d7f8 <__pow5mult+0x40>
 800d7ec:	4b1d      	ldr	r3, [pc, #116]	@ (800d864 <__pow5mult+0xac>)
 800d7ee:	481e      	ldr	r0, [pc, #120]	@ (800d868 <__pow5mult+0xb0>)
 800d7f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d7f4:	f000 fbea 	bl	800dfcc <__assert_func>
 800d7f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d7fc:	6004      	str	r4, [r0, #0]
 800d7fe:	60c4      	str	r4, [r0, #12]
 800d800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d808:	b94c      	cbnz	r4, 800d81e <__pow5mult+0x66>
 800d80a:	f240 2171 	movw	r1, #625	@ 0x271
 800d80e:	4638      	mov	r0, r7
 800d810:	f7ff ff12 	bl	800d638 <__i2b>
 800d814:	2300      	movs	r3, #0
 800d816:	f8c8 0008 	str.w	r0, [r8, #8]
 800d81a:	4604      	mov	r4, r0
 800d81c:	6003      	str	r3, [r0, #0]
 800d81e:	f04f 0900 	mov.w	r9, #0
 800d822:	07eb      	lsls	r3, r5, #31
 800d824:	d50a      	bpl.n	800d83c <__pow5mult+0x84>
 800d826:	4631      	mov	r1, r6
 800d828:	4622      	mov	r2, r4
 800d82a:	4638      	mov	r0, r7
 800d82c:	f7ff ff1a 	bl	800d664 <__multiply>
 800d830:	4631      	mov	r1, r6
 800d832:	4680      	mov	r8, r0
 800d834:	4638      	mov	r0, r7
 800d836:	f7ff fe4b 	bl	800d4d0 <_Bfree>
 800d83a:	4646      	mov	r6, r8
 800d83c:	106d      	asrs	r5, r5, #1
 800d83e:	d00b      	beq.n	800d858 <__pow5mult+0xa0>
 800d840:	6820      	ldr	r0, [r4, #0]
 800d842:	b938      	cbnz	r0, 800d854 <__pow5mult+0x9c>
 800d844:	4622      	mov	r2, r4
 800d846:	4621      	mov	r1, r4
 800d848:	4638      	mov	r0, r7
 800d84a:	f7ff ff0b 	bl	800d664 <__multiply>
 800d84e:	6020      	str	r0, [r4, #0]
 800d850:	f8c0 9000 	str.w	r9, [r0]
 800d854:	4604      	mov	r4, r0
 800d856:	e7e4      	b.n	800d822 <__pow5mult+0x6a>
 800d858:	4630      	mov	r0, r6
 800d85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d85e:	bf00      	nop
 800d860:	08022680 	.word	0x08022680
 800d864:	080225a5 	.word	0x080225a5
 800d868:	08022625 	.word	0x08022625

0800d86c <__lshift>:
 800d86c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d870:	460c      	mov	r4, r1
 800d872:	6849      	ldr	r1, [r1, #4]
 800d874:	6923      	ldr	r3, [r4, #16]
 800d876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d87a:	68a3      	ldr	r3, [r4, #8]
 800d87c:	4607      	mov	r7, r0
 800d87e:	4691      	mov	r9, r2
 800d880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d884:	f108 0601 	add.w	r6, r8, #1
 800d888:	42b3      	cmp	r3, r6
 800d88a:	db0b      	blt.n	800d8a4 <__lshift+0x38>
 800d88c:	4638      	mov	r0, r7
 800d88e:	f7ff fddf 	bl	800d450 <_Balloc>
 800d892:	4605      	mov	r5, r0
 800d894:	b948      	cbnz	r0, 800d8aa <__lshift+0x3e>
 800d896:	4602      	mov	r2, r0
 800d898:	4b28      	ldr	r3, [pc, #160]	@ (800d93c <__lshift+0xd0>)
 800d89a:	4829      	ldr	r0, [pc, #164]	@ (800d940 <__lshift+0xd4>)
 800d89c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d8a0:	f000 fb94 	bl	800dfcc <__assert_func>
 800d8a4:	3101      	adds	r1, #1
 800d8a6:	005b      	lsls	r3, r3, #1
 800d8a8:	e7ee      	b.n	800d888 <__lshift+0x1c>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	f100 0114 	add.w	r1, r0, #20
 800d8b0:	f100 0210 	add.w	r2, r0, #16
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	4553      	cmp	r3, sl
 800d8b8:	db33      	blt.n	800d922 <__lshift+0xb6>
 800d8ba:	6920      	ldr	r0, [r4, #16]
 800d8bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8c0:	f104 0314 	add.w	r3, r4, #20
 800d8c4:	f019 091f 	ands.w	r9, r9, #31
 800d8c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8d0:	d02b      	beq.n	800d92a <__lshift+0xbe>
 800d8d2:	f1c9 0e20 	rsb	lr, r9, #32
 800d8d6:	468a      	mov	sl, r1
 800d8d8:	2200      	movs	r2, #0
 800d8da:	6818      	ldr	r0, [r3, #0]
 800d8dc:	fa00 f009 	lsl.w	r0, r0, r9
 800d8e0:	4310      	orrs	r0, r2
 800d8e2:	f84a 0b04 	str.w	r0, [sl], #4
 800d8e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8ea:	459c      	cmp	ip, r3
 800d8ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800d8f0:	d8f3      	bhi.n	800d8da <__lshift+0x6e>
 800d8f2:	ebac 0304 	sub.w	r3, ip, r4
 800d8f6:	3b15      	subs	r3, #21
 800d8f8:	f023 0303 	bic.w	r3, r3, #3
 800d8fc:	3304      	adds	r3, #4
 800d8fe:	f104 0015 	add.w	r0, r4, #21
 800d902:	4584      	cmp	ip, r0
 800d904:	bf38      	it	cc
 800d906:	2304      	movcc	r3, #4
 800d908:	50ca      	str	r2, [r1, r3]
 800d90a:	b10a      	cbz	r2, 800d910 <__lshift+0xa4>
 800d90c:	f108 0602 	add.w	r6, r8, #2
 800d910:	3e01      	subs	r6, #1
 800d912:	4638      	mov	r0, r7
 800d914:	612e      	str	r6, [r5, #16]
 800d916:	4621      	mov	r1, r4
 800d918:	f7ff fdda 	bl	800d4d0 <_Bfree>
 800d91c:	4628      	mov	r0, r5
 800d91e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d922:	f842 0f04 	str.w	r0, [r2, #4]!
 800d926:	3301      	adds	r3, #1
 800d928:	e7c5      	b.n	800d8b6 <__lshift+0x4a>
 800d92a:	3904      	subs	r1, #4
 800d92c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d930:	f841 2f04 	str.w	r2, [r1, #4]!
 800d934:	459c      	cmp	ip, r3
 800d936:	d8f9      	bhi.n	800d92c <__lshift+0xc0>
 800d938:	e7ea      	b.n	800d910 <__lshift+0xa4>
 800d93a:	bf00      	nop
 800d93c:	08022614 	.word	0x08022614
 800d940:	08022625 	.word	0x08022625

0800d944 <__mcmp>:
 800d944:	690a      	ldr	r2, [r1, #16]
 800d946:	4603      	mov	r3, r0
 800d948:	6900      	ldr	r0, [r0, #16]
 800d94a:	1a80      	subs	r0, r0, r2
 800d94c:	b530      	push	{r4, r5, lr}
 800d94e:	d10e      	bne.n	800d96e <__mcmp+0x2a>
 800d950:	3314      	adds	r3, #20
 800d952:	3114      	adds	r1, #20
 800d954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d95c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d964:	4295      	cmp	r5, r2
 800d966:	d003      	beq.n	800d970 <__mcmp+0x2c>
 800d968:	d205      	bcs.n	800d976 <__mcmp+0x32>
 800d96a:	f04f 30ff 	mov.w	r0, #4294967295
 800d96e:	bd30      	pop	{r4, r5, pc}
 800d970:	42a3      	cmp	r3, r4
 800d972:	d3f3      	bcc.n	800d95c <__mcmp+0x18>
 800d974:	e7fb      	b.n	800d96e <__mcmp+0x2a>
 800d976:	2001      	movs	r0, #1
 800d978:	e7f9      	b.n	800d96e <__mcmp+0x2a>
	...

0800d97c <__mdiff>:
 800d97c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d980:	4689      	mov	r9, r1
 800d982:	4606      	mov	r6, r0
 800d984:	4611      	mov	r1, r2
 800d986:	4648      	mov	r0, r9
 800d988:	4614      	mov	r4, r2
 800d98a:	f7ff ffdb 	bl	800d944 <__mcmp>
 800d98e:	1e05      	subs	r5, r0, #0
 800d990:	d112      	bne.n	800d9b8 <__mdiff+0x3c>
 800d992:	4629      	mov	r1, r5
 800d994:	4630      	mov	r0, r6
 800d996:	f7ff fd5b 	bl	800d450 <_Balloc>
 800d99a:	4602      	mov	r2, r0
 800d99c:	b928      	cbnz	r0, 800d9aa <__mdiff+0x2e>
 800d99e:	4b3f      	ldr	r3, [pc, #252]	@ (800da9c <__mdiff+0x120>)
 800d9a0:	f240 2137 	movw	r1, #567	@ 0x237
 800d9a4:	483e      	ldr	r0, [pc, #248]	@ (800daa0 <__mdiff+0x124>)
 800d9a6:	f000 fb11 	bl	800dfcc <__assert_func>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9b0:	4610      	mov	r0, r2
 800d9b2:	b003      	add	sp, #12
 800d9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9b8:	bfbc      	itt	lt
 800d9ba:	464b      	movlt	r3, r9
 800d9bc:	46a1      	movlt	r9, r4
 800d9be:	4630      	mov	r0, r6
 800d9c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d9c4:	bfba      	itte	lt
 800d9c6:	461c      	movlt	r4, r3
 800d9c8:	2501      	movlt	r5, #1
 800d9ca:	2500      	movge	r5, #0
 800d9cc:	f7ff fd40 	bl	800d450 <_Balloc>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	b918      	cbnz	r0, 800d9dc <__mdiff+0x60>
 800d9d4:	4b31      	ldr	r3, [pc, #196]	@ (800da9c <__mdiff+0x120>)
 800d9d6:	f240 2145 	movw	r1, #581	@ 0x245
 800d9da:	e7e3      	b.n	800d9a4 <__mdiff+0x28>
 800d9dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d9e0:	6926      	ldr	r6, [r4, #16]
 800d9e2:	60c5      	str	r5, [r0, #12]
 800d9e4:	f109 0310 	add.w	r3, r9, #16
 800d9e8:	f109 0514 	add.w	r5, r9, #20
 800d9ec:	f104 0e14 	add.w	lr, r4, #20
 800d9f0:	f100 0b14 	add.w	fp, r0, #20
 800d9f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d9f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d9fc:	9301      	str	r3, [sp, #4]
 800d9fe:	46d9      	mov	r9, fp
 800da00:	f04f 0c00 	mov.w	ip, #0
 800da04:	9b01      	ldr	r3, [sp, #4]
 800da06:	f85e 0b04 	ldr.w	r0, [lr], #4
 800da0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800da0e:	9301      	str	r3, [sp, #4]
 800da10:	fa1f f38a 	uxth.w	r3, sl
 800da14:	4619      	mov	r1, r3
 800da16:	b283      	uxth	r3, r0
 800da18:	1acb      	subs	r3, r1, r3
 800da1a:	0c00      	lsrs	r0, r0, #16
 800da1c:	4463      	add	r3, ip
 800da1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800da22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800da26:	b29b      	uxth	r3, r3
 800da28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800da2c:	4576      	cmp	r6, lr
 800da2e:	f849 3b04 	str.w	r3, [r9], #4
 800da32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800da36:	d8e5      	bhi.n	800da04 <__mdiff+0x88>
 800da38:	1b33      	subs	r3, r6, r4
 800da3a:	3b15      	subs	r3, #21
 800da3c:	f023 0303 	bic.w	r3, r3, #3
 800da40:	3415      	adds	r4, #21
 800da42:	3304      	adds	r3, #4
 800da44:	42a6      	cmp	r6, r4
 800da46:	bf38      	it	cc
 800da48:	2304      	movcc	r3, #4
 800da4a:	441d      	add	r5, r3
 800da4c:	445b      	add	r3, fp
 800da4e:	461e      	mov	r6, r3
 800da50:	462c      	mov	r4, r5
 800da52:	4544      	cmp	r4, r8
 800da54:	d30e      	bcc.n	800da74 <__mdiff+0xf8>
 800da56:	f108 0103 	add.w	r1, r8, #3
 800da5a:	1b49      	subs	r1, r1, r5
 800da5c:	f021 0103 	bic.w	r1, r1, #3
 800da60:	3d03      	subs	r5, #3
 800da62:	45a8      	cmp	r8, r5
 800da64:	bf38      	it	cc
 800da66:	2100      	movcc	r1, #0
 800da68:	440b      	add	r3, r1
 800da6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da6e:	b191      	cbz	r1, 800da96 <__mdiff+0x11a>
 800da70:	6117      	str	r7, [r2, #16]
 800da72:	e79d      	b.n	800d9b0 <__mdiff+0x34>
 800da74:	f854 1b04 	ldr.w	r1, [r4], #4
 800da78:	46e6      	mov	lr, ip
 800da7a:	0c08      	lsrs	r0, r1, #16
 800da7c:	fa1c fc81 	uxtah	ip, ip, r1
 800da80:	4471      	add	r1, lr
 800da82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800da86:	b289      	uxth	r1, r1
 800da88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800da8c:	f846 1b04 	str.w	r1, [r6], #4
 800da90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800da94:	e7dd      	b.n	800da52 <__mdiff+0xd6>
 800da96:	3f01      	subs	r7, #1
 800da98:	e7e7      	b.n	800da6a <__mdiff+0xee>
 800da9a:	bf00      	nop
 800da9c:	08022614 	.word	0x08022614
 800daa0:	08022625 	.word	0x08022625

0800daa4 <__d2b>:
 800daa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800daa8:	460f      	mov	r7, r1
 800daaa:	2101      	movs	r1, #1
 800daac:	ec59 8b10 	vmov	r8, r9, d0
 800dab0:	4616      	mov	r6, r2
 800dab2:	f7ff fccd 	bl	800d450 <_Balloc>
 800dab6:	4604      	mov	r4, r0
 800dab8:	b930      	cbnz	r0, 800dac8 <__d2b+0x24>
 800daba:	4602      	mov	r2, r0
 800dabc:	4b23      	ldr	r3, [pc, #140]	@ (800db4c <__d2b+0xa8>)
 800dabe:	4824      	ldr	r0, [pc, #144]	@ (800db50 <__d2b+0xac>)
 800dac0:	f240 310f 	movw	r1, #783	@ 0x30f
 800dac4:	f000 fa82 	bl	800dfcc <__assert_func>
 800dac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dacc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dad0:	b10d      	cbz	r5, 800dad6 <__d2b+0x32>
 800dad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dad6:	9301      	str	r3, [sp, #4]
 800dad8:	f1b8 0300 	subs.w	r3, r8, #0
 800dadc:	d023      	beq.n	800db26 <__d2b+0x82>
 800dade:	4668      	mov	r0, sp
 800dae0:	9300      	str	r3, [sp, #0]
 800dae2:	f7ff fd7c 	bl	800d5de <__lo0bits>
 800dae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800daea:	b1d0      	cbz	r0, 800db22 <__d2b+0x7e>
 800daec:	f1c0 0320 	rsb	r3, r0, #32
 800daf0:	fa02 f303 	lsl.w	r3, r2, r3
 800daf4:	430b      	orrs	r3, r1
 800daf6:	40c2      	lsrs	r2, r0
 800daf8:	6163      	str	r3, [r4, #20]
 800dafa:	9201      	str	r2, [sp, #4]
 800dafc:	9b01      	ldr	r3, [sp, #4]
 800dafe:	61a3      	str	r3, [r4, #24]
 800db00:	2b00      	cmp	r3, #0
 800db02:	bf0c      	ite	eq
 800db04:	2201      	moveq	r2, #1
 800db06:	2202      	movne	r2, #2
 800db08:	6122      	str	r2, [r4, #16]
 800db0a:	b1a5      	cbz	r5, 800db36 <__d2b+0x92>
 800db0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db10:	4405      	add	r5, r0
 800db12:	603d      	str	r5, [r7, #0]
 800db14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db18:	6030      	str	r0, [r6, #0]
 800db1a:	4620      	mov	r0, r4
 800db1c:	b003      	add	sp, #12
 800db1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db22:	6161      	str	r1, [r4, #20]
 800db24:	e7ea      	b.n	800dafc <__d2b+0x58>
 800db26:	a801      	add	r0, sp, #4
 800db28:	f7ff fd59 	bl	800d5de <__lo0bits>
 800db2c:	9b01      	ldr	r3, [sp, #4]
 800db2e:	6163      	str	r3, [r4, #20]
 800db30:	3020      	adds	r0, #32
 800db32:	2201      	movs	r2, #1
 800db34:	e7e8      	b.n	800db08 <__d2b+0x64>
 800db36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800db3e:	6038      	str	r0, [r7, #0]
 800db40:	6918      	ldr	r0, [r3, #16]
 800db42:	f7ff fd2d 	bl	800d5a0 <__hi0bits>
 800db46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db4a:	e7e5      	b.n	800db18 <__d2b+0x74>
 800db4c:	08022614 	.word	0x08022614
 800db50:	08022625 	.word	0x08022625

0800db54 <__ssputs_r>:
 800db54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db58:	688e      	ldr	r6, [r1, #8]
 800db5a:	461f      	mov	r7, r3
 800db5c:	42be      	cmp	r6, r7
 800db5e:	680b      	ldr	r3, [r1, #0]
 800db60:	4682      	mov	sl, r0
 800db62:	460c      	mov	r4, r1
 800db64:	4690      	mov	r8, r2
 800db66:	d82d      	bhi.n	800dbc4 <__ssputs_r+0x70>
 800db68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800db70:	d026      	beq.n	800dbc0 <__ssputs_r+0x6c>
 800db72:	6965      	ldr	r5, [r4, #20]
 800db74:	6909      	ldr	r1, [r1, #16]
 800db76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db7a:	eba3 0901 	sub.w	r9, r3, r1
 800db7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db82:	1c7b      	adds	r3, r7, #1
 800db84:	444b      	add	r3, r9
 800db86:	106d      	asrs	r5, r5, #1
 800db88:	429d      	cmp	r5, r3
 800db8a:	bf38      	it	cc
 800db8c:	461d      	movcc	r5, r3
 800db8e:	0553      	lsls	r3, r2, #21
 800db90:	d527      	bpl.n	800dbe2 <__ssputs_r+0x8e>
 800db92:	4629      	mov	r1, r5
 800db94:	f7ff fbd0 	bl	800d338 <_malloc_r>
 800db98:	4606      	mov	r6, r0
 800db9a:	b360      	cbz	r0, 800dbf6 <__ssputs_r+0xa2>
 800db9c:	6921      	ldr	r1, [r4, #16]
 800db9e:	464a      	mov	r2, r9
 800dba0:	f000 fa06 	bl	800dfb0 <memcpy>
 800dba4:	89a3      	ldrh	r3, [r4, #12]
 800dba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dbaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbae:	81a3      	strh	r3, [r4, #12]
 800dbb0:	6126      	str	r6, [r4, #16]
 800dbb2:	6165      	str	r5, [r4, #20]
 800dbb4:	444e      	add	r6, r9
 800dbb6:	eba5 0509 	sub.w	r5, r5, r9
 800dbba:	6026      	str	r6, [r4, #0]
 800dbbc:	60a5      	str	r5, [r4, #8]
 800dbbe:	463e      	mov	r6, r7
 800dbc0:	42be      	cmp	r6, r7
 800dbc2:	d900      	bls.n	800dbc6 <__ssputs_r+0x72>
 800dbc4:	463e      	mov	r6, r7
 800dbc6:	6820      	ldr	r0, [r4, #0]
 800dbc8:	4632      	mov	r2, r6
 800dbca:	4641      	mov	r1, r8
 800dbcc:	f000 f9c6 	bl	800df5c <memmove>
 800dbd0:	68a3      	ldr	r3, [r4, #8]
 800dbd2:	1b9b      	subs	r3, r3, r6
 800dbd4:	60a3      	str	r3, [r4, #8]
 800dbd6:	6823      	ldr	r3, [r4, #0]
 800dbd8:	4433      	add	r3, r6
 800dbda:	6023      	str	r3, [r4, #0]
 800dbdc:	2000      	movs	r0, #0
 800dbde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbe2:	462a      	mov	r2, r5
 800dbe4:	f000 fa36 	bl	800e054 <_realloc_r>
 800dbe8:	4606      	mov	r6, r0
 800dbea:	2800      	cmp	r0, #0
 800dbec:	d1e0      	bne.n	800dbb0 <__ssputs_r+0x5c>
 800dbee:	6921      	ldr	r1, [r4, #16]
 800dbf0:	4650      	mov	r0, sl
 800dbf2:	f7ff fb2d 	bl	800d250 <_free_r>
 800dbf6:	230c      	movs	r3, #12
 800dbf8:	f8ca 3000 	str.w	r3, [sl]
 800dbfc:	89a3      	ldrh	r3, [r4, #12]
 800dbfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc02:	81a3      	strh	r3, [r4, #12]
 800dc04:	f04f 30ff 	mov.w	r0, #4294967295
 800dc08:	e7e9      	b.n	800dbde <__ssputs_r+0x8a>
	...

0800dc0c <_svfiprintf_r>:
 800dc0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc10:	4698      	mov	r8, r3
 800dc12:	898b      	ldrh	r3, [r1, #12]
 800dc14:	061b      	lsls	r3, r3, #24
 800dc16:	b09d      	sub	sp, #116	@ 0x74
 800dc18:	4607      	mov	r7, r0
 800dc1a:	460d      	mov	r5, r1
 800dc1c:	4614      	mov	r4, r2
 800dc1e:	d510      	bpl.n	800dc42 <_svfiprintf_r+0x36>
 800dc20:	690b      	ldr	r3, [r1, #16]
 800dc22:	b973      	cbnz	r3, 800dc42 <_svfiprintf_r+0x36>
 800dc24:	2140      	movs	r1, #64	@ 0x40
 800dc26:	f7ff fb87 	bl	800d338 <_malloc_r>
 800dc2a:	6028      	str	r0, [r5, #0]
 800dc2c:	6128      	str	r0, [r5, #16]
 800dc2e:	b930      	cbnz	r0, 800dc3e <_svfiprintf_r+0x32>
 800dc30:	230c      	movs	r3, #12
 800dc32:	603b      	str	r3, [r7, #0]
 800dc34:	f04f 30ff 	mov.w	r0, #4294967295
 800dc38:	b01d      	add	sp, #116	@ 0x74
 800dc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc3e:	2340      	movs	r3, #64	@ 0x40
 800dc40:	616b      	str	r3, [r5, #20]
 800dc42:	2300      	movs	r3, #0
 800dc44:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc46:	2320      	movs	r3, #32
 800dc48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc4c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc50:	2330      	movs	r3, #48	@ 0x30
 800dc52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ddf0 <_svfiprintf_r+0x1e4>
 800dc56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc5a:	f04f 0901 	mov.w	r9, #1
 800dc5e:	4623      	mov	r3, r4
 800dc60:	469a      	mov	sl, r3
 800dc62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc66:	b10a      	cbz	r2, 800dc6c <_svfiprintf_r+0x60>
 800dc68:	2a25      	cmp	r2, #37	@ 0x25
 800dc6a:	d1f9      	bne.n	800dc60 <_svfiprintf_r+0x54>
 800dc6c:	ebba 0b04 	subs.w	fp, sl, r4
 800dc70:	d00b      	beq.n	800dc8a <_svfiprintf_r+0x7e>
 800dc72:	465b      	mov	r3, fp
 800dc74:	4622      	mov	r2, r4
 800dc76:	4629      	mov	r1, r5
 800dc78:	4638      	mov	r0, r7
 800dc7a:	f7ff ff6b 	bl	800db54 <__ssputs_r>
 800dc7e:	3001      	adds	r0, #1
 800dc80:	f000 80a7 	beq.w	800ddd2 <_svfiprintf_r+0x1c6>
 800dc84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc86:	445a      	add	r2, fp
 800dc88:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc8a:	f89a 3000 	ldrb.w	r3, [sl]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	f000 809f 	beq.w	800ddd2 <_svfiprintf_r+0x1c6>
 800dc94:	2300      	movs	r3, #0
 800dc96:	f04f 32ff 	mov.w	r2, #4294967295
 800dc9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc9e:	f10a 0a01 	add.w	sl, sl, #1
 800dca2:	9304      	str	r3, [sp, #16]
 800dca4:	9307      	str	r3, [sp, #28]
 800dca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcac:	4654      	mov	r4, sl
 800dcae:	2205      	movs	r2, #5
 800dcb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcb4:	484e      	ldr	r0, [pc, #312]	@ (800ddf0 <_svfiprintf_r+0x1e4>)
 800dcb6:	f7f2 fb0b 	bl	80002d0 <memchr>
 800dcba:	9a04      	ldr	r2, [sp, #16]
 800dcbc:	b9d8      	cbnz	r0, 800dcf6 <_svfiprintf_r+0xea>
 800dcbe:	06d0      	lsls	r0, r2, #27
 800dcc0:	bf44      	itt	mi
 800dcc2:	2320      	movmi	r3, #32
 800dcc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcc8:	0711      	lsls	r1, r2, #28
 800dcca:	bf44      	itt	mi
 800dccc:	232b      	movmi	r3, #43	@ 0x2b
 800dcce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcd2:	f89a 3000 	ldrb.w	r3, [sl]
 800dcd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcd8:	d015      	beq.n	800dd06 <_svfiprintf_r+0xfa>
 800dcda:	9a07      	ldr	r2, [sp, #28]
 800dcdc:	4654      	mov	r4, sl
 800dcde:	2000      	movs	r0, #0
 800dce0:	f04f 0c0a 	mov.w	ip, #10
 800dce4:	4621      	mov	r1, r4
 800dce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dcea:	3b30      	subs	r3, #48	@ 0x30
 800dcec:	2b09      	cmp	r3, #9
 800dcee:	d94b      	bls.n	800dd88 <_svfiprintf_r+0x17c>
 800dcf0:	b1b0      	cbz	r0, 800dd20 <_svfiprintf_r+0x114>
 800dcf2:	9207      	str	r2, [sp, #28]
 800dcf4:	e014      	b.n	800dd20 <_svfiprintf_r+0x114>
 800dcf6:	eba0 0308 	sub.w	r3, r0, r8
 800dcfa:	fa09 f303 	lsl.w	r3, r9, r3
 800dcfe:	4313      	orrs	r3, r2
 800dd00:	9304      	str	r3, [sp, #16]
 800dd02:	46a2      	mov	sl, r4
 800dd04:	e7d2      	b.n	800dcac <_svfiprintf_r+0xa0>
 800dd06:	9b03      	ldr	r3, [sp, #12]
 800dd08:	1d19      	adds	r1, r3, #4
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	9103      	str	r1, [sp, #12]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	bfbb      	ittet	lt
 800dd12:	425b      	neglt	r3, r3
 800dd14:	f042 0202 	orrlt.w	r2, r2, #2
 800dd18:	9307      	strge	r3, [sp, #28]
 800dd1a:	9307      	strlt	r3, [sp, #28]
 800dd1c:	bfb8      	it	lt
 800dd1e:	9204      	strlt	r2, [sp, #16]
 800dd20:	7823      	ldrb	r3, [r4, #0]
 800dd22:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd24:	d10a      	bne.n	800dd3c <_svfiprintf_r+0x130>
 800dd26:	7863      	ldrb	r3, [r4, #1]
 800dd28:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd2a:	d132      	bne.n	800dd92 <_svfiprintf_r+0x186>
 800dd2c:	9b03      	ldr	r3, [sp, #12]
 800dd2e:	1d1a      	adds	r2, r3, #4
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	9203      	str	r2, [sp, #12]
 800dd34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd38:	3402      	adds	r4, #2
 800dd3a:	9305      	str	r3, [sp, #20]
 800dd3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800de00 <_svfiprintf_r+0x1f4>
 800dd40:	7821      	ldrb	r1, [r4, #0]
 800dd42:	2203      	movs	r2, #3
 800dd44:	4650      	mov	r0, sl
 800dd46:	f7f2 fac3 	bl	80002d0 <memchr>
 800dd4a:	b138      	cbz	r0, 800dd5c <_svfiprintf_r+0x150>
 800dd4c:	9b04      	ldr	r3, [sp, #16]
 800dd4e:	eba0 000a 	sub.w	r0, r0, sl
 800dd52:	2240      	movs	r2, #64	@ 0x40
 800dd54:	4082      	lsls	r2, r0
 800dd56:	4313      	orrs	r3, r2
 800dd58:	3401      	adds	r4, #1
 800dd5a:	9304      	str	r3, [sp, #16]
 800dd5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd60:	4824      	ldr	r0, [pc, #144]	@ (800ddf4 <_svfiprintf_r+0x1e8>)
 800dd62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd66:	2206      	movs	r2, #6
 800dd68:	f7f2 fab2 	bl	80002d0 <memchr>
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d036      	beq.n	800ddde <_svfiprintf_r+0x1d2>
 800dd70:	4b21      	ldr	r3, [pc, #132]	@ (800ddf8 <_svfiprintf_r+0x1ec>)
 800dd72:	bb1b      	cbnz	r3, 800ddbc <_svfiprintf_r+0x1b0>
 800dd74:	9b03      	ldr	r3, [sp, #12]
 800dd76:	3307      	adds	r3, #7
 800dd78:	f023 0307 	bic.w	r3, r3, #7
 800dd7c:	3308      	adds	r3, #8
 800dd7e:	9303      	str	r3, [sp, #12]
 800dd80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd82:	4433      	add	r3, r6
 800dd84:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd86:	e76a      	b.n	800dc5e <_svfiprintf_r+0x52>
 800dd88:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd8c:	460c      	mov	r4, r1
 800dd8e:	2001      	movs	r0, #1
 800dd90:	e7a8      	b.n	800dce4 <_svfiprintf_r+0xd8>
 800dd92:	2300      	movs	r3, #0
 800dd94:	3401      	adds	r4, #1
 800dd96:	9305      	str	r3, [sp, #20]
 800dd98:	4619      	mov	r1, r3
 800dd9a:	f04f 0c0a 	mov.w	ip, #10
 800dd9e:	4620      	mov	r0, r4
 800dda0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dda4:	3a30      	subs	r2, #48	@ 0x30
 800dda6:	2a09      	cmp	r2, #9
 800dda8:	d903      	bls.n	800ddb2 <_svfiprintf_r+0x1a6>
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d0c6      	beq.n	800dd3c <_svfiprintf_r+0x130>
 800ddae:	9105      	str	r1, [sp, #20]
 800ddb0:	e7c4      	b.n	800dd3c <_svfiprintf_r+0x130>
 800ddb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddb6:	4604      	mov	r4, r0
 800ddb8:	2301      	movs	r3, #1
 800ddba:	e7f0      	b.n	800dd9e <_svfiprintf_r+0x192>
 800ddbc:	ab03      	add	r3, sp, #12
 800ddbe:	9300      	str	r3, [sp, #0]
 800ddc0:	462a      	mov	r2, r5
 800ddc2:	4b0e      	ldr	r3, [pc, #56]	@ (800ddfc <_svfiprintf_r+0x1f0>)
 800ddc4:	a904      	add	r1, sp, #16
 800ddc6:	4638      	mov	r0, r7
 800ddc8:	f7fd fe86 	bl	800bad8 <_printf_float>
 800ddcc:	1c42      	adds	r2, r0, #1
 800ddce:	4606      	mov	r6, r0
 800ddd0:	d1d6      	bne.n	800dd80 <_svfiprintf_r+0x174>
 800ddd2:	89ab      	ldrh	r3, [r5, #12]
 800ddd4:	065b      	lsls	r3, r3, #25
 800ddd6:	f53f af2d 	bmi.w	800dc34 <_svfiprintf_r+0x28>
 800ddda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dddc:	e72c      	b.n	800dc38 <_svfiprintf_r+0x2c>
 800ddde:	ab03      	add	r3, sp, #12
 800dde0:	9300      	str	r3, [sp, #0]
 800dde2:	462a      	mov	r2, r5
 800dde4:	4b05      	ldr	r3, [pc, #20]	@ (800ddfc <_svfiprintf_r+0x1f0>)
 800dde6:	a904      	add	r1, sp, #16
 800dde8:	4638      	mov	r0, r7
 800ddea:	f7fe f90d 	bl	800c008 <_printf_i>
 800ddee:	e7ed      	b.n	800ddcc <_svfiprintf_r+0x1c0>
 800ddf0:	08022780 	.word	0x08022780
 800ddf4:	0802278a 	.word	0x0802278a
 800ddf8:	0800bad9 	.word	0x0800bad9
 800ddfc:	0800db55 	.word	0x0800db55
 800de00:	08022786 	.word	0x08022786

0800de04 <__sflush_r>:
 800de04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de0c:	0716      	lsls	r6, r2, #28
 800de0e:	4605      	mov	r5, r0
 800de10:	460c      	mov	r4, r1
 800de12:	d454      	bmi.n	800debe <__sflush_r+0xba>
 800de14:	684b      	ldr	r3, [r1, #4]
 800de16:	2b00      	cmp	r3, #0
 800de18:	dc02      	bgt.n	800de20 <__sflush_r+0x1c>
 800de1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	dd48      	ble.n	800deb2 <__sflush_r+0xae>
 800de20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de22:	2e00      	cmp	r6, #0
 800de24:	d045      	beq.n	800deb2 <__sflush_r+0xae>
 800de26:	2300      	movs	r3, #0
 800de28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de2c:	682f      	ldr	r7, [r5, #0]
 800de2e:	6a21      	ldr	r1, [r4, #32]
 800de30:	602b      	str	r3, [r5, #0]
 800de32:	d030      	beq.n	800de96 <__sflush_r+0x92>
 800de34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de36:	89a3      	ldrh	r3, [r4, #12]
 800de38:	0759      	lsls	r1, r3, #29
 800de3a:	d505      	bpl.n	800de48 <__sflush_r+0x44>
 800de3c:	6863      	ldr	r3, [r4, #4]
 800de3e:	1ad2      	subs	r2, r2, r3
 800de40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de42:	b10b      	cbz	r3, 800de48 <__sflush_r+0x44>
 800de44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de46:	1ad2      	subs	r2, r2, r3
 800de48:	2300      	movs	r3, #0
 800de4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de4c:	6a21      	ldr	r1, [r4, #32]
 800de4e:	4628      	mov	r0, r5
 800de50:	47b0      	blx	r6
 800de52:	1c43      	adds	r3, r0, #1
 800de54:	89a3      	ldrh	r3, [r4, #12]
 800de56:	d106      	bne.n	800de66 <__sflush_r+0x62>
 800de58:	6829      	ldr	r1, [r5, #0]
 800de5a:	291d      	cmp	r1, #29
 800de5c:	d82b      	bhi.n	800deb6 <__sflush_r+0xb2>
 800de5e:	4a2a      	ldr	r2, [pc, #168]	@ (800df08 <__sflush_r+0x104>)
 800de60:	410a      	asrs	r2, r1
 800de62:	07d6      	lsls	r6, r2, #31
 800de64:	d427      	bmi.n	800deb6 <__sflush_r+0xb2>
 800de66:	2200      	movs	r2, #0
 800de68:	6062      	str	r2, [r4, #4]
 800de6a:	04d9      	lsls	r1, r3, #19
 800de6c:	6922      	ldr	r2, [r4, #16]
 800de6e:	6022      	str	r2, [r4, #0]
 800de70:	d504      	bpl.n	800de7c <__sflush_r+0x78>
 800de72:	1c42      	adds	r2, r0, #1
 800de74:	d101      	bne.n	800de7a <__sflush_r+0x76>
 800de76:	682b      	ldr	r3, [r5, #0]
 800de78:	b903      	cbnz	r3, 800de7c <__sflush_r+0x78>
 800de7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800de7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de7e:	602f      	str	r7, [r5, #0]
 800de80:	b1b9      	cbz	r1, 800deb2 <__sflush_r+0xae>
 800de82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de86:	4299      	cmp	r1, r3
 800de88:	d002      	beq.n	800de90 <__sflush_r+0x8c>
 800de8a:	4628      	mov	r0, r5
 800de8c:	f7ff f9e0 	bl	800d250 <_free_r>
 800de90:	2300      	movs	r3, #0
 800de92:	6363      	str	r3, [r4, #52]	@ 0x34
 800de94:	e00d      	b.n	800deb2 <__sflush_r+0xae>
 800de96:	2301      	movs	r3, #1
 800de98:	4628      	mov	r0, r5
 800de9a:	47b0      	blx	r6
 800de9c:	4602      	mov	r2, r0
 800de9e:	1c50      	adds	r0, r2, #1
 800dea0:	d1c9      	bne.n	800de36 <__sflush_r+0x32>
 800dea2:	682b      	ldr	r3, [r5, #0]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d0c6      	beq.n	800de36 <__sflush_r+0x32>
 800dea8:	2b1d      	cmp	r3, #29
 800deaa:	d001      	beq.n	800deb0 <__sflush_r+0xac>
 800deac:	2b16      	cmp	r3, #22
 800deae:	d11e      	bne.n	800deee <__sflush_r+0xea>
 800deb0:	602f      	str	r7, [r5, #0]
 800deb2:	2000      	movs	r0, #0
 800deb4:	e022      	b.n	800defc <__sflush_r+0xf8>
 800deb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800deba:	b21b      	sxth	r3, r3
 800debc:	e01b      	b.n	800def6 <__sflush_r+0xf2>
 800debe:	690f      	ldr	r7, [r1, #16]
 800dec0:	2f00      	cmp	r7, #0
 800dec2:	d0f6      	beq.n	800deb2 <__sflush_r+0xae>
 800dec4:	0793      	lsls	r3, r2, #30
 800dec6:	680e      	ldr	r6, [r1, #0]
 800dec8:	bf08      	it	eq
 800deca:	694b      	ldreq	r3, [r1, #20]
 800decc:	600f      	str	r7, [r1, #0]
 800dece:	bf18      	it	ne
 800ded0:	2300      	movne	r3, #0
 800ded2:	eba6 0807 	sub.w	r8, r6, r7
 800ded6:	608b      	str	r3, [r1, #8]
 800ded8:	f1b8 0f00 	cmp.w	r8, #0
 800dedc:	dde9      	ble.n	800deb2 <__sflush_r+0xae>
 800dede:	6a21      	ldr	r1, [r4, #32]
 800dee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dee2:	4643      	mov	r3, r8
 800dee4:	463a      	mov	r2, r7
 800dee6:	4628      	mov	r0, r5
 800dee8:	47b0      	blx	r6
 800deea:	2800      	cmp	r0, #0
 800deec:	dc08      	bgt.n	800df00 <__sflush_r+0xfc>
 800deee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800def2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800def6:	81a3      	strh	r3, [r4, #12]
 800def8:	f04f 30ff 	mov.w	r0, #4294967295
 800defc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df00:	4407      	add	r7, r0
 800df02:	eba8 0800 	sub.w	r8, r8, r0
 800df06:	e7e7      	b.n	800ded8 <__sflush_r+0xd4>
 800df08:	dfbffffe 	.word	0xdfbffffe

0800df0c <_fflush_r>:
 800df0c:	b538      	push	{r3, r4, r5, lr}
 800df0e:	690b      	ldr	r3, [r1, #16]
 800df10:	4605      	mov	r5, r0
 800df12:	460c      	mov	r4, r1
 800df14:	b913      	cbnz	r3, 800df1c <_fflush_r+0x10>
 800df16:	2500      	movs	r5, #0
 800df18:	4628      	mov	r0, r5
 800df1a:	bd38      	pop	{r3, r4, r5, pc}
 800df1c:	b118      	cbz	r0, 800df26 <_fflush_r+0x1a>
 800df1e:	6a03      	ldr	r3, [r0, #32]
 800df20:	b90b      	cbnz	r3, 800df26 <_fflush_r+0x1a>
 800df22:	f7fe fa1d 	bl	800c360 <__sinit>
 800df26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d0f3      	beq.n	800df16 <_fflush_r+0xa>
 800df2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df30:	07d0      	lsls	r0, r2, #31
 800df32:	d404      	bmi.n	800df3e <_fflush_r+0x32>
 800df34:	0599      	lsls	r1, r3, #22
 800df36:	d402      	bmi.n	800df3e <_fflush_r+0x32>
 800df38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df3a:	f7fe fb38 	bl	800c5ae <__retarget_lock_acquire_recursive>
 800df3e:	4628      	mov	r0, r5
 800df40:	4621      	mov	r1, r4
 800df42:	f7ff ff5f 	bl	800de04 <__sflush_r>
 800df46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df48:	07da      	lsls	r2, r3, #31
 800df4a:	4605      	mov	r5, r0
 800df4c:	d4e4      	bmi.n	800df18 <_fflush_r+0xc>
 800df4e:	89a3      	ldrh	r3, [r4, #12]
 800df50:	059b      	lsls	r3, r3, #22
 800df52:	d4e1      	bmi.n	800df18 <_fflush_r+0xc>
 800df54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df56:	f7fe fb2b 	bl	800c5b0 <__retarget_lock_release_recursive>
 800df5a:	e7dd      	b.n	800df18 <_fflush_r+0xc>

0800df5c <memmove>:
 800df5c:	4288      	cmp	r0, r1
 800df5e:	b510      	push	{r4, lr}
 800df60:	eb01 0402 	add.w	r4, r1, r2
 800df64:	d902      	bls.n	800df6c <memmove+0x10>
 800df66:	4284      	cmp	r4, r0
 800df68:	4623      	mov	r3, r4
 800df6a:	d807      	bhi.n	800df7c <memmove+0x20>
 800df6c:	1e43      	subs	r3, r0, #1
 800df6e:	42a1      	cmp	r1, r4
 800df70:	d008      	beq.n	800df84 <memmove+0x28>
 800df72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800df7a:	e7f8      	b.n	800df6e <memmove+0x12>
 800df7c:	4402      	add	r2, r0
 800df7e:	4601      	mov	r1, r0
 800df80:	428a      	cmp	r2, r1
 800df82:	d100      	bne.n	800df86 <memmove+0x2a>
 800df84:	bd10      	pop	{r4, pc}
 800df86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800df8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800df8e:	e7f7      	b.n	800df80 <memmove+0x24>

0800df90 <_sbrk_r>:
 800df90:	b538      	push	{r3, r4, r5, lr}
 800df92:	4d06      	ldr	r5, [pc, #24]	@ (800dfac <_sbrk_r+0x1c>)
 800df94:	2300      	movs	r3, #0
 800df96:	4604      	mov	r4, r0
 800df98:	4608      	mov	r0, r1
 800df9a:	602b      	str	r3, [r5, #0]
 800df9c:	f7f5 f938 	bl	8003210 <_sbrk>
 800dfa0:	1c43      	adds	r3, r0, #1
 800dfa2:	d102      	bne.n	800dfaa <_sbrk_r+0x1a>
 800dfa4:	682b      	ldr	r3, [r5, #0]
 800dfa6:	b103      	cbz	r3, 800dfaa <_sbrk_r+0x1a>
 800dfa8:	6023      	str	r3, [r4, #0]
 800dfaa:	bd38      	pop	{r3, r4, r5, pc}
 800dfac:	20011aa8 	.word	0x20011aa8

0800dfb0 <memcpy>:
 800dfb0:	440a      	add	r2, r1
 800dfb2:	4291      	cmp	r1, r2
 800dfb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfb8:	d100      	bne.n	800dfbc <memcpy+0xc>
 800dfba:	4770      	bx	lr
 800dfbc:	b510      	push	{r4, lr}
 800dfbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dfc6:	4291      	cmp	r1, r2
 800dfc8:	d1f9      	bne.n	800dfbe <memcpy+0xe>
 800dfca:	bd10      	pop	{r4, pc}

0800dfcc <__assert_func>:
 800dfcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfce:	4614      	mov	r4, r2
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	4b09      	ldr	r3, [pc, #36]	@ (800dff8 <__assert_func+0x2c>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4605      	mov	r5, r0
 800dfd8:	68d8      	ldr	r0, [r3, #12]
 800dfda:	b954      	cbnz	r4, 800dff2 <__assert_func+0x26>
 800dfdc:	4b07      	ldr	r3, [pc, #28]	@ (800dffc <__assert_func+0x30>)
 800dfde:	461c      	mov	r4, r3
 800dfe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfe4:	9100      	str	r1, [sp, #0]
 800dfe6:	462b      	mov	r3, r5
 800dfe8:	4905      	ldr	r1, [pc, #20]	@ (800e000 <__assert_func+0x34>)
 800dfea:	f000 f86f 	bl	800e0cc <fiprintf>
 800dfee:	f000 f87f 	bl	800e0f0 <abort>
 800dff2:	4b04      	ldr	r3, [pc, #16]	@ (800e004 <__assert_func+0x38>)
 800dff4:	e7f4      	b.n	800dfe0 <__assert_func+0x14>
 800dff6:	bf00      	nop
 800dff8:	20000018 	.word	0x20000018
 800dffc:	080227d6 	.word	0x080227d6
 800e000:	080227a8 	.word	0x080227a8
 800e004:	0802279b 	.word	0x0802279b

0800e008 <_calloc_r>:
 800e008:	b570      	push	{r4, r5, r6, lr}
 800e00a:	fba1 5402 	umull	r5, r4, r1, r2
 800e00e:	b93c      	cbnz	r4, 800e020 <_calloc_r+0x18>
 800e010:	4629      	mov	r1, r5
 800e012:	f7ff f991 	bl	800d338 <_malloc_r>
 800e016:	4606      	mov	r6, r0
 800e018:	b928      	cbnz	r0, 800e026 <_calloc_r+0x1e>
 800e01a:	2600      	movs	r6, #0
 800e01c:	4630      	mov	r0, r6
 800e01e:	bd70      	pop	{r4, r5, r6, pc}
 800e020:	220c      	movs	r2, #12
 800e022:	6002      	str	r2, [r0, #0]
 800e024:	e7f9      	b.n	800e01a <_calloc_r+0x12>
 800e026:	462a      	mov	r2, r5
 800e028:	4621      	mov	r1, r4
 800e02a:	f7fe fa42 	bl	800c4b2 <memset>
 800e02e:	e7f5      	b.n	800e01c <_calloc_r+0x14>

0800e030 <__ascii_mbtowc>:
 800e030:	b082      	sub	sp, #8
 800e032:	b901      	cbnz	r1, 800e036 <__ascii_mbtowc+0x6>
 800e034:	a901      	add	r1, sp, #4
 800e036:	b142      	cbz	r2, 800e04a <__ascii_mbtowc+0x1a>
 800e038:	b14b      	cbz	r3, 800e04e <__ascii_mbtowc+0x1e>
 800e03a:	7813      	ldrb	r3, [r2, #0]
 800e03c:	600b      	str	r3, [r1, #0]
 800e03e:	7812      	ldrb	r2, [r2, #0]
 800e040:	1e10      	subs	r0, r2, #0
 800e042:	bf18      	it	ne
 800e044:	2001      	movne	r0, #1
 800e046:	b002      	add	sp, #8
 800e048:	4770      	bx	lr
 800e04a:	4610      	mov	r0, r2
 800e04c:	e7fb      	b.n	800e046 <__ascii_mbtowc+0x16>
 800e04e:	f06f 0001 	mvn.w	r0, #1
 800e052:	e7f8      	b.n	800e046 <__ascii_mbtowc+0x16>

0800e054 <_realloc_r>:
 800e054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e058:	4680      	mov	r8, r0
 800e05a:	4615      	mov	r5, r2
 800e05c:	460c      	mov	r4, r1
 800e05e:	b921      	cbnz	r1, 800e06a <_realloc_r+0x16>
 800e060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e064:	4611      	mov	r1, r2
 800e066:	f7ff b967 	b.w	800d338 <_malloc_r>
 800e06a:	b92a      	cbnz	r2, 800e078 <_realloc_r+0x24>
 800e06c:	f7ff f8f0 	bl	800d250 <_free_r>
 800e070:	2400      	movs	r4, #0
 800e072:	4620      	mov	r0, r4
 800e074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e078:	f000 f841 	bl	800e0fe <_malloc_usable_size_r>
 800e07c:	4285      	cmp	r5, r0
 800e07e:	4606      	mov	r6, r0
 800e080:	d802      	bhi.n	800e088 <_realloc_r+0x34>
 800e082:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e086:	d8f4      	bhi.n	800e072 <_realloc_r+0x1e>
 800e088:	4629      	mov	r1, r5
 800e08a:	4640      	mov	r0, r8
 800e08c:	f7ff f954 	bl	800d338 <_malloc_r>
 800e090:	4607      	mov	r7, r0
 800e092:	2800      	cmp	r0, #0
 800e094:	d0ec      	beq.n	800e070 <_realloc_r+0x1c>
 800e096:	42b5      	cmp	r5, r6
 800e098:	462a      	mov	r2, r5
 800e09a:	4621      	mov	r1, r4
 800e09c:	bf28      	it	cs
 800e09e:	4632      	movcs	r2, r6
 800e0a0:	f7ff ff86 	bl	800dfb0 <memcpy>
 800e0a4:	4621      	mov	r1, r4
 800e0a6:	4640      	mov	r0, r8
 800e0a8:	f7ff f8d2 	bl	800d250 <_free_r>
 800e0ac:	463c      	mov	r4, r7
 800e0ae:	e7e0      	b.n	800e072 <_realloc_r+0x1e>

0800e0b0 <__ascii_wctomb>:
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	4608      	mov	r0, r1
 800e0b4:	b141      	cbz	r1, 800e0c8 <__ascii_wctomb+0x18>
 800e0b6:	2aff      	cmp	r2, #255	@ 0xff
 800e0b8:	d904      	bls.n	800e0c4 <__ascii_wctomb+0x14>
 800e0ba:	228a      	movs	r2, #138	@ 0x8a
 800e0bc:	601a      	str	r2, [r3, #0]
 800e0be:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c2:	4770      	bx	lr
 800e0c4:	700a      	strb	r2, [r1, #0]
 800e0c6:	2001      	movs	r0, #1
 800e0c8:	4770      	bx	lr
	...

0800e0cc <fiprintf>:
 800e0cc:	b40e      	push	{r1, r2, r3}
 800e0ce:	b503      	push	{r0, r1, lr}
 800e0d0:	4601      	mov	r1, r0
 800e0d2:	ab03      	add	r3, sp, #12
 800e0d4:	4805      	ldr	r0, [pc, #20]	@ (800e0ec <fiprintf+0x20>)
 800e0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0da:	6800      	ldr	r0, [r0, #0]
 800e0dc:	9301      	str	r3, [sp, #4]
 800e0de:	f000 f83f 	bl	800e160 <_vfiprintf_r>
 800e0e2:	b002      	add	sp, #8
 800e0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0e8:	b003      	add	sp, #12
 800e0ea:	4770      	bx	lr
 800e0ec:	20000018 	.word	0x20000018

0800e0f0 <abort>:
 800e0f0:	b508      	push	{r3, lr}
 800e0f2:	2006      	movs	r0, #6
 800e0f4:	f000 fa08 	bl	800e508 <raise>
 800e0f8:	2001      	movs	r0, #1
 800e0fa:	f7f5 f811 	bl	8003120 <_exit>

0800e0fe <_malloc_usable_size_r>:
 800e0fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e102:	1f18      	subs	r0, r3, #4
 800e104:	2b00      	cmp	r3, #0
 800e106:	bfbc      	itt	lt
 800e108:	580b      	ldrlt	r3, [r1, r0]
 800e10a:	18c0      	addlt	r0, r0, r3
 800e10c:	4770      	bx	lr

0800e10e <__sfputc_r>:
 800e10e:	6893      	ldr	r3, [r2, #8]
 800e110:	3b01      	subs	r3, #1
 800e112:	2b00      	cmp	r3, #0
 800e114:	b410      	push	{r4}
 800e116:	6093      	str	r3, [r2, #8]
 800e118:	da08      	bge.n	800e12c <__sfputc_r+0x1e>
 800e11a:	6994      	ldr	r4, [r2, #24]
 800e11c:	42a3      	cmp	r3, r4
 800e11e:	db01      	blt.n	800e124 <__sfputc_r+0x16>
 800e120:	290a      	cmp	r1, #10
 800e122:	d103      	bne.n	800e12c <__sfputc_r+0x1e>
 800e124:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e128:	f000 b932 	b.w	800e390 <__swbuf_r>
 800e12c:	6813      	ldr	r3, [r2, #0]
 800e12e:	1c58      	adds	r0, r3, #1
 800e130:	6010      	str	r0, [r2, #0]
 800e132:	7019      	strb	r1, [r3, #0]
 800e134:	4608      	mov	r0, r1
 800e136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <__sfputs_r>:
 800e13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e13e:	4606      	mov	r6, r0
 800e140:	460f      	mov	r7, r1
 800e142:	4614      	mov	r4, r2
 800e144:	18d5      	adds	r5, r2, r3
 800e146:	42ac      	cmp	r4, r5
 800e148:	d101      	bne.n	800e14e <__sfputs_r+0x12>
 800e14a:	2000      	movs	r0, #0
 800e14c:	e007      	b.n	800e15e <__sfputs_r+0x22>
 800e14e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e152:	463a      	mov	r2, r7
 800e154:	4630      	mov	r0, r6
 800e156:	f7ff ffda 	bl	800e10e <__sfputc_r>
 800e15a:	1c43      	adds	r3, r0, #1
 800e15c:	d1f3      	bne.n	800e146 <__sfputs_r+0xa>
 800e15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e160 <_vfiprintf_r>:
 800e160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e164:	460d      	mov	r5, r1
 800e166:	b09d      	sub	sp, #116	@ 0x74
 800e168:	4614      	mov	r4, r2
 800e16a:	4698      	mov	r8, r3
 800e16c:	4606      	mov	r6, r0
 800e16e:	b118      	cbz	r0, 800e178 <_vfiprintf_r+0x18>
 800e170:	6a03      	ldr	r3, [r0, #32]
 800e172:	b90b      	cbnz	r3, 800e178 <_vfiprintf_r+0x18>
 800e174:	f7fe f8f4 	bl	800c360 <__sinit>
 800e178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e17a:	07d9      	lsls	r1, r3, #31
 800e17c:	d405      	bmi.n	800e18a <_vfiprintf_r+0x2a>
 800e17e:	89ab      	ldrh	r3, [r5, #12]
 800e180:	059a      	lsls	r2, r3, #22
 800e182:	d402      	bmi.n	800e18a <_vfiprintf_r+0x2a>
 800e184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e186:	f7fe fa12 	bl	800c5ae <__retarget_lock_acquire_recursive>
 800e18a:	89ab      	ldrh	r3, [r5, #12]
 800e18c:	071b      	lsls	r3, r3, #28
 800e18e:	d501      	bpl.n	800e194 <_vfiprintf_r+0x34>
 800e190:	692b      	ldr	r3, [r5, #16]
 800e192:	b99b      	cbnz	r3, 800e1bc <_vfiprintf_r+0x5c>
 800e194:	4629      	mov	r1, r5
 800e196:	4630      	mov	r0, r6
 800e198:	f000 f938 	bl	800e40c <__swsetup_r>
 800e19c:	b170      	cbz	r0, 800e1bc <_vfiprintf_r+0x5c>
 800e19e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1a0:	07dc      	lsls	r4, r3, #31
 800e1a2:	d504      	bpl.n	800e1ae <_vfiprintf_r+0x4e>
 800e1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a8:	b01d      	add	sp, #116	@ 0x74
 800e1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ae:	89ab      	ldrh	r3, [r5, #12]
 800e1b0:	0598      	lsls	r0, r3, #22
 800e1b2:	d4f7      	bmi.n	800e1a4 <_vfiprintf_r+0x44>
 800e1b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1b6:	f7fe f9fb 	bl	800c5b0 <__retarget_lock_release_recursive>
 800e1ba:	e7f3      	b.n	800e1a4 <_vfiprintf_r+0x44>
 800e1bc:	2300      	movs	r3, #0
 800e1be:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1c0:	2320      	movs	r3, #32
 800e1c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1ca:	2330      	movs	r3, #48	@ 0x30
 800e1cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e37c <_vfiprintf_r+0x21c>
 800e1d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1d4:	f04f 0901 	mov.w	r9, #1
 800e1d8:	4623      	mov	r3, r4
 800e1da:	469a      	mov	sl, r3
 800e1dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1e0:	b10a      	cbz	r2, 800e1e6 <_vfiprintf_r+0x86>
 800e1e2:	2a25      	cmp	r2, #37	@ 0x25
 800e1e4:	d1f9      	bne.n	800e1da <_vfiprintf_r+0x7a>
 800e1e6:	ebba 0b04 	subs.w	fp, sl, r4
 800e1ea:	d00b      	beq.n	800e204 <_vfiprintf_r+0xa4>
 800e1ec:	465b      	mov	r3, fp
 800e1ee:	4622      	mov	r2, r4
 800e1f0:	4629      	mov	r1, r5
 800e1f2:	4630      	mov	r0, r6
 800e1f4:	f7ff ffa2 	bl	800e13c <__sfputs_r>
 800e1f8:	3001      	adds	r0, #1
 800e1fa:	f000 80a7 	beq.w	800e34c <_vfiprintf_r+0x1ec>
 800e1fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e200:	445a      	add	r2, fp
 800e202:	9209      	str	r2, [sp, #36]	@ 0x24
 800e204:	f89a 3000 	ldrb.w	r3, [sl]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	f000 809f 	beq.w	800e34c <_vfiprintf_r+0x1ec>
 800e20e:	2300      	movs	r3, #0
 800e210:	f04f 32ff 	mov.w	r2, #4294967295
 800e214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e218:	f10a 0a01 	add.w	sl, sl, #1
 800e21c:	9304      	str	r3, [sp, #16]
 800e21e:	9307      	str	r3, [sp, #28]
 800e220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e224:	931a      	str	r3, [sp, #104]	@ 0x68
 800e226:	4654      	mov	r4, sl
 800e228:	2205      	movs	r2, #5
 800e22a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e22e:	4853      	ldr	r0, [pc, #332]	@ (800e37c <_vfiprintf_r+0x21c>)
 800e230:	f7f2 f84e 	bl	80002d0 <memchr>
 800e234:	9a04      	ldr	r2, [sp, #16]
 800e236:	b9d8      	cbnz	r0, 800e270 <_vfiprintf_r+0x110>
 800e238:	06d1      	lsls	r1, r2, #27
 800e23a:	bf44      	itt	mi
 800e23c:	2320      	movmi	r3, #32
 800e23e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e242:	0713      	lsls	r3, r2, #28
 800e244:	bf44      	itt	mi
 800e246:	232b      	movmi	r3, #43	@ 0x2b
 800e248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e24c:	f89a 3000 	ldrb.w	r3, [sl]
 800e250:	2b2a      	cmp	r3, #42	@ 0x2a
 800e252:	d015      	beq.n	800e280 <_vfiprintf_r+0x120>
 800e254:	9a07      	ldr	r2, [sp, #28]
 800e256:	4654      	mov	r4, sl
 800e258:	2000      	movs	r0, #0
 800e25a:	f04f 0c0a 	mov.w	ip, #10
 800e25e:	4621      	mov	r1, r4
 800e260:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e264:	3b30      	subs	r3, #48	@ 0x30
 800e266:	2b09      	cmp	r3, #9
 800e268:	d94b      	bls.n	800e302 <_vfiprintf_r+0x1a2>
 800e26a:	b1b0      	cbz	r0, 800e29a <_vfiprintf_r+0x13a>
 800e26c:	9207      	str	r2, [sp, #28]
 800e26e:	e014      	b.n	800e29a <_vfiprintf_r+0x13a>
 800e270:	eba0 0308 	sub.w	r3, r0, r8
 800e274:	fa09 f303 	lsl.w	r3, r9, r3
 800e278:	4313      	orrs	r3, r2
 800e27a:	9304      	str	r3, [sp, #16]
 800e27c:	46a2      	mov	sl, r4
 800e27e:	e7d2      	b.n	800e226 <_vfiprintf_r+0xc6>
 800e280:	9b03      	ldr	r3, [sp, #12]
 800e282:	1d19      	adds	r1, r3, #4
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	9103      	str	r1, [sp, #12]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	bfbb      	ittet	lt
 800e28c:	425b      	neglt	r3, r3
 800e28e:	f042 0202 	orrlt.w	r2, r2, #2
 800e292:	9307      	strge	r3, [sp, #28]
 800e294:	9307      	strlt	r3, [sp, #28]
 800e296:	bfb8      	it	lt
 800e298:	9204      	strlt	r2, [sp, #16]
 800e29a:	7823      	ldrb	r3, [r4, #0]
 800e29c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e29e:	d10a      	bne.n	800e2b6 <_vfiprintf_r+0x156>
 800e2a0:	7863      	ldrb	r3, [r4, #1]
 800e2a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2a4:	d132      	bne.n	800e30c <_vfiprintf_r+0x1ac>
 800e2a6:	9b03      	ldr	r3, [sp, #12]
 800e2a8:	1d1a      	adds	r2, r3, #4
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	9203      	str	r2, [sp, #12]
 800e2ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2b2:	3402      	adds	r4, #2
 800e2b4:	9305      	str	r3, [sp, #20]
 800e2b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e38c <_vfiprintf_r+0x22c>
 800e2ba:	7821      	ldrb	r1, [r4, #0]
 800e2bc:	2203      	movs	r2, #3
 800e2be:	4650      	mov	r0, sl
 800e2c0:	f7f2 f806 	bl	80002d0 <memchr>
 800e2c4:	b138      	cbz	r0, 800e2d6 <_vfiprintf_r+0x176>
 800e2c6:	9b04      	ldr	r3, [sp, #16]
 800e2c8:	eba0 000a 	sub.w	r0, r0, sl
 800e2cc:	2240      	movs	r2, #64	@ 0x40
 800e2ce:	4082      	lsls	r2, r0
 800e2d0:	4313      	orrs	r3, r2
 800e2d2:	3401      	adds	r4, #1
 800e2d4:	9304      	str	r3, [sp, #16]
 800e2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2da:	4829      	ldr	r0, [pc, #164]	@ (800e380 <_vfiprintf_r+0x220>)
 800e2dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2e0:	2206      	movs	r2, #6
 800e2e2:	f7f1 fff5 	bl	80002d0 <memchr>
 800e2e6:	2800      	cmp	r0, #0
 800e2e8:	d03f      	beq.n	800e36a <_vfiprintf_r+0x20a>
 800e2ea:	4b26      	ldr	r3, [pc, #152]	@ (800e384 <_vfiprintf_r+0x224>)
 800e2ec:	bb1b      	cbnz	r3, 800e336 <_vfiprintf_r+0x1d6>
 800e2ee:	9b03      	ldr	r3, [sp, #12]
 800e2f0:	3307      	adds	r3, #7
 800e2f2:	f023 0307 	bic.w	r3, r3, #7
 800e2f6:	3308      	adds	r3, #8
 800e2f8:	9303      	str	r3, [sp, #12]
 800e2fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2fc:	443b      	add	r3, r7
 800e2fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800e300:	e76a      	b.n	800e1d8 <_vfiprintf_r+0x78>
 800e302:	fb0c 3202 	mla	r2, ip, r2, r3
 800e306:	460c      	mov	r4, r1
 800e308:	2001      	movs	r0, #1
 800e30a:	e7a8      	b.n	800e25e <_vfiprintf_r+0xfe>
 800e30c:	2300      	movs	r3, #0
 800e30e:	3401      	adds	r4, #1
 800e310:	9305      	str	r3, [sp, #20]
 800e312:	4619      	mov	r1, r3
 800e314:	f04f 0c0a 	mov.w	ip, #10
 800e318:	4620      	mov	r0, r4
 800e31a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e31e:	3a30      	subs	r2, #48	@ 0x30
 800e320:	2a09      	cmp	r2, #9
 800e322:	d903      	bls.n	800e32c <_vfiprintf_r+0x1cc>
 800e324:	2b00      	cmp	r3, #0
 800e326:	d0c6      	beq.n	800e2b6 <_vfiprintf_r+0x156>
 800e328:	9105      	str	r1, [sp, #20]
 800e32a:	e7c4      	b.n	800e2b6 <_vfiprintf_r+0x156>
 800e32c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e330:	4604      	mov	r4, r0
 800e332:	2301      	movs	r3, #1
 800e334:	e7f0      	b.n	800e318 <_vfiprintf_r+0x1b8>
 800e336:	ab03      	add	r3, sp, #12
 800e338:	9300      	str	r3, [sp, #0]
 800e33a:	462a      	mov	r2, r5
 800e33c:	4b12      	ldr	r3, [pc, #72]	@ (800e388 <_vfiprintf_r+0x228>)
 800e33e:	a904      	add	r1, sp, #16
 800e340:	4630      	mov	r0, r6
 800e342:	f7fd fbc9 	bl	800bad8 <_printf_float>
 800e346:	4607      	mov	r7, r0
 800e348:	1c78      	adds	r0, r7, #1
 800e34a:	d1d6      	bne.n	800e2fa <_vfiprintf_r+0x19a>
 800e34c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e34e:	07d9      	lsls	r1, r3, #31
 800e350:	d405      	bmi.n	800e35e <_vfiprintf_r+0x1fe>
 800e352:	89ab      	ldrh	r3, [r5, #12]
 800e354:	059a      	lsls	r2, r3, #22
 800e356:	d402      	bmi.n	800e35e <_vfiprintf_r+0x1fe>
 800e358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e35a:	f7fe f929 	bl	800c5b0 <__retarget_lock_release_recursive>
 800e35e:	89ab      	ldrh	r3, [r5, #12]
 800e360:	065b      	lsls	r3, r3, #25
 800e362:	f53f af1f 	bmi.w	800e1a4 <_vfiprintf_r+0x44>
 800e366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e368:	e71e      	b.n	800e1a8 <_vfiprintf_r+0x48>
 800e36a:	ab03      	add	r3, sp, #12
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	462a      	mov	r2, r5
 800e370:	4b05      	ldr	r3, [pc, #20]	@ (800e388 <_vfiprintf_r+0x228>)
 800e372:	a904      	add	r1, sp, #16
 800e374:	4630      	mov	r0, r6
 800e376:	f7fd fe47 	bl	800c008 <_printf_i>
 800e37a:	e7e4      	b.n	800e346 <_vfiprintf_r+0x1e6>
 800e37c:	08022780 	.word	0x08022780
 800e380:	0802278a 	.word	0x0802278a
 800e384:	0800bad9 	.word	0x0800bad9
 800e388:	0800e13d 	.word	0x0800e13d
 800e38c:	08022786 	.word	0x08022786

0800e390 <__swbuf_r>:
 800e390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e392:	460e      	mov	r6, r1
 800e394:	4614      	mov	r4, r2
 800e396:	4605      	mov	r5, r0
 800e398:	b118      	cbz	r0, 800e3a2 <__swbuf_r+0x12>
 800e39a:	6a03      	ldr	r3, [r0, #32]
 800e39c:	b90b      	cbnz	r3, 800e3a2 <__swbuf_r+0x12>
 800e39e:	f7fd ffdf 	bl	800c360 <__sinit>
 800e3a2:	69a3      	ldr	r3, [r4, #24]
 800e3a4:	60a3      	str	r3, [r4, #8]
 800e3a6:	89a3      	ldrh	r3, [r4, #12]
 800e3a8:	071a      	lsls	r2, r3, #28
 800e3aa:	d501      	bpl.n	800e3b0 <__swbuf_r+0x20>
 800e3ac:	6923      	ldr	r3, [r4, #16]
 800e3ae:	b943      	cbnz	r3, 800e3c2 <__swbuf_r+0x32>
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f000 f82a 	bl	800e40c <__swsetup_r>
 800e3b8:	b118      	cbz	r0, 800e3c2 <__swbuf_r+0x32>
 800e3ba:	f04f 37ff 	mov.w	r7, #4294967295
 800e3be:	4638      	mov	r0, r7
 800e3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3c2:	6823      	ldr	r3, [r4, #0]
 800e3c4:	6922      	ldr	r2, [r4, #16]
 800e3c6:	1a98      	subs	r0, r3, r2
 800e3c8:	6963      	ldr	r3, [r4, #20]
 800e3ca:	b2f6      	uxtb	r6, r6
 800e3cc:	4283      	cmp	r3, r0
 800e3ce:	4637      	mov	r7, r6
 800e3d0:	dc05      	bgt.n	800e3de <__swbuf_r+0x4e>
 800e3d2:	4621      	mov	r1, r4
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	f7ff fd99 	bl	800df0c <_fflush_r>
 800e3da:	2800      	cmp	r0, #0
 800e3dc:	d1ed      	bne.n	800e3ba <__swbuf_r+0x2a>
 800e3de:	68a3      	ldr	r3, [r4, #8]
 800e3e0:	3b01      	subs	r3, #1
 800e3e2:	60a3      	str	r3, [r4, #8]
 800e3e4:	6823      	ldr	r3, [r4, #0]
 800e3e6:	1c5a      	adds	r2, r3, #1
 800e3e8:	6022      	str	r2, [r4, #0]
 800e3ea:	701e      	strb	r6, [r3, #0]
 800e3ec:	6962      	ldr	r2, [r4, #20]
 800e3ee:	1c43      	adds	r3, r0, #1
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d004      	beq.n	800e3fe <__swbuf_r+0x6e>
 800e3f4:	89a3      	ldrh	r3, [r4, #12]
 800e3f6:	07db      	lsls	r3, r3, #31
 800e3f8:	d5e1      	bpl.n	800e3be <__swbuf_r+0x2e>
 800e3fa:	2e0a      	cmp	r6, #10
 800e3fc:	d1df      	bne.n	800e3be <__swbuf_r+0x2e>
 800e3fe:	4621      	mov	r1, r4
 800e400:	4628      	mov	r0, r5
 800e402:	f7ff fd83 	bl	800df0c <_fflush_r>
 800e406:	2800      	cmp	r0, #0
 800e408:	d0d9      	beq.n	800e3be <__swbuf_r+0x2e>
 800e40a:	e7d6      	b.n	800e3ba <__swbuf_r+0x2a>

0800e40c <__swsetup_r>:
 800e40c:	b538      	push	{r3, r4, r5, lr}
 800e40e:	4b29      	ldr	r3, [pc, #164]	@ (800e4b4 <__swsetup_r+0xa8>)
 800e410:	4605      	mov	r5, r0
 800e412:	6818      	ldr	r0, [r3, #0]
 800e414:	460c      	mov	r4, r1
 800e416:	b118      	cbz	r0, 800e420 <__swsetup_r+0x14>
 800e418:	6a03      	ldr	r3, [r0, #32]
 800e41a:	b90b      	cbnz	r3, 800e420 <__swsetup_r+0x14>
 800e41c:	f7fd ffa0 	bl	800c360 <__sinit>
 800e420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e424:	0719      	lsls	r1, r3, #28
 800e426:	d422      	bmi.n	800e46e <__swsetup_r+0x62>
 800e428:	06da      	lsls	r2, r3, #27
 800e42a:	d407      	bmi.n	800e43c <__swsetup_r+0x30>
 800e42c:	2209      	movs	r2, #9
 800e42e:	602a      	str	r2, [r5, #0]
 800e430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e434:	81a3      	strh	r3, [r4, #12]
 800e436:	f04f 30ff 	mov.w	r0, #4294967295
 800e43a:	e033      	b.n	800e4a4 <__swsetup_r+0x98>
 800e43c:	0758      	lsls	r0, r3, #29
 800e43e:	d512      	bpl.n	800e466 <__swsetup_r+0x5a>
 800e440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e442:	b141      	cbz	r1, 800e456 <__swsetup_r+0x4a>
 800e444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e448:	4299      	cmp	r1, r3
 800e44a:	d002      	beq.n	800e452 <__swsetup_r+0x46>
 800e44c:	4628      	mov	r0, r5
 800e44e:	f7fe feff 	bl	800d250 <_free_r>
 800e452:	2300      	movs	r3, #0
 800e454:	6363      	str	r3, [r4, #52]	@ 0x34
 800e456:	89a3      	ldrh	r3, [r4, #12]
 800e458:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e45c:	81a3      	strh	r3, [r4, #12]
 800e45e:	2300      	movs	r3, #0
 800e460:	6063      	str	r3, [r4, #4]
 800e462:	6923      	ldr	r3, [r4, #16]
 800e464:	6023      	str	r3, [r4, #0]
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	f043 0308 	orr.w	r3, r3, #8
 800e46c:	81a3      	strh	r3, [r4, #12]
 800e46e:	6923      	ldr	r3, [r4, #16]
 800e470:	b94b      	cbnz	r3, 800e486 <__swsetup_r+0x7a>
 800e472:	89a3      	ldrh	r3, [r4, #12]
 800e474:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e47c:	d003      	beq.n	800e486 <__swsetup_r+0x7a>
 800e47e:	4621      	mov	r1, r4
 800e480:	4628      	mov	r0, r5
 800e482:	f000 f883 	bl	800e58c <__smakebuf_r>
 800e486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e48a:	f013 0201 	ands.w	r2, r3, #1
 800e48e:	d00a      	beq.n	800e4a6 <__swsetup_r+0x9a>
 800e490:	2200      	movs	r2, #0
 800e492:	60a2      	str	r2, [r4, #8]
 800e494:	6962      	ldr	r2, [r4, #20]
 800e496:	4252      	negs	r2, r2
 800e498:	61a2      	str	r2, [r4, #24]
 800e49a:	6922      	ldr	r2, [r4, #16]
 800e49c:	b942      	cbnz	r2, 800e4b0 <__swsetup_r+0xa4>
 800e49e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e4a2:	d1c5      	bne.n	800e430 <__swsetup_r+0x24>
 800e4a4:	bd38      	pop	{r3, r4, r5, pc}
 800e4a6:	0799      	lsls	r1, r3, #30
 800e4a8:	bf58      	it	pl
 800e4aa:	6962      	ldrpl	r2, [r4, #20]
 800e4ac:	60a2      	str	r2, [r4, #8]
 800e4ae:	e7f4      	b.n	800e49a <__swsetup_r+0x8e>
 800e4b0:	2000      	movs	r0, #0
 800e4b2:	e7f7      	b.n	800e4a4 <__swsetup_r+0x98>
 800e4b4:	20000018 	.word	0x20000018

0800e4b8 <_raise_r>:
 800e4b8:	291f      	cmp	r1, #31
 800e4ba:	b538      	push	{r3, r4, r5, lr}
 800e4bc:	4605      	mov	r5, r0
 800e4be:	460c      	mov	r4, r1
 800e4c0:	d904      	bls.n	800e4cc <_raise_r+0x14>
 800e4c2:	2316      	movs	r3, #22
 800e4c4:	6003      	str	r3, [r0, #0]
 800e4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ca:	bd38      	pop	{r3, r4, r5, pc}
 800e4cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4ce:	b112      	cbz	r2, 800e4d6 <_raise_r+0x1e>
 800e4d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4d4:	b94b      	cbnz	r3, 800e4ea <_raise_r+0x32>
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	f000 f830 	bl	800e53c <_getpid_r>
 800e4dc:	4622      	mov	r2, r4
 800e4de:	4601      	mov	r1, r0
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4e6:	f000 b817 	b.w	800e518 <_kill_r>
 800e4ea:	2b01      	cmp	r3, #1
 800e4ec:	d00a      	beq.n	800e504 <_raise_r+0x4c>
 800e4ee:	1c59      	adds	r1, r3, #1
 800e4f0:	d103      	bne.n	800e4fa <_raise_r+0x42>
 800e4f2:	2316      	movs	r3, #22
 800e4f4:	6003      	str	r3, [r0, #0]
 800e4f6:	2001      	movs	r0, #1
 800e4f8:	e7e7      	b.n	800e4ca <_raise_r+0x12>
 800e4fa:	2100      	movs	r1, #0
 800e4fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e500:	4620      	mov	r0, r4
 800e502:	4798      	blx	r3
 800e504:	2000      	movs	r0, #0
 800e506:	e7e0      	b.n	800e4ca <_raise_r+0x12>

0800e508 <raise>:
 800e508:	4b02      	ldr	r3, [pc, #8]	@ (800e514 <raise+0xc>)
 800e50a:	4601      	mov	r1, r0
 800e50c:	6818      	ldr	r0, [r3, #0]
 800e50e:	f7ff bfd3 	b.w	800e4b8 <_raise_r>
 800e512:	bf00      	nop
 800e514:	20000018 	.word	0x20000018

0800e518 <_kill_r>:
 800e518:	b538      	push	{r3, r4, r5, lr}
 800e51a:	4d07      	ldr	r5, [pc, #28]	@ (800e538 <_kill_r+0x20>)
 800e51c:	2300      	movs	r3, #0
 800e51e:	4604      	mov	r4, r0
 800e520:	4608      	mov	r0, r1
 800e522:	4611      	mov	r1, r2
 800e524:	602b      	str	r3, [r5, #0]
 800e526:	f7f4 fdeb 	bl	8003100 <_kill>
 800e52a:	1c43      	adds	r3, r0, #1
 800e52c:	d102      	bne.n	800e534 <_kill_r+0x1c>
 800e52e:	682b      	ldr	r3, [r5, #0]
 800e530:	b103      	cbz	r3, 800e534 <_kill_r+0x1c>
 800e532:	6023      	str	r3, [r4, #0]
 800e534:	bd38      	pop	{r3, r4, r5, pc}
 800e536:	bf00      	nop
 800e538:	20011aa8 	.word	0x20011aa8

0800e53c <_getpid_r>:
 800e53c:	f7f4 bdd8 	b.w	80030f0 <_getpid>

0800e540 <__swhatbuf_r>:
 800e540:	b570      	push	{r4, r5, r6, lr}
 800e542:	460c      	mov	r4, r1
 800e544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e548:	2900      	cmp	r1, #0
 800e54a:	b096      	sub	sp, #88	@ 0x58
 800e54c:	4615      	mov	r5, r2
 800e54e:	461e      	mov	r6, r3
 800e550:	da0d      	bge.n	800e56e <__swhatbuf_r+0x2e>
 800e552:	89a3      	ldrh	r3, [r4, #12]
 800e554:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e558:	f04f 0100 	mov.w	r1, #0
 800e55c:	bf14      	ite	ne
 800e55e:	2340      	movne	r3, #64	@ 0x40
 800e560:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e564:	2000      	movs	r0, #0
 800e566:	6031      	str	r1, [r6, #0]
 800e568:	602b      	str	r3, [r5, #0]
 800e56a:	b016      	add	sp, #88	@ 0x58
 800e56c:	bd70      	pop	{r4, r5, r6, pc}
 800e56e:	466a      	mov	r2, sp
 800e570:	f000 f848 	bl	800e604 <_fstat_r>
 800e574:	2800      	cmp	r0, #0
 800e576:	dbec      	blt.n	800e552 <__swhatbuf_r+0x12>
 800e578:	9901      	ldr	r1, [sp, #4]
 800e57a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e57e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e582:	4259      	negs	r1, r3
 800e584:	4159      	adcs	r1, r3
 800e586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e58a:	e7eb      	b.n	800e564 <__swhatbuf_r+0x24>

0800e58c <__smakebuf_r>:
 800e58c:	898b      	ldrh	r3, [r1, #12]
 800e58e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e590:	079d      	lsls	r5, r3, #30
 800e592:	4606      	mov	r6, r0
 800e594:	460c      	mov	r4, r1
 800e596:	d507      	bpl.n	800e5a8 <__smakebuf_r+0x1c>
 800e598:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e59c:	6023      	str	r3, [r4, #0]
 800e59e:	6123      	str	r3, [r4, #16]
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	6163      	str	r3, [r4, #20]
 800e5a4:	b003      	add	sp, #12
 800e5a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5a8:	ab01      	add	r3, sp, #4
 800e5aa:	466a      	mov	r2, sp
 800e5ac:	f7ff ffc8 	bl	800e540 <__swhatbuf_r>
 800e5b0:	9f00      	ldr	r7, [sp, #0]
 800e5b2:	4605      	mov	r5, r0
 800e5b4:	4639      	mov	r1, r7
 800e5b6:	4630      	mov	r0, r6
 800e5b8:	f7fe febe 	bl	800d338 <_malloc_r>
 800e5bc:	b948      	cbnz	r0, 800e5d2 <__smakebuf_r+0x46>
 800e5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5c2:	059a      	lsls	r2, r3, #22
 800e5c4:	d4ee      	bmi.n	800e5a4 <__smakebuf_r+0x18>
 800e5c6:	f023 0303 	bic.w	r3, r3, #3
 800e5ca:	f043 0302 	orr.w	r3, r3, #2
 800e5ce:	81a3      	strh	r3, [r4, #12]
 800e5d0:	e7e2      	b.n	800e598 <__smakebuf_r+0xc>
 800e5d2:	89a3      	ldrh	r3, [r4, #12]
 800e5d4:	6020      	str	r0, [r4, #0]
 800e5d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5da:	81a3      	strh	r3, [r4, #12]
 800e5dc:	9b01      	ldr	r3, [sp, #4]
 800e5de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e5e2:	b15b      	cbz	r3, 800e5fc <__smakebuf_r+0x70>
 800e5e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	f000 f81d 	bl	800e628 <_isatty_r>
 800e5ee:	b128      	cbz	r0, 800e5fc <__smakebuf_r+0x70>
 800e5f0:	89a3      	ldrh	r3, [r4, #12]
 800e5f2:	f023 0303 	bic.w	r3, r3, #3
 800e5f6:	f043 0301 	orr.w	r3, r3, #1
 800e5fa:	81a3      	strh	r3, [r4, #12]
 800e5fc:	89a3      	ldrh	r3, [r4, #12]
 800e5fe:	431d      	orrs	r5, r3
 800e600:	81a5      	strh	r5, [r4, #12]
 800e602:	e7cf      	b.n	800e5a4 <__smakebuf_r+0x18>

0800e604 <_fstat_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d07      	ldr	r5, [pc, #28]	@ (800e624 <_fstat_r+0x20>)
 800e608:	2300      	movs	r3, #0
 800e60a:	4604      	mov	r4, r0
 800e60c:	4608      	mov	r0, r1
 800e60e:	4611      	mov	r1, r2
 800e610:	602b      	str	r3, [r5, #0]
 800e612:	f7f4 fdd5 	bl	80031c0 <_fstat>
 800e616:	1c43      	adds	r3, r0, #1
 800e618:	d102      	bne.n	800e620 <_fstat_r+0x1c>
 800e61a:	682b      	ldr	r3, [r5, #0]
 800e61c:	b103      	cbz	r3, 800e620 <_fstat_r+0x1c>
 800e61e:	6023      	str	r3, [r4, #0]
 800e620:	bd38      	pop	{r3, r4, r5, pc}
 800e622:	bf00      	nop
 800e624:	20011aa8 	.word	0x20011aa8

0800e628 <_isatty_r>:
 800e628:	b538      	push	{r3, r4, r5, lr}
 800e62a:	4d06      	ldr	r5, [pc, #24]	@ (800e644 <_isatty_r+0x1c>)
 800e62c:	2300      	movs	r3, #0
 800e62e:	4604      	mov	r4, r0
 800e630:	4608      	mov	r0, r1
 800e632:	602b      	str	r3, [r5, #0]
 800e634:	f7f4 fdd4 	bl	80031e0 <_isatty>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_isatty_r+0x1a>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_isatty_r+0x1a>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	20011aa8 	.word	0x20011aa8

0800e648 <hypot>:
 800e648:	b508      	push	{r3, lr}
 800e64a:	ed2d 8b06 	vpush	{d8-d10}
 800e64e:	eeb0 aa40 	vmov.f32	s20, s0
 800e652:	eef0 aa60 	vmov.f32	s21, s1
 800e656:	eeb0 9a41 	vmov.f32	s18, s2
 800e65a:	eef0 9a61 	vmov.f32	s19, s3
 800e65e:	f000 f9f3 	bl	800ea48 <__ieee754_hypot>
 800e662:	eeb0 8a40 	vmov.f32	s16, s0
 800e666:	eef0 8a60 	vmov.f32	s17, s1
 800e66a:	f000 f9df 	bl	800ea2c <finite>
 800e66e:	b998      	cbnz	r0, 800e698 <hypot+0x50>
 800e670:	eeb0 0a4a 	vmov.f32	s0, s20
 800e674:	eef0 0a6a 	vmov.f32	s1, s21
 800e678:	f000 f9d8 	bl	800ea2c <finite>
 800e67c:	b160      	cbz	r0, 800e698 <hypot+0x50>
 800e67e:	eeb0 0a49 	vmov.f32	s0, s18
 800e682:	eef0 0a69 	vmov.f32	s1, s19
 800e686:	f000 f9d1 	bl	800ea2c <finite>
 800e68a:	b128      	cbz	r0, 800e698 <hypot+0x50>
 800e68c:	f7fd ff64 	bl	800c558 <__errno>
 800e690:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 800e6a8 <hypot+0x60>
 800e694:	2322      	movs	r3, #34	@ 0x22
 800e696:	6003      	str	r3, [r0, #0]
 800e698:	eeb0 0a48 	vmov.f32	s0, s16
 800e69c:	eef0 0a68 	vmov.f32	s1, s17
 800e6a0:	ecbd 8b06 	vpop	{d8-d10}
 800e6a4:	bd08      	pop	{r3, pc}
 800e6a6:	bf00      	nop
 800e6a8:	00000000 	.word	0x00000000
 800e6ac:	7ff00000 	.word	0x7ff00000

0800e6b0 <atan>:
 800e6b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6b4:	ec55 4b10 	vmov	r4, r5, d0
 800e6b8:	4bbf      	ldr	r3, [pc, #764]	@ (800e9b8 <atan+0x308>)
 800e6ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e6be:	429e      	cmp	r6, r3
 800e6c0:	46ab      	mov	fp, r5
 800e6c2:	d918      	bls.n	800e6f6 <atan+0x46>
 800e6c4:	4bbd      	ldr	r3, [pc, #756]	@ (800e9bc <atan+0x30c>)
 800e6c6:	429e      	cmp	r6, r3
 800e6c8:	d801      	bhi.n	800e6ce <atan+0x1e>
 800e6ca:	d109      	bne.n	800e6e0 <atan+0x30>
 800e6cc:	b144      	cbz	r4, 800e6e0 <atan+0x30>
 800e6ce:	4622      	mov	r2, r4
 800e6d0:	462b      	mov	r3, r5
 800e6d2:	4620      	mov	r0, r4
 800e6d4:	4629      	mov	r1, r5
 800e6d6:	f7f1 fe59 	bl	800038c <__adddf3>
 800e6da:	4604      	mov	r4, r0
 800e6dc:	460d      	mov	r5, r1
 800e6de:	e006      	b.n	800e6ee <atan+0x3e>
 800e6e0:	f1bb 0f00 	cmp.w	fp, #0
 800e6e4:	f340 812b 	ble.w	800e93e <atan+0x28e>
 800e6e8:	a597      	add	r5, pc, #604	@ (adr r5, 800e948 <atan+0x298>)
 800e6ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e6ee:	ec45 4b10 	vmov	d0, r4, r5
 800e6f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6f6:	4bb2      	ldr	r3, [pc, #712]	@ (800e9c0 <atan+0x310>)
 800e6f8:	429e      	cmp	r6, r3
 800e6fa:	d813      	bhi.n	800e724 <atan+0x74>
 800e6fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e700:	429e      	cmp	r6, r3
 800e702:	d80c      	bhi.n	800e71e <atan+0x6e>
 800e704:	a392      	add	r3, pc, #584	@ (adr r3, 800e950 <atan+0x2a0>)
 800e706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e70a:	4620      	mov	r0, r4
 800e70c:	4629      	mov	r1, r5
 800e70e:	f7f1 fe3d 	bl	800038c <__adddf3>
 800e712:	4bac      	ldr	r3, [pc, #688]	@ (800e9c4 <atan+0x314>)
 800e714:	2200      	movs	r2, #0
 800e716:	f7f2 fa7f 	bl	8000c18 <__aeabi_dcmpgt>
 800e71a:	2800      	cmp	r0, #0
 800e71c:	d1e7      	bne.n	800e6ee <atan+0x3e>
 800e71e:	f04f 3aff 	mov.w	sl, #4294967295
 800e722:	e029      	b.n	800e778 <atan+0xc8>
 800e724:	f000 f95c 	bl	800e9e0 <fabs>
 800e728:	4ba7      	ldr	r3, [pc, #668]	@ (800e9c8 <atan+0x318>)
 800e72a:	429e      	cmp	r6, r3
 800e72c:	ec55 4b10 	vmov	r4, r5, d0
 800e730:	f200 80bc 	bhi.w	800e8ac <atan+0x1fc>
 800e734:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e738:	429e      	cmp	r6, r3
 800e73a:	f200 809e 	bhi.w	800e87a <atan+0x1ca>
 800e73e:	4622      	mov	r2, r4
 800e740:	462b      	mov	r3, r5
 800e742:	4620      	mov	r0, r4
 800e744:	4629      	mov	r1, r5
 800e746:	f7f1 fe21 	bl	800038c <__adddf3>
 800e74a:	4b9e      	ldr	r3, [pc, #632]	@ (800e9c4 <atan+0x314>)
 800e74c:	2200      	movs	r2, #0
 800e74e:	f7f1 fe1b 	bl	8000388 <__aeabi_dsub>
 800e752:	2200      	movs	r2, #0
 800e754:	4606      	mov	r6, r0
 800e756:	460f      	mov	r7, r1
 800e758:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e75c:	4620      	mov	r0, r4
 800e75e:	4629      	mov	r1, r5
 800e760:	f7f1 fe14 	bl	800038c <__adddf3>
 800e764:	4602      	mov	r2, r0
 800e766:	460b      	mov	r3, r1
 800e768:	4630      	mov	r0, r6
 800e76a:	4639      	mov	r1, r7
 800e76c:	f7f2 f8ee 	bl	800094c <__aeabi_ddiv>
 800e770:	f04f 0a00 	mov.w	sl, #0
 800e774:	4604      	mov	r4, r0
 800e776:	460d      	mov	r5, r1
 800e778:	4622      	mov	r2, r4
 800e77a:	462b      	mov	r3, r5
 800e77c:	4620      	mov	r0, r4
 800e77e:	4629      	mov	r1, r5
 800e780:	f7f1 ffba 	bl	80006f8 <__aeabi_dmul>
 800e784:	4602      	mov	r2, r0
 800e786:	460b      	mov	r3, r1
 800e788:	4680      	mov	r8, r0
 800e78a:	4689      	mov	r9, r1
 800e78c:	f7f1 ffb4 	bl	80006f8 <__aeabi_dmul>
 800e790:	a371      	add	r3, pc, #452	@ (adr r3, 800e958 <atan+0x2a8>)
 800e792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e796:	4606      	mov	r6, r0
 800e798:	460f      	mov	r7, r1
 800e79a:	f7f1 ffad 	bl	80006f8 <__aeabi_dmul>
 800e79e:	a370      	add	r3, pc, #448	@ (adr r3, 800e960 <atan+0x2b0>)
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	f7f1 fdf2 	bl	800038c <__adddf3>
 800e7a8:	4632      	mov	r2, r6
 800e7aa:	463b      	mov	r3, r7
 800e7ac:	f7f1 ffa4 	bl	80006f8 <__aeabi_dmul>
 800e7b0:	a36d      	add	r3, pc, #436	@ (adr r3, 800e968 <atan+0x2b8>)
 800e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b6:	f7f1 fde9 	bl	800038c <__adddf3>
 800e7ba:	4632      	mov	r2, r6
 800e7bc:	463b      	mov	r3, r7
 800e7be:	f7f1 ff9b 	bl	80006f8 <__aeabi_dmul>
 800e7c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e970 <atan+0x2c0>)
 800e7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c8:	f7f1 fde0 	bl	800038c <__adddf3>
 800e7cc:	4632      	mov	r2, r6
 800e7ce:	463b      	mov	r3, r7
 800e7d0:	f7f1 ff92 	bl	80006f8 <__aeabi_dmul>
 800e7d4:	a368      	add	r3, pc, #416	@ (adr r3, 800e978 <atan+0x2c8>)
 800e7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7da:	f7f1 fdd7 	bl	800038c <__adddf3>
 800e7de:	4632      	mov	r2, r6
 800e7e0:	463b      	mov	r3, r7
 800e7e2:	f7f1 ff89 	bl	80006f8 <__aeabi_dmul>
 800e7e6:	a366      	add	r3, pc, #408	@ (adr r3, 800e980 <atan+0x2d0>)
 800e7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ec:	f7f1 fdce 	bl	800038c <__adddf3>
 800e7f0:	4642      	mov	r2, r8
 800e7f2:	464b      	mov	r3, r9
 800e7f4:	f7f1 ff80 	bl	80006f8 <__aeabi_dmul>
 800e7f8:	a363      	add	r3, pc, #396	@ (adr r3, 800e988 <atan+0x2d8>)
 800e7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fe:	4680      	mov	r8, r0
 800e800:	4689      	mov	r9, r1
 800e802:	4630      	mov	r0, r6
 800e804:	4639      	mov	r1, r7
 800e806:	f7f1 ff77 	bl	80006f8 <__aeabi_dmul>
 800e80a:	a361      	add	r3, pc, #388	@ (adr r3, 800e990 <atan+0x2e0>)
 800e80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e810:	f7f1 fdba 	bl	8000388 <__aeabi_dsub>
 800e814:	4632      	mov	r2, r6
 800e816:	463b      	mov	r3, r7
 800e818:	f7f1 ff6e 	bl	80006f8 <__aeabi_dmul>
 800e81c:	a35e      	add	r3, pc, #376	@ (adr r3, 800e998 <atan+0x2e8>)
 800e81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e822:	f7f1 fdb1 	bl	8000388 <__aeabi_dsub>
 800e826:	4632      	mov	r2, r6
 800e828:	463b      	mov	r3, r7
 800e82a:	f7f1 ff65 	bl	80006f8 <__aeabi_dmul>
 800e82e:	a35c      	add	r3, pc, #368	@ (adr r3, 800e9a0 <atan+0x2f0>)
 800e830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e834:	f7f1 fda8 	bl	8000388 <__aeabi_dsub>
 800e838:	4632      	mov	r2, r6
 800e83a:	463b      	mov	r3, r7
 800e83c:	f7f1 ff5c 	bl	80006f8 <__aeabi_dmul>
 800e840:	a359      	add	r3, pc, #356	@ (adr r3, 800e9a8 <atan+0x2f8>)
 800e842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e846:	f7f1 fd9f 	bl	8000388 <__aeabi_dsub>
 800e84a:	4632      	mov	r2, r6
 800e84c:	463b      	mov	r3, r7
 800e84e:	f7f1 ff53 	bl	80006f8 <__aeabi_dmul>
 800e852:	4602      	mov	r2, r0
 800e854:	460b      	mov	r3, r1
 800e856:	4640      	mov	r0, r8
 800e858:	4649      	mov	r1, r9
 800e85a:	f7f1 fd97 	bl	800038c <__adddf3>
 800e85e:	4622      	mov	r2, r4
 800e860:	462b      	mov	r3, r5
 800e862:	f7f1 ff49 	bl	80006f8 <__aeabi_dmul>
 800e866:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e86a:	4602      	mov	r2, r0
 800e86c:	460b      	mov	r3, r1
 800e86e:	d148      	bne.n	800e902 <atan+0x252>
 800e870:	4620      	mov	r0, r4
 800e872:	4629      	mov	r1, r5
 800e874:	f7f1 fd88 	bl	8000388 <__aeabi_dsub>
 800e878:	e72f      	b.n	800e6da <atan+0x2a>
 800e87a:	4b52      	ldr	r3, [pc, #328]	@ (800e9c4 <atan+0x314>)
 800e87c:	2200      	movs	r2, #0
 800e87e:	4620      	mov	r0, r4
 800e880:	4629      	mov	r1, r5
 800e882:	f7f1 fd81 	bl	8000388 <__aeabi_dsub>
 800e886:	4b4f      	ldr	r3, [pc, #316]	@ (800e9c4 <atan+0x314>)
 800e888:	4606      	mov	r6, r0
 800e88a:	460f      	mov	r7, r1
 800e88c:	2200      	movs	r2, #0
 800e88e:	4620      	mov	r0, r4
 800e890:	4629      	mov	r1, r5
 800e892:	f7f1 fd7b 	bl	800038c <__adddf3>
 800e896:	4602      	mov	r2, r0
 800e898:	460b      	mov	r3, r1
 800e89a:	4630      	mov	r0, r6
 800e89c:	4639      	mov	r1, r7
 800e89e:	f7f2 f855 	bl	800094c <__aeabi_ddiv>
 800e8a2:	f04f 0a01 	mov.w	sl, #1
 800e8a6:	4604      	mov	r4, r0
 800e8a8:	460d      	mov	r5, r1
 800e8aa:	e765      	b.n	800e778 <atan+0xc8>
 800e8ac:	4b47      	ldr	r3, [pc, #284]	@ (800e9cc <atan+0x31c>)
 800e8ae:	429e      	cmp	r6, r3
 800e8b0:	d21c      	bcs.n	800e8ec <atan+0x23c>
 800e8b2:	4b47      	ldr	r3, [pc, #284]	@ (800e9d0 <atan+0x320>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	4620      	mov	r0, r4
 800e8b8:	4629      	mov	r1, r5
 800e8ba:	f7f1 fd65 	bl	8000388 <__aeabi_dsub>
 800e8be:	4b44      	ldr	r3, [pc, #272]	@ (800e9d0 <atan+0x320>)
 800e8c0:	4606      	mov	r6, r0
 800e8c2:	460f      	mov	r7, r1
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	4620      	mov	r0, r4
 800e8c8:	4629      	mov	r1, r5
 800e8ca:	f7f1 ff15 	bl	80006f8 <__aeabi_dmul>
 800e8ce:	4b3d      	ldr	r3, [pc, #244]	@ (800e9c4 <atan+0x314>)
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	f7f1 fd5b 	bl	800038c <__adddf3>
 800e8d6:	4602      	mov	r2, r0
 800e8d8:	460b      	mov	r3, r1
 800e8da:	4630      	mov	r0, r6
 800e8dc:	4639      	mov	r1, r7
 800e8de:	f7f2 f835 	bl	800094c <__aeabi_ddiv>
 800e8e2:	f04f 0a02 	mov.w	sl, #2
 800e8e6:	4604      	mov	r4, r0
 800e8e8:	460d      	mov	r5, r1
 800e8ea:	e745      	b.n	800e778 <atan+0xc8>
 800e8ec:	4622      	mov	r2, r4
 800e8ee:	462b      	mov	r3, r5
 800e8f0:	4938      	ldr	r1, [pc, #224]	@ (800e9d4 <atan+0x324>)
 800e8f2:	2000      	movs	r0, #0
 800e8f4:	f7f2 f82a 	bl	800094c <__aeabi_ddiv>
 800e8f8:	f04f 0a03 	mov.w	sl, #3
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	460d      	mov	r5, r1
 800e900:	e73a      	b.n	800e778 <atan+0xc8>
 800e902:	4b35      	ldr	r3, [pc, #212]	@ (800e9d8 <atan+0x328>)
 800e904:	4e35      	ldr	r6, [pc, #212]	@ (800e9dc <atan+0x32c>)
 800e906:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e90e:	f7f1 fd3b 	bl	8000388 <__aeabi_dsub>
 800e912:	4622      	mov	r2, r4
 800e914:	462b      	mov	r3, r5
 800e916:	f7f1 fd37 	bl	8000388 <__aeabi_dsub>
 800e91a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e91e:	4602      	mov	r2, r0
 800e920:	460b      	mov	r3, r1
 800e922:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e926:	f7f1 fd2f 	bl	8000388 <__aeabi_dsub>
 800e92a:	f1bb 0f00 	cmp.w	fp, #0
 800e92e:	4604      	mov	r4, r0
 800e930:	460d      	mov	r5, r1
 800e932:	f6bf aedc 	bge.w	800e6ee <atan+0x3e>
 800e936:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e93a:	461d      	mov	r5, r3
 800e93c:	e6d7      	b.n	800e6ee <atan+0x3e>
 800e93e:	a51c      	add	r5, pc, #112	@ (adr r5, 800e9b0 <atan+0x300>)
 800e940:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e944:	e6d3      	b.n	800e6ee <atan+0x3e>
 800e946:	bf00      	nop
 800e948:	54442d18 	.word	0x54442d18
 800e94c:	3ff921fb 	.word	0x3ff921fb
 800e950:	8800759c 	.word	0x8800759c
 800e954:	7e37e43c 	.word	0x7e37e43c
 800e958:	e322da11 	.word	0xe322da11
 800e95c:	3f90ad3a 	.word	0x3f90ad3a
 800e960:	24760deb 	.word	0x24760deb
 800e964:	3fa97b4b 	.word	0x3fa97b4b
 800e968:	a0d03d51 	.word	0xa0d03d51
 800e96c:	3fb10d66 	.word	0x3fb10d66
 800e970:	c54c206e 	.word	0xc54c206e
 800e974:	3fb745cd 	.word	0x3fb745cd
 800e978:	920083ff 	.word	0x920083ff
 800e97c:	3fc24924 	.word	0x3fc24924
 800e980:	5555550d 	.word	0x5555550d
 800e984:	3fd55555 	.word	0x3fd55555
 800e988:	2c6a6c2f 	.word	0x2c6a6c2f
 800e98c:	bfa2b444 	.word	0xbfa2b444
 800e990:	52defd9a 	.word	0x52defd9a
 800e994:	3fadde2d 	.word	0x3fadde2d
 800e998:	af749a6d 	.word	0xaf749a6d
 800e99c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e9a0:	fe231671 	.word	0xfe231671
 800e9a4:	3fbc71c6 	.word	0x3fbc71c6
 800e9a8:	9998ebc4 	.word	0x9998ebc4
 800e9ac:	3fc99999 	.word	0x3fc99999
 800e9b0:	54442d18 	.word	0x54442d18
 800e9b4:	bff921fb 	.word	0xbff921fb
 800e9b8:	440fffff 	.word	0x440fffff
 800e9bc:	7ff00000 	.word	0x7ff00000
 800e9c0:	3fdbffff 	.word	0x3fdbffff
 800e9c4:	3ff00000 	.word	0x3ff00000
 800e9c8:	3ff2ffff 	.word	0x3ff2ffff
 800e9cc:	40038000 	.word	0x40038000
 800e9d0:	3ff80000 	.word	0x3ff80000
 800e9d4:	bff00000 	.word	0xbff00000
 800e9d8:	080228d8 	.word	0x080228d8
 800e9dc:	080228f8 	.word	0x080228f8

0800e9e0 <fabs>:
 800e9e0:	ec51 0b10 	vmov	r0, r1, d0
 800e9e4:	4602      	mov	r2, r0
 800e9e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e9ea:	ec43 2b10 	vmov	d0, r2, r3
 800e9ee:	4770      	bx	lr

0800e9f0 <sqrtf>:
 800e9f0:	b508      	push	{r3, lr}
 800e9f2:	ed2d 8b02 	vpush	{d8}
 800e9f6:	eeb0 8a40 	vmov.f32	s16, s0
 800e9fa:	f000 f822 	bl	800ea42 <__ieee754_sqrtf>
 800e9fe:	eeb4 8a48 	vcmp.f32	s16, s16
 800ea02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea06:	d60c      	bvs.n	800ea22 <sqrtf+0x32>
 800ea08:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ea28 <sqrtf+0x38>
 800ea0c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ea10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea14:	d505      	bpl.n	800ea22 <sqrtf+0x32>
 800ea16:	f7fd fd9f 	bl	800c558 <__errno>
 800ea1a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ea1e:	2321      	movs	r3, #33	@ 0x21
 800ea20:	6003      	str	r3, [r0, #0]
 800ea22:	ecbd 8b02 	vpop	{d8}
 800ea26:	bd08      	pop	{r3, pc}
 800ea28:	00000000 	.word	0x00000000

0800ea2c <finite>:
 800ea2c:	b082      	sub	sp, #8
 800ea2e:	ed8d 0b00 	vstr	d0, [sp]
 800ea32:	9801      	ldr	r0, [sp, #4]
 800ea34:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800ea38:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ea3c:	0fc0      	lsrs	r0, r0, #31
 800ea3e:	b002      	add	sp, #8
 800ea40:	4770      	bx	lr

0800ea42 <__ieee754_sqrtf>:
 800ea42:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ea46:	4770      	bx	lr

0800ea48 <__ieee754_hypot>:
 800ea48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea4c:	ec51 0b10 	vmov	r0, r1, d0
 800ea50:	ec53 2b11 	vmov	r2, r3, d1
 800ea54:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 800ea58:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800ea5c:	42a5      	cmp	r5, r4
 800ea5e:	b087      	sub	sp, #28
 800ea60:	da05      	bge.n	800ea6e <__ieee754_hypot+0x26>
 800ea62:	462e      	mov	r6, r5
 800ea64:	4625      	mov	r5, r4
 800ea66:	4634      	mov	r4, r6
 800ea68:	4606      	mov	r6, r0
 800ea6a:	4610      	mov	r0, r2
 800ea6c:	4632      	mov	r2, r6
 800ea6e:	1b2b      	subs	r3, r5, r4
 800ea70:	f1b3 7f70 	cmp.w	r3, #62914560	@ 0x3c00000
 800ea74:	4629      	mov	r1, r5
 800ea76:	4682      	mov	sl, r0
 800ea78:	46ab      	mov	fp, r5
 800ea7a:	4616      	mov	r6, r2
 800ea7c:	4627      	mov	r7, r4
 800ea7e:	dd05      	ble.n	800ea8c <__ieee754_hypot+0x44>
 800ea80:	4623      	mov	r3, r4
 800ea82:	f7f1 fc83 	bl	800038c <__adddf3>
 800ea86:	4682      	mov	sl, r0
 800ea88:	468b      	mov	fp, r1
 800ea8a:	e016      	b.n	800eaba <__ieee754_hypot+0x72>
 800ea8c:	4b75      	ldr	r3, [pc, #468]	@ (800ec64 <__ieee754_hypot+0x21c>)
 800ea8e:	429d      	cmp	r5, r3
 800ea90:	f340 8096 	ble.w	800ebc0 <__ieee754_hypot+0x178>
 800ea94:	4b74      	ldr	r3, [pc, #464]	@ (800ec68 <__ieee754_hypot+0x220>)
 800ea96:	429d      	cmp	r5, r3
 800ea98:	dd14      	ble.n	800eac4 <__ieee754_hypot+0x7c>
 800ea9a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ea9e:	4305      	orrs	r5, r0
 800eaa0:	d004      	beq.n	800eaac <__ieee754_hypot+0x64>
 800eaa2:	4623      	mov	r3, r4
 800eaa4:	f7f1 fc72 	bl	800038c <__adddf3>
 800eaa8:	4682      	mov	sl, r0
 800eaaa:	468b      	mov	fp, r1
 800eaac:	f084 44ff 	eor.w	r4, r4, #2139095040	@ 0x7f800000
 800eab0:	f484 04e0 	eor.w	r4, r4, #7340032	@ 0x700000
 800eab4:	4334      	orrs	r4, r6
 800eab6:	f000 80d2 	beq.w	800ec5e <__ieee754_hypot+0x216>
 800eaba:	ec4b ab10 	vmov	d0, sl, fp
 800eabe:	b007      	add	sp, #28
 800eac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eac4:	f1a5 5516 	sub.w	r5, r5, #629145600	@ 0x25800000
 800eac8:	f1a4 5416 	sub.w	r4, r4, #629145600	@ 0x25800000
 800eacc:	46ab      	mov	fp, r5
 800eace:	4627      	mov	r7, r4
 800ead0:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800ead4:	9301      	str	r3, [sp, #4]
 800ead6:	4b65      	ldr	r3, [pc, #404]	@ (800ec6c <__ieee754_hypot+0x224>)
 800ead8:	429c      	cmp	r4, r3
 800eada:	dc19      	bgt.n	800eb10 <__ieee754_hypot+0xc8>
 800eadc:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800eae0:	da70      	bge.n	800ebc4 <__ieee754_hypot+0x17c>
 800eae2:	4633      	mov	r3, r6
 800eae4:	4323      	orrs	r3, r4
 800eae6:	d0e8      	beq.n	800eaba <__ieee754_hypot+0x72>
 800eae8:	4b61      	ldr	r3, [pc, #388]	@ (800ec70 <__ieee754_hypot+0x228>)
 800eaea:	2200      	movs	r2, #0
 800eaec:	4630      	mov	r0, r6
 800eaee:	4639      	mov	r1, r7
 800eaf0:	f7f1 fe02 	bl	80006f8 <__aeabi_dmul>
 800eaf4:	4b5e      	ldr	r3, [pc, #376]	@ (800ec70 <__ieee754_hypot+0x228>)
 800eaf6:	4606      	mov	r6, r0
 800eaf8:	460f      	mov	r7, r1
 800eafa:	4650      	mov	r0, sl
 800eafc:	4659      	mov	r1, fp
 800eafe:	2200      	movs	r2, #0
 800eb00:	f7f1 fdfa 	bl	80006f8 <__aeabi_dmul>
 800eb04:	9b01      	ldr	r3, [sp, #4]
 800eb06:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800eb0a:	4682      	mov	sl, r0
 800eb0c:	468b      	mov	fp, r1
 800eb0e:	9301      	str	r3, [sp, #4]
 800eb10:	4632      	mov	r2, r6
 800eb12:	463b      	mov	r3, r7
 800eb14:	4650      	mov	r0, sl
 800eb16:	4659      	mov	r1, fp
 800eb18:	f7f1 fc36 	bl	8000388 <__aeabi_dsub>
 800eb1c:	4602      	mov	r2, r0
 800eb1e:	460b      	mov	r3, r1
 800eb20:	4680      	mov	r8, r0
 800eb22:	4689      	mov	r9, r1
 800eb24:	4630      	mov	r0, r6
 800eb26:	4639      	mov	r1, r7
 800eb28:	f7f2 f858 	bl	8000bdc <__aeabi_dcmplt>
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	d053      	beq.n	800ebda <__ieee754_hypot+0x192>
 800eb32:	462b      	mov	r3, r5
 800eb34:	4610      	mov	r0, r2
 800eb36:	4629      	mov	r1, r5
 800eb38:	4614      	mov	r4, r2
 800eb3a:	f7f1 fddd 	bl	80006f8 <__aeabi_dmul>
 800eb3e:	4632      	mov	r2, r6
 800eb40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb44:	463b      	mov	r3, r7
 800eb46:	4630      	mov	r0, r6
 800eb48:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800eb4c:	f7f1 fdd4 	bl	80006f8 <__aeabi_dmul>
 800eb50:	4622      	mov	r2, r4
 800eb52:	4606      	mov	r6, r0
 800eb54:	460f      	mov	r7, r1
 800eb56:	462b      	mov	r3, r5
 800eb58:	4650      	mov	r0, sl
 800eb5a:	4659      	mov	r1, fp
 800eb5c:	f7f1 fc16 	bl	800038c <__adddf3>
 800eb60:	4622      	mov	r2, r4
 800eb62:	4680      	mov	r8, r0
 800eb64:	4689      	mov	r9, r1
 800eb66:	462b      	mov	r3, r5
 800eb68:	4650      	mov	r0, sl
 800eb6a:	4659      	mov	r1, fp
 800eb6c:	f7f1 fc0c 	bl	8000388 <__aeabi_dsub>
 800eb70:	4602      	mov	r2, r0
 800eb72:	460b      	mov	r3, r1
 800eb74:	4640      	mov	r0, r8
 800eb76:	4649      	mov	r1, r9
 800eb78:	f7f1 fdbe 	bl	80006f8 <__aeabi_dmul>
 800eb7c:	4602      	mov	r2, r0
 800eb7e:	460b      	mov	r3, r1
 800eb80:	4630      	mov	r0, r6
 800eb82:	4639      	mov	r1, r7
 800eb84:	f7f1 fc00 	bl	8000388 <__aeabi_dsub>
 800eb88:	4602      	mov	r2, r0
 800eb8a:	460b      	mov	r3, r1
 800eb8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb90:	f7f1 fbfa 	bl	8000388 <__aeabi_dsub>
 800eb94:	ec41 0b10 	vmov	d0, r0, r1
 800eb98:	f000 f86c 	bl	800ec74 <__ieee754_sqrt>
 800eb9c:	9b01      	ldr	r3, [sp, #4]
 800eb9e:	ec5b ab10 	vmov	sl, fp, d0
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d089      	beq.n	800eaba <__ieee754_hypot+0x72>
 800eba6:	051b      	lsls	r3, r3, #20
 800eba8:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800ebac:	2000      	movs	r0, #0
 800ebae:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800ebb2:	4602      	mov	r2, r0
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	4650      	mov	r0, sl
 800ebb8:	4659      	mov	r1, fp
 800ebba:	f7f1 fd9d 	bl	80006f8 <__aeabi_dmul>
 800ebbe:	e762      	b.n	800ea86 <__ieee754_hypot+0x3e>
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	e787      	b.n	800ead4 <__ieee754_hypot+0x8c>
 800ebc4:	9b01      	ldr	r3, [sp, #4]
 800ebc6:	f105 5516 	add.w	r5, r5, #629145600	@ 0x25800000
 800ebca:	f104 5416 	add.w	r4, r4, #629145600	@ 0x25800000
 800ebce:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 800ebd2:	9301      	str	r3, [sp, #4]
 800ebd4:	46ab      	mov	fp, r5
 800ebd6:	4627      	mov	r7, r4
 800ebd8:	e79a      	b.n	800eb10 <__ieee754_hypot+0xc8>
 800ebda:	4623      	mov	r3, r4
 800ebdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	f505 1380 	add.w	r3, r5, #1048576	@ 0x100000
 800ebea:	4614      	mov	r4, r2
 800ebec:	461d      	mov	r5, r3
 800ebee:	f7f1 fd83 	bl	80006f8 <__aeabi_dmul>
 800ebf2:	4642      	mov	r2, r8
 800ebf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebf8:	464b      	mov	r3, r9
 800ebfa:	4640      	mov	r0, r8
 800ebfc:	f109 4100 	add.w	r1, r9, #2147483648	@ 0x80000000
 800ec00:	f7f1 fd7a 	bl	80006f8 <__aeabi_dmul>
 800ec04:	4652      	mov	r2, sl
 800ec06:	465b      	mov	r3, fp
 800ec08:	4680      	mov	r8, r0
 800ec0a:	4689      	mov	r9, r1
 800ec0c:	4650      	mov	r0, sl
 800ec0e:	4659      	mov	r1, fp
 800ec10:	f7f1 fbbc 	bl	800038c <__adddf3>
 800ec14:	4622      	mov	r2, r4
 800ec16:	462b      	mov	r3, r5
 800ec18:	f7f1 fbb6 	bl	8000388 <__aeabi_dsub>
 800ec1c:	4632      	mov	r2, r6
 800ec1e:	463b      	mov	r3, r7
 800ec20:	f7f1 fd6a 	bl	80006f8 <__aeabi_dmul>
 800ec24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec28:	4682      	mov	sl, r0
 800ec2a:	468b      	mov	fp, r1
 800ec2c:	4630      	mov	r0, r6
 800ec2e:	4639      	mov	r1, r7
 800ec30:	f7f1 fbaa 	bl	8000388 <__aeabi_dsub>
 800ec34:	4622      	mov	r2, r4
 800ec36:	462b      	mov	r3, r5
 800ec38:	f7f1 fd5e 	bl	80006f8 <__aeabi_dmul>
 800ec3c:	4602      	mov	r2, r0
 800ec3e:	460b      	mov	r3, r1
 800ec40:	4650      	mov	r0, sl
 800ec42:	4659      	mov	r1, fp
 800ec44:	f7f1 fba2 	bl	800038c <__adddf3>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	460b      	mov	r3, r1
 800ec4c:	4640      	mov	r0, r8
 800ec4e:	4649      	mov	r1, r9
 800ec50:	f7f1 fb9a 	bl	8000388 <__aeabi_dsub>
 800ec54:	4602      	mov	r2, r0
 800ec56:	460b      	mov	r3, r1
 800ec58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec5c:	e798      	b.n	800eb90 <__ieee754_hypot+0x148>
 800ec5e:	46b2      	mov	sl, r6
 800ec60:	46bb      	mov	fp, r7
 800ec62:	e72a      	b.n	800eaba <__ieee754_hypot+0x72>
 800ec64:	5f300000 	.word	0x5f300000
 800ec68:	7fefffff 	.word	0x7fefffff
 800ec6c:	20afffff 	.word	0x20afffff
 800ec70:	7fd00000 	.word	0x7fd00000

0800ec74 <__ieee754_sqrt>:
 800ec74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec78:	4a68      	ldr	r2, [pc, #416]	@ (800ee1c <__ieee754_sqrt+0x1a8>)
 800ec7a:	ec55 4b10 	vmov	r4, r5, d0
 800ec7e:	43aa      	bics	r2, r5
 800ec80:	462b      	mov	r3, r5
 800ec82:	4621      	mov	r1, r4
 800ec84:	d110      	bne.n	800eca8 <__ieee754_sqrt+0x34>
 800ec86:	4622      	mov	r2, r4
 800ec88:	4620      	mov	r0, r4
 800ec8a:	4629      	mov	r1, r5
 800ec8c:	f7f1 fd34 	bl	80006f8 <__aeabi_dmul>
 800ec90:	4602      	mov	r2, r0
 800ec92:	460b      	mov	r3, r1
 800ec94:	4620      	mov	r0, r4
 800ec96:	4629      	mov	r1, r5
 800ec98:	f7f1 fb78 	bl	800038c <__adddf3>
 800ec9c:	4604      	mov	r4, r0
 800ec9e:	460d      	mov	r5, r1
 800eca0:	ec45 4b10 	vmov	d0, r4, r5
 800eca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca8:	2d00      	cmp	r5, #0
 800ecaa:	dc0e      	bgt.n	800ecca <__ieee754_sqrt+0x56>
 800ecac:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ecb0:	4322      	orrs	r2, r4
 800ecb2:	d0f5      	beq.n	800eca0 <__ieee754_sqrt+0x2c>
 800ecb4:	b19d      	cbz	r5, 800ecde <__ieee754_sqrt+0x6a>
 800ecb6:	4622      	mov	r2, r4
 800ecb8:	4620      	mov	r0, r4
 800ecba:	4629      	mov	r1, r5
 800ecbc:	f7f1 fb64 	bl	8000388 <__aeabi_dsub>
 800ecc0:	4602      	mov	r2, r0
 800ecc2:	460b      	mov	r3, r1
 800ecc4:	f7f1 fe42 	bl	800094c <__aeabi_ddiv>
 800ecc8:	e7e8      	b.n	800ec9c <__ieee754_sqrt+0x28>
 800ecca:	152a      	asrs	r2, r5, #20
 800eccc:	d115      	bne.n	800ecfa <__ieee754_sqrt+0x86>
 800ecce:	2000      	movs	r0, #0
 800ecd0:	e009      	b.n	800ece6 <__ieee754_sqrt+0x72>
 800ecd2:	0acb      	lsrs	r3, r1, #11
 800ecd4:	3a15      	subs	r2, #21
 800ecd6:	0549      	lsls	r1, r1, #21
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d0fa      	beq.n	800ecd2 <__ieee754_sqrt+0x5e>
 800ecdc:	e7f7      	b.n	800ecce <__ieee754_sqrt+0x5a>
 800ecde:	462a      	mov	r2, r5
 800ece0:	e7fa      	b.n	800ecd8 <__ieee754_sqrt+0x64>
 800ece2:	005b      	lsls	r3, r3, #1
 800ece4:	3001      	adds	r0, #1
 800ece6:	02dc      	lsls	r4, r3, #11
 800ece8:	d5fb      	bpl.n	800ece2 <__ieee754_sqrt+0x6e>
 800ecea:	1e44      	subs	r4, r0, #1
 800ecec:	1b12      	subs	r2, r2, r4
 800ecee:	f1c0 0420 	rsb	r4, r0, #32
 800ecf2:	fa21 f404 	lsr.w	r4, r1, r4
 800ecf6:	4323      	orrs	r3, r4
 800ecf8:	4081      	lsls	r1, r0
 800ecfa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecfe:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800ed02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed06:	07d2      	lsls	r2, r2, #31
 800ed08:	bf5c      	itt	pl
 800ed0a:	005b      	lslpl	r3, r3, #1
 800ed0c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ed10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ed14:	bf58      	it	pl
 800ed16:	0049      	lslpl	r1, r1, #1
 800ed18:	2600      	movs	r6, #0
 800ed1a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800ed1e:	106d      	asrs	r5, r5, #1
 800ed20:	0049      	lsls	r1, r1, #1
 800ed22:	2016      	movs	r0, #22
 800ed24:	4632      	mov	r2, r6
 800ed26:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ed2a:	1917      	adds	r7, r2, r4
 800ed2c:	429f      	cmp	r7, r3
 800ed2e:	bfde      	ittt	le
 800ed30:	193a      	addle	r2, r7, r4
 800ed32:	1bdb      	suble	r3, r3, r7
 800ed34:	1936      	addle	r6, r6, r4
 800ed36:	0fcf      	lsrs	r7, r1, #31
 800ed38:	3801      	subs	r0, #1
 800ed3a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800ed3e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ed42:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ed46:	d1f0      	bne.n	800ed2a <__ieee754_sqrt+0xb6>
 800ed48:	4604      	mov	r4, r0
 800ed4a:	2720      	movs	r7, #32
 800ed4c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ed50:	429a      	cmp	r2, r3
 800ed52:	eb00 0e0c 	add.w	lr, r0, ip
 800ed56:	db02      	blt.n	800ed5e <__ieee754_sqrt+0xea>
 800ed58:	d113      	bne.n	800ed82 <__ieee754_sqrt+0x10e>
 800ed5a:	458e      	cmp	lr, r1
 800ed5c:	d811      	bhi.n	800ed82 <__ieee754_sqrt+0x10e>
 800ed5e:	f1be 0f00 	cmp.w	lr, #0
 800ed62:	eb0e 000c 	add.w	r0, lr, ip
 800ed66:	da42      	bge.n	800edee <__ieee754_sqrt+0x17a>
 800ed68:	2800      	cmp	r0, #0
 800ed6a:	db40      	blt.n	800edee <__ieee754_sqrt+0x17a>
 800ed6c:	f102 0801 	add.w	r8, r2, #1
 800ed70:	1a9b      	subs	r3, r3, r2
 800ed72:	458e      	cmp	lr, r1
 800ed74:	bf88      	it	hi
 800ed76:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ed7a:	eba1 010e 	sub.w	r1, r1, lr
 800ed7e:	4464      	add	r4, ip
 800ed80:	4642      	mov	r2, r8
 800ed82:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ed86:	3f01      	subs	r7, #1
 800ed88:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ed8c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ed90:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ed94:	d1dc      	bne.n	800ed50 <__ieee754_sqrt+0xdc>
 800ed96:	4319      	orrs	r1, r3
 800ed98:	d01b      	beq.n	800edd2 <__ieee754_sqrt+0x15e>
 800ed9a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ee20 <__ieee754_sqrt+0x1ac>
 800ed9e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ee24 <__ieee754_sqrt+0x1b0>
 800eda2:	e9da 0100 	ldrd	r0, r1, [sl]
 800eda6:	e9db 2300 	ldrd	r2, r3, [fp]
 800edaa:	f7f1 faed 	bl	8000388 <__aeabi_dsub>
 800edae:	e9da 8900 	ldrd	r8, r9, [sl]
 800edb2:	4602      	mov	r2, r0
 800edb4:	460b      	mov	r3, r1
 800edb6:	4640      	mov	r0, r8
 800edb8:	4649      	mov	r1, r9
 800edba:	f7f1 ff19 	bl	8000bf0 <__aeabi_dcmple>
 800edbe:	b140      	cbz	r0, 800edd2 <__ieee754_sqrt+0x15e>
 800edc0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800edc4:	e9da 0100 	ldrd	r0, r1, [sl]
 800edc8:	e9db 2300 	ldrd	r2, r3, [fp]
 800edcc:	d111      	bne.n	800edf2 <__ieee754_sqrt+0x17e>
 800edce:	3601      	adds	r6, #1
 800edd0:	463c      	mov	r4, r7
 800edd2:	1072      	asrs	r2, r6, #1
 800edd4:	0863      	lsrs	r3, r4, #1
 800edd6:	07f1      	lsls	r1, r6, #31
 800edd8:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800eddc:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800ede0:	bf48      	it	mi
 800ede2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ede6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800edea:	4618      	mov	r0, r3
 800edec:	e756      	b.n	800ec9c <__ieee754_sqrt+0x28>
 800edee:	4690      	mov	r8, r2
 800edf0:	e7be      	b.n	800ed70 <__ieee754_sqrt+0xfc>
 800edf2:	f7f1 facb 	bl	800038c <__adddf3>
 800edf6:	e9da 8900 	ldrd	r8, r9, [sl]
 800edfa:	4602      	mov	r2, r0
 800edfc:	460b      	mov	r3, r1
 800edfe:	4640      	mov	r0, r8
 800ee00:	4649      	mov	r1, r9
 800ee02:	f7f1 feeb 	bl	8000bdc <__aeabi_dcmplt>
 800ee06:	b120      	cbz	r0, 800ee12 <__ieee754_sqrt+0x19e>
 800ee08:	1ca0      	adds	r0, r4, #2
 800ee0a:	bf08      	it	eq
 800ee0c:	3601      	addeq	r6, #1
 800ee0e:	3402      	adds	r4, #2
 800ee10:	e7df      	b.n	800edd2 <__ieee754_sqrt+0x15e>
 800ee12:	1c63      	adds	r3, r4, #1
 800ee14:	f023 0401 	bic.w	r4, r3, #1
 800ee18:	e7db      	b.n	800edd2 <__ieee754_sqrt+0x15e>
 800ee1a:	bf00      	nop
 800ee1c:	7ff00000 	.word	0x7ff00000
 800ee20:	200001e0 	.word	0x200001e0
 800ee24:	200001d8 	.word	0x200001d8

0800ee28 <_init>:
 800ee28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee2a:	bf00      	nop
 800ee2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee2e:	bc08      	pop	{r3}
 800ee30:	469e      	mov	lr, r3
 800ee32:	4770      	bx	lr

0800ee34 <_fini>:
 800ee34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee36:	bf00      	nop
 800ee38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee3a:	bc08      	pop	{r3}
 800ee3c:	469e      	mov	lr, r3
 800ee3e:	4770      	bx	lr
