

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Jun 15 09:11:04 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        project
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     44|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     61|
|Register         |        -|      -|     851|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     44|     851|    253|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     20|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |fir_mul_32s_32s_32_6_U1   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U2   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U3   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U4   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U5   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U6   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U7   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U8   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U9   |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U10  |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |fir_mul_32s_32s_32_6_U11  |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|     44|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_278_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_378_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_374_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_406_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_393_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_383_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_401_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_397_p2  |     +    |      0|  0|  16|          32|          32|
    |tmp_fu_389_p2   |     +    |      0|  0|  16|          32|          32|
    |y               |     +    |      0|  0|  16|          32|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0| 192|         320|         320|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  15|         19|    1|         19|
    |c_address0       |  12|         12|    4|         48|
    |x_ap_vld_in_sig  |   1|          2|    1|          2|
    |x_ap_vld_preg    |   1|          2|    1|          2|
    |x_in_sig         |  32|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  61|         37|   39|        135|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  18|   0|   18|          0|
    |c_load_5_reg_479  |  32|   0|   32|          0|
    |c_load_8_reg_519  |  32|   0|   32|          0|
    |reg_188           |  32|   0|   32|          0|
    |reg_196           |  32|   0|   32|          0|
    |reg_200           |  32|   0|   32|          0|
    |shift_reg_0       |  32|   0|   32|          0|
    |shift_reg_1       |  32|   0|   32|          0|
    |shift_reg_2       |  32|   0|   32|          0|
    |shift_reg_3       |  32|   0|   32|          0|
    |shift_reg_4       |  32|   0|   32|          0|
    |shift_reg_5       |  32|   0|   32|          0|
    |shift_reg_6       |  32|   0|   32|          0|
    |shift_reg_7       |  32|   0|   32|          0|
    |shift_reg_8       |  32|   0|   32|          0|
    |shift_reg_9       |  32|   0|   32|          0|
    |tmp1_reg_494      |  32|   0|   32|          0|
    |tmp2_reg_564      |  32|   0|   32|          0|
    |tmp6_reg_574      |  32|   0|   32|          0|
    |tmp_6_2_reg_529   |  32|   0|   32|          0|
    |tmp_6_3_reg_534   |  32|   0|   32|          0|
    |tmp_6_4_reg_539   |  32|   0|   32|          0|
    |tmp_6_5_reg_569   |  32|   0|   32|          0|
    |tmp_6_8_reg_579   |  32|   0|   32|          0|
    |tmp_6_9_reg_584   |  32|   0|   32|          0|
    |tmp_6_s_reg_589   |  32|   0|   32|          0|
    |x_ap_vld_preg     |   1|   0|    1|          0|
    |x_preg            |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 851|   0|  851|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_vld   |       x      |    scalar    |
|x_ap_vld    |  in |    1|   ap_vld   |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

