Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun 20 19:04:03 2023
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file audio_processing_wrapper_timing_summary_routed.rpt -pb audio_processing_wrapper_timing_summary_routed.pb -rpx audio_processing_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_processing_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adau1761_bclk_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.912        0.000                      0                 8735        0.031        0.000                      0                 8735        3.000        0.000                       0                  2239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
audio_processing_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_audio_processing_clk_wiz_0_0    {0.000 20.833}     41.667          24.000          
  clkfbout_audio_processing_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
clk_fpga_0                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
audio_processing_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_audio_processing_clk_wiz_0_0                                                                                                                                                     39.511        0.000                       0                     2  
  clkfbout_audio_processing_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                       0.912        0.000                      0                 8735        0.031        0.000                      0                 8735        4.020        0.000                       0                  2233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  audio_processing_i/clk_wiz_0/inst/clk_in1
  To Clock:  audio_processing_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_processing_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_processing_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_audio_processing_clk_wiz_0_0
  To Clock:  clk_out1_audio_processing_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_audio_processing_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    audio_processing_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_processing_clk_wiz_0_0
  To Clock:  clkfbout_audio_processing_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_processing_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    audio_processing_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  audio_processing_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.764ns (21.032%)  route 6.623ns (78.968%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.789     3.083    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X96Y29         FDRE                                         r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.518     3.601 r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/Q
                         net (fo=244, routed)         1.912     5.513    audio_processing_i/axis_audio_distortion_0/inst/p_1_in[13]
    SLICE_X68Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.637 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179/O
                         net (fo=1, routed)           0.000     5.637    audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.035 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.035    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.149    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.263 f  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_42/CO[3]
                         net (fo=6, routed)           1.296     7.560    audio_processing_i/axis_audio_distortion_0/inst/out_data2170_in
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7/O
                         net (fo=12, routed)          0.462     8.146    audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.270 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20/O
                         net (fo=5, routed)           1.132     9.402    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20_n_0
    SLICE_X84Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.526 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6/O
                         net (fo=17, routed)          1.259    10.785    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6_n_0
    SLICE_X94Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1/O
                         net (fo=5, routed)           0.561    11.470    audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1_n_0
    SLICE_X94Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.613    12.792    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X94Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[19]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X94Y30         FDSE (Setup_fdse_C_S)       -0.524    12.382    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.764ns (21.032%)  route 6.623ns (78.968%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.789     3.083    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X96Y29         FDRE                                         r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.518     3.601 r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/Q
                         net (fo=244, routed)         1.912     5.513    audio_processing_i/axis_audio_distortion_0/inst/p_1_in[13]
    SLICE_X68Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.637 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179/O
                         net (fo=1, routed)           0.000     5.637    audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.035 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.035    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.149    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.263 f  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_42/CO[3]
                         net (fo=6, routed)           1.296     7.560    audio_processing_i/axis_audio_distortion_0/inst/out_data2170_in
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7/O
                         net (fo=12, routed)          0.462     8.146    audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.270 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20/O
                         net (fo=5, routed)           1.132     9.402    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20_n_0
    SLICE_X84Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.526 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6/O
                         net (fo=17, routed)          1.259    10.785    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6_n_0
    SLICE_X94Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1/O
                         net (fo=5, routed)           0.561    11.470    audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1_n_0
    SLICE_X94Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.613    12.792    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X94Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[23]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X94Y30         FDSE (Setup_fdse_C_S)       -0.524    12.382    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 0.642ns (7.595%)  route 7.810ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         3.112     6.563    audio_processing_i/axis_audio_filter_0/inst/aresetn
    SLICE_X92Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1/O
                         net (fo=236, routed)         4.698    11.385    audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1_n_0
    DSP48_X3Y1           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.712    12.891    audio_processing_i/axis_audio_filter_0/inst/aclk
    DSP48_X3Y1           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X3Y1           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.309    audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[28]/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.642ns (7.598%)  route 7.808ns (92.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         3.112     6.563    audio_processing_i/axis_audio_filter_0/inst/aresetn
    SLICE_X92Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1/O
                         net (fo=236, routed)         4.696    11.383    audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1_n_0
    DSP48_X3Y2           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[28]/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.712    12.891    audio_processing_i/axis_audio_filter_0/inst/aclk
    DSP48_X3Y2           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[28]/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.309    audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[30]/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 0.642ns (7.608%)  route 7.797ns (92.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         3.112     6.563    audio_processing_i/axis_audio_filter_0/inst/aresetn
    SLICE_X92Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1/O
                         net (fo=236, routed)         4.685    11.372    audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1_n_0
    DSP48_X3Y0           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[30]/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.713    12.892    audio_processing_i/axis_audio_filter_0/inst/aclk
    DSP48_X3Y0           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[30]/CLK
                         clock pessimism              0.115    13.007    
                         clock uncertainty           -0.154    12.853    
    DSP48_X3Y0           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.310    audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_tremolo_0/inst/count_up_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.642ns (7.702%)  route 7.693ns (92.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         5.483     8.934    audio_processing_i/axis_audio_tremolo_0/inst/aresetn
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.058 r  audio_processing_i/axis_audio_tremolo_0/inst/m_axis_tvalid_reg_i_1/O
                         net (fo=68, routed)          2.210    11.268    audio_processing_i/axis_audio_tremolo_0/inst/m_axis_tvalid_reg_i_1_n_0
    SLICE_X96Y21         FDSE                                         r  audio_processing_i/axis_audio_tremolo_0/inst/count_up_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.612    12.792    audio_processing_i/axis_audio_tremolo_0/inst/aclk
    SLICE_X96Y21         FDSE                                         r  audio_processing_i/axis_audio_tremolo_0/inst/count_up_reg/C
                         clock pessimism              0.115    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X96Y21         FDSE (Setup_fdse_C_S)       -0.524    12.228    audio_processing_i/axis_audio_tremolo_0/inst/count_up_reg
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[27]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.642ns (7.598%)  route 7.808ns (92.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         3.112     6.563    audio_processing_i/axis_audio_filter_0/inst/aresetn
    SLICE_X92Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1/O
                         net (fo=236, routed)         4.696    11.383    audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1_n_0
    DSP48_X3Y3           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[27]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.711    12.890    audio_processing_i/axis_audio_filter_0/inst/aclk
    DSP48_X3Y3           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[27]/CLK
                         clock pessimism              0.115    13.005    
                         clock uncertainty           -0.154    12.851    
    DSP48_X3Y3           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    12.344    audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 0.642ns (7.608%)  route 7.797ns (92.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.639     2.933    audio_processing_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  audio_processing_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=147, routed)         3.112     6.563    audio_processing_i/axis_audio_filter_0/inst/aresetn
    SLICE_X92Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1/O
                         net (fo=236, routed)         4.685    11.372    audio_processing_i/axis_audio_filter_0/inst/in_data[23]_i_1_n_0
    DSP48_X3Y1           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.712    12.891    audio_processing_i/axis_audio_filter_0/inst/aclk
    DSP48_X3Y1           DSP48E1                                      r  audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X3Y1           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    12.345    audio_processing_i/axis_audio_filter_0/inst/add_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.764ns (21.032%)  route 6.623ns (78.968%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.789     3.083    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X96Y29         FDRE                                         r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.518     3.601 r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/Q
                         net (fo=244, routed)         1.912     5.513    audio_processing_i/axis_audio_distortion_0/inst/p_1_in[13]
    SLICE_X68Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.637 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179/O
                         net (fo=1, routed)           0.000     5.637    audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.035 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.035    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.149    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.263 f  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_42/CO[3]
                         net (fo=6, routed)           1.296     7.560    audio_processing_i/axis_audio_distortion_0/inst/out_data2170_in
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7/O
                         net (fo=12, routed)          0.462     8.146    audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.270 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20/O
                         net (fo=5, routed)           1.132     9.402    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20_n_0
    SLICE_X84Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.526 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6/O
                         net (fo=17, routed)          1.259    10.785    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6_n_0
    SLICE_X94Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1/O
                         net (fo=5, routed)           0.561    11.470    audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1_n_0
    SLICE_X95Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.613    12.792    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X95Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[21]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X95Y30         FDSE (Setup_fdse_C_S)       -0.429    12.477    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.764ns (21.032%)  route 6.623ns (78.968%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.789     3.083    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X96Y29         FDRE                                         r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.518     3.601 r  audio_processing_i/axis_audio_distortion_0/inst/in_data_reg[5]/Q
                         net (fo=244, routed)         1.912     5.513    audio_processing_i/axis_audio_distortion_0/inst/p_1_in[13]
    SLICE_X68Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.637 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179/O
                         net (fo=1, routed)           0.000     5.637    audio_processing_i/axis_audio_distortion_0/inst/out_data[17]_i_179_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.035 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.035    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_146_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.149    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_89_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.263 f  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[17]_i_42/CO[3]
                         net (fo=6, routed)           1.296     7.560    audio_processing_i/axis_audio_distortion_0/inst/out_data2170_in
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7/O
                         net (fo=12, routed)          0.462     8.146    audio_processing_i/axis_audio_distortion_0/inst/out_data[16]_i_7_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.270 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20/O
                         net (fo=5, routed)           1.132     9.402    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_20_n_0
    SLICE_X84Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.526 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6/O
                         net (fo=17, routed)          1.259    10.785    audio_processing_i/axis_audio_distortion_0/inst/out_data[18]_i_6_n_0
    SLICE_X94Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1/O
                         net (fo=5, routed)           0.561    11.470    audio_processing_i/axis_audio_distortion_0/inst/out_data[23]_i_1_n_0
    SLICE_X95Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        1.613    12.792    audio_processing_i/axis_audio_distortion_0/inst/aclk
    SLICE_X95Y30         FDSE                                         r  audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[22]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X95Y30         FDSE (Setup_fdse_C_S)       -0.429    12.477    audio_processing_i/axis_audio_distortion_0/inst/out_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.434%)  route 0.151ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.592     0.928    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y49         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.151     1.227    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[27]
    SLICE_X27Y50         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.844     1.210    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y50         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.016     1.196    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.972%)  route 0.180ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.556     0.892    audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.180     1.212    audio_processing_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.820     1.186    audio_processing_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDSE (Hold_fdse_C_S)         0.009     1.160    audio_processing_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.972%)  route 0.180ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.556     0.892    audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.180     1.212    audio_processing_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.820     1.186    audio_processing_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDSE (Hold_fdse_C_S)         0.009     1.160    audio_processing_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.972%)  route 0.180ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.556     0.892    audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.180     1.212    audio_processing_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.820     1.186    audio_processing_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y96         FDSE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDSE (Hold_fdse_C_S)         0.009     1.160    audio_processing_i/rst_ps7_0_50M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.556     0.892    audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.110     1.143    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y89         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.823     1.189    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.559     0.895    audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.115     1.151    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X32Y95         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.825     1.191    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.972%)  route 0.180ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.556     0.892    audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_processing_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.180     1.212    audio_processing_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X51Y96         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.820     1.186    audio_processing_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X51Y96         FDRE                                         r  audio_processing_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_R)        -0.018     1.133    audio_processing_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.675%)  route 0.239ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.592     0.928    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y49         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.239     1.331    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[26]
    SLICE_X27Y53         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.843     1.209    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y53         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.072     1.251    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.557     0.893    audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.116     1.136    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y91         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.824     1.190    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.039    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.557     0.893    audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  audio_processing_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.117     1.137    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y89         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_processing_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_processing_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2234, routed)        0.823     1.189    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.037    audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_processing_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y10   audio_processing_i/axis_audio_tremolo_0/inst/out_data_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y32   audio_processing_i/ssd1306_driver_0/inst/ssd1306_driver_inst/timer_inst/couter_max_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y6   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y4   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y10  audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y8   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y6   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   audio_processing_i/axis_audio_delay_0/inst/memory_reg_0_15/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y97  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98  audio_processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



