library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Lab2_part1 is
    Port ( sw0, sw1, sw2, sw3, button : in STD_LOGIC;
           led0, led1, led2, led3 : out STD_LOGIC
           );
end Lab2_part1;

architecture Behavioral of Lab2_part1 is

begin

led0 <= sw0 and sw1;
led1 <= sw2 and not sw1;
led2 <= (not sw2 or sw1) and (not sw1 or not sw0 or sw3);
led3 <= sw2 and not sw1;

end Behavioral;
