{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683738873186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683738873190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 12:14:33 2023 " "Processing started: Wed May 10 12:14:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683738873190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738873190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder2 -c adder2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder2 -c adder2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738873190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683738874622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683738874622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix/fix_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file fix/fix_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fix_rom " "Found entity 1: fix_rom" {  } { { "fix/fix_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix/fix_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file fix/fix_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fix_palette " "Found entity 1: fix_palette" {  } { { "fix/fix_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix/fix_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file fix/fix_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fix_example " "Found entity 1: fix_example" {  } { { "fix/fix_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result/result_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file result/result_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_rom " "Found entity 1: result_rom" {  } { { "result/result_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/result/result_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result/result_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file result/result_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_palette " "Found entity 1: result_palette" {  } { { "result/result_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/result/result_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result/result_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file result/result_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_example " "Found entity 1: result_example" {  } { { "result/result_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/result/result_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end/end_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file end/end_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_rom " "Found entity 1: end_rom" {  } { { "end/end_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/end/end_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end/end_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file end/end_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_palette " "Found entity 1: end_palette" {  } { { "end/end_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/end/end_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end/end_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file end/end_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_example " "Found entity 1: end_example" {  } { { "end/end_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/end/end_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_rom " "Found entity 1: gameover_rom" {  } { { "gameover/gameover_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/gameover/gameover_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_palette " "Found entity 1: gameover_palette" {  } { { "gameover/gameover_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/gameover/gameover_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_example " "Found entity 1: gameover_example" {  } { { "gameover/gameover_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/gameover/gameover_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd3/bgd3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd3/bgd3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd3_rom " "Found entity 1: bgd3_rom" {  } { { "bgd3/bgd3_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd3/bgd3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd3/bgd3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd3/bgd3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd3_palette " "Found entity 1: bgd3_palette" {  } { { "bgd3/bgd3_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd3/bgd3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd3/bgd3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd3/bgd3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd3_example " "Found entity 1: bgd3_example" {  } { { "bgd3/bgd3_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd3/bgd3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd1/bgd1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd1/bgd1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd1_rom " "Found entity 1: bgd1_rom" {  } { { "bgd1/bgd1_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd1/bgd1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd1/bgd1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd1/bgd1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd1_palette " "Found entity 1: bgd1_palette" {  } { { "bgd1/bgd1_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd1/bgd1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgd1/bgd1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgd1/bgd1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgd1_example " "Found entity 1: bgd1_example" {  } { { "bgd1/bgd1_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd1/bgd1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion/explosion_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion/explosion_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_rom " "Found entity 1: explosion_rom" {  } { { "explosion/explosion_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion/explosion_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion/explosion_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_palette " "Found entity 1: explosion_palette" {  } { { "explosion/explosion_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion/explosion_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion/explosion_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_example " "Found entity 1: explosion_example" {  } { { "explosion/explosion_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_am/boss_am_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_am/boss_am_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_am_rom " "Found entity 1: boss_am_rom" {  } { { "boss_am/boss_am_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_am/boss_am_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_am/boss_am_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_am/boss_am_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_am_palette " "Found entity 1: boss_am_palette" {  } { { "boss_am/boss_am_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_am/boss_am_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_am/boss_am_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_am/boss_am_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_am_example " "Found entity 1: boss_am_example" {  } { { "boss_am/boss_am_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_am/boss_am_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss/boss_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss/boss_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_rom " "Found entity 1: boss_rom" {  } { { "boss/boss_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss/boss_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss/boss_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss/boss_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_palette " "Found entity 1: boss_palette" {  } { { "boss/boss_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss/boss_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss/boss_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss/boss_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_example " "Found entity 1: boss_example" {  } { { "boss/boss_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss/boss_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_ammo/enemy_ammo_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_ammo/enemy_ammo_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_ammo_rom " "Found entity 1: enemy_ammo_rom" {  } { { "enemy_ammo/enemy_ammo_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_ammo/enemy_ammo_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_ammo/enemy_ammo_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_ammo_palette " "Found entity 1: enemy_ammo_palette" {  } { { "enemy_ammo/enemy_ammo_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_ammo/enemy_ammo_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_ammo/enemy_ammo_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_ammo_example " "Found entity 1: enemy_ammo_example" {  } { { "enemy_ammo/enemy_ammo_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy1/enemy1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy1/enemy1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy1_rom " "Found entity 1: enemy1_rom" {  } { { "enemy1/enemy1_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy1/enemy1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy1/enemy1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy1/enemy1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy1_palette " "Found entity 1: enemy1_palette" {  } { { "enemy1/enemy1_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy1/enemy1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738883988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738883988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy1/enemy1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy1/enemy1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy1_example " "Found entity 1: enemy1_example" {  } { { "enemy1/enemy1_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy1/enemy1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ammo/ammo_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ammo/ammo_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ammo_rom " "Found entity 1: ammo_rom" {  } { { "ammo/ammo_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ammo/ammo_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ammo/ammo_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ammo_palette " "Found entity 1: ammo_palette" {  } { { "ammo/ammo_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ammo/ammo_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file ammo/ammo_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ammo_example " "Found entity 1: ammo_example" {  } { { "ammo/ammo_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fighterjet/fighterjet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file fighterjet/fighterjet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fighterjet_rom " "Found entity 1: fighterjet_rom" {  } { { "fighterjet/fighterjet_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fighterjet/fighterjet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fighterjet/fighterjet_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file fighterjet/fighterjet_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fighterjet_palette " "Found entity 1: fighterjet_palette" {  } { { "fighterjet/fighterjet_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fighterjet/fighterjet_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fighterjet/fighterjet_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file fighterjet/fighterjet_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fighterjet_example " "Found entity 1: fighterjet_example" {  } { { "fighterjet/fighterjet_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fighterjet/fighterjet_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file score/score_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "score/score_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/score/score_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file score/score_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_palette " "Found entity 1: score_palette" {  } { { "score/score_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/score/score_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file score/score_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_example " "Found entity 1: score_example" {  } { { "score/score_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/score/score_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start/start_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file start/start_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_rom " "Found entity 1: start_rom" {  } { { "start/start_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/start/start_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start/start_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file start/start_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_palette " "Found entity 1: start_palette" {  } { { "start/start_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/start/start_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start/start_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file start/start_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_example " "Found entity 1: start_example" {  } { { "start/start_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/start/start_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "healthbar/healthbar_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file healthbar/healthbar_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 healthbar_rom " "Found entity 1: healthbar_rom" {  } { { "healthbar/healthbar_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/healthbar/healthbar_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "healthbar/healthbar_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file healthbar/healthbar_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 healthbar_palette " "Found entity 1: healthbar_palette" {  } { { "healthbar/healthbar_palette.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/healthbar/healthbar_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "healthbar/healthbar_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file healthbar/healthbar_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 healthbar_example " "Found entity 1: healthbar_example" {  } { { "healthbar/healthbar_example.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/healthbar/healthbar_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884418 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884488 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884488 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884488 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884488 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884564 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_007 " "Found entity 2: lab62_soc_mm_interconnect_0_router_007" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884576 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884589 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884720 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62_soc_sdram_pll_stdsync_sv6" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884720 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62_soc_sdram_pll_altpll_vg92" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884720 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_sdram_pll " "Found entity 4: lab62_soc_sdram_pll" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_input_efifo_module " "Found entity 1: lab62_soc_sdram_input_efifo_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884735 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram " "Found entity 2: lab62_soc_sdram" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884920 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884920 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884920 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884920 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683738884962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(50) " "Verilog HDL information at Color_Mapper.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738884975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "background Background Color_Mapper.sv(124) " "Verilog HDL Declaration information at Color_Mapper.sv(124): object \"background\" differs only in case from object \"Background\" in the same scope" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683738884978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(39) " "Verilog HDL information at ball.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738884992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738884997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738884997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ammo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ammo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ammo " "Found entity 1: ammo" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_ammo.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_ammo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_ammo " "Found entity 1: enemy_ammo" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy.sv(36) " "Verilog HDL information at enemy.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738885034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_level " "Found entity 1: enemy_level" {  } { { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "boss.sv(33) " "Verilog HDL information at boss.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "boss.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738885047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss " "Found entity 1: boss" {  } { { "boss.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "boss_ammo.sv(34) " "Verilog HDL information at boss_ammo.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738885060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_ammo.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_ammo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_ammo " "Found entity 1: boss_ammo" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fix.sv(28) " "Verilog HDL information at fix.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "fix.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683738885073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix.sv 1 1 " "Found 1 design units, including 1 entities, in source file fix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fix " "Found entity 1: fix" {  } { { "fix.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738885078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738885078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boss_ammoysig lab62.sv(584) " "Verilog HDL Implicit Net warning at lab62.sv(584): created implicit net for \"boss_ammoysig\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 584 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boss_ammoxsig lab62.sv(585) " "Verilog HDL Implicit Net warning at lab62.sv(585): created implicit net for \"boss_ammoxsig\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 585 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683738885092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683738885092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683738885092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683738885093 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683738885095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683738885526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(143) " "Verilog HDL assignment warning at lab62.sv(143): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885531 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(144) " "Verilog HDL assignment warning at lab62.sv(144): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885531 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(145) " "Verilog HDL assignment warning at lab62.sv(145): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885531 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab62.sv(486) " "Verilog HDL assignment warning at lab62.sv(486): truncated value with size 32 to match size of target (10)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885534 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab62.sv(487) " "Verilog HDL assignment warning at lab62.sv(487): truncated value with size 32 to match size of target (10)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885535 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab62.sv(507) " "Verilog HDL assignment warning at lab62.sv(507): truncated value with size 32 to match size of target (10)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885535 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab62.sv(508) " "Verilog HDL assignment warning at lab62.sv(508): truncated value with size 32 to match size of target (10)" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738885535 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "hex_digits_pio" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "jtag_uart_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738885999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886000 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738886000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738886337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738886337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738886779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738886779 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738886779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "key" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "keycode" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "leds_pio" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "nios2_gen2_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738887867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888030 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738888030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738888088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738888088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888263 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738888263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888595 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738888595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738888648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738888648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888839 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738888839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "onchip_memory2_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738888942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738888942 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738888942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738888996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738888996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram lab62_soc:u0\|lab62_soc_sdram:sdram " "Elaborating entity \"lab62_soc_sdram\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_input_efifo_module lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module " "Elaborating entity \"lab62_soc_sdram_input_efifo_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "the_lab62_soc_sdram_input_efifo_module" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62_soc_sdram_pll\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram_pll" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_stdsync_sv6 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_dffpipe_l2c lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_altpll_vg92 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "sd1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "spi_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sysid_qsys_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "timer_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_gpx lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62_soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_gpx" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_rst" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "mm_interconnect_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738889987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_007 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_007\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_007_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\|lab62_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\|lab62_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738890956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891408 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891409 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891409 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "irq_mapper" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller_001" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/lab62_soc.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_c " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_c\"" {  } { { "lab62.sv" "vga_c" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891837 "|lab62|vga_controller:vga_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891837 "|lab62|vga_controller:vga_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:test_ball " "Elaborating entity \"ball\" for hierarchy \"ball:test_ball\"" {  } { { "lab62.sv" "test_ball" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(68) " "Verilog HDL assignment warning at ball.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891847 "|lab62|ball:test_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(96) " "Verilog HDL assignment warning at ball.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891847 "|lab62|ball:test_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(113) " "Verilog HDL assignment warning at ball.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891848 "|lab62|ball:test_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(141) " "Verilog HDL assignment warning at ball.sv(141): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891848 "|lab62|ball:test_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(158) " "Verilog HDL assignment warning at ball.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891849 "|lab62|ball:test_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(186) " "Verilog HDL assignment warning at ball.sv(186): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ball.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891849 "|lab62|ball:test_ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ammo ammo:test_ammo " "Elaborating entity \"ammo\" for hierarchy \"ammo:test_ammo\"" {  } { { "lab62.sv" "test_ammo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ammo.sv(44) " "Verilog HDL assignment warning at ammo.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891869 "|lab62|ammo:test_ammo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ammo.sv(64) " "Verilog HDL assignment warning at ammo.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891869 "|lab62|ammo:test_ammo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_level enemy_level:enemylevel1_1 " "Elaborating entity \"enemy_level\" for hierarchy \"enemy_level:enemylevel1_1\"" {  } { { "lab62.sv" "enemylevel1_1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "height enemy.sv(23) " "Verilog HDL or VHDL warning at enemy.sv(23): object \"height\" assigned a value but never read" {  } { { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891881 "|lab62|enemy_level:enemylevel1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(87) " "Verilog HDL assignment warning at enemy.sv(87): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891881 "|lab62|enemy_level:enemylevel1_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy.sv(59) " "Verilog HDL Case Statement information at enemy.sv(59): all case item expressions in this case statement are onehot" {  } { { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683738891882 "|lab62|enemy_level:enemylevel1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_ammo enemy_ammo:enemy11_ammo " "Elaborating entity \"enemy_ammo\" for hierarchy \"enemy_ammo:enemy11_ammo\"" {  } { { "lab62.sv" "enemy11_ammo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss boss:final_boss " "Elaborating entity \"boss\" for hierarchy \"boss:final_boss\"" {  } { { "lab62.sv" "final_boss" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "height boss.sv(21) " "Verilog HDL or VHDL warning at boss.sv(21): object \"height\" assigned a value but never read" {  } { { "boss.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891945 "|lab62|boss:final_boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(74) " "Verilog HDL assignment warning at boss.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891945 "|lab62|boss:final_boss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_ammo boss_ammo:boss1_ammo " "Elaborating entity \"boss_ammo\" for hierarchy \"boss_ammo:boss1_ammo\"" {  } { { "lab62.sv" "boss1_ammo" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss_ammo.sv(65) " "Verilog HDL assignment warning at boss_ammo.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891959 "|lab62|boss_ammo:boss1_ammo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss_ammo.sv(66) " "Verilog HDL assignment warning at boss_ammo.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891960 "|lab62|boss_ammo:boss1_ammo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix fix:fix2 " "Elaborating entity \"fix\" for hierarchy \"fix:fix2\"" {  } { { "lab62.sv" "fix2" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "height fix.sv(16) " "Verilog HDL or VHDL warning at fix.sv(16): object \"height\" assigned a value but never read" {  } { { "fix.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891980 "|lab62|fix:fix2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 fix.sv(78) " "Verilog HDL assignment warning at fix.sv(78): truncated value with size 10 to match size of target (1)" {  } { { "fix.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891981 "|lab62|fix:fix2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormap\"" {  } { { "lab62.sv" "colormap" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738891991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level1end Color_Mapper.sv(44) " "Verilog HDL or VHDL warning at Color_Mapper.sv(44): object \"level1end\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891992 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level2end Color_Mapper.sv(45) " "Verilog HDL or VHDL warning at Color_Mapper.sv(45): object \"level2end\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891993 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level3end Color_Mapper.sv(46) " "Verilog HDL or VHDL warning at Color_Mapper.sv(46): object \"level3end\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891993 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startexpb Color_Mapper.sv(1346) " "Verilog HDL or VHDL warning at Color_Mapper.sv(1346): object \"startexpb\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683738891993 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(136) " "Verilog HDL assignment warning at Color_Mapper.sv(136): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891995 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(137) " "Verilog HDL assignment warning at Color_Mapper.sv(137): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891995 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(138) " "Verilog HDL assignment warning at Color_Mapper.sv(138): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891995 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(139) " "Verilog HDL assignment warning at Color_Mapper.sv(139): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891995 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(381) " "Verilog HDL assignment warning at Color_Mapper.sv(381): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891998 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(382) " "Verilog HDL assignment warning at Color_Mapper.sv(382): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891998 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(415) " "Verilog HDL assignment warning at Color_Mapper.sv(415): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738891999 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(516) " "Verilog HDL assignment warning at Color_Mapper.sv(516): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892000 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(517) " "Verilog HDL assignment warning at Color_Mapper.sv(517): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892000 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(551) " "Verilog HDL assignment warning at Color_Mapper.sv(551): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892001 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(653) " "Verilog HDL assignment warning at Color_Mapper.sv(653): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892002 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(654) " "Verilog HDL assignment warning at Color_Mapper.sv(654): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892002 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(688) " "Verilog HDL assignment warning at Color_Mapper.sv(688): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892002 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(795) " "Verilog HDL assignment warning at Color_Mapper.sv(795): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892003 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(796) " "Verilog HDL assignment warning at Color_Mapper.sv(796): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892003 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(830) " "Verilog HDL assignment warning at Color_Mapper.sv(830): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892004 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(931) " "Verilog HDL assignment warning at Color_Mapper.sv(931): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892005 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(932) " "Verilog HDL assignment warning at Color_Mapper.sv(932): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892005 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(966) " "Verilog HDL assignment warning at Color_Mapper.sv(966): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892006 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1067) " "Verilog HDL assignment warning at Color_Mapper.sv(1067): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892006 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1068) " "Verilog HDL assignment warning at Color_Mapper.sv(1068): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892007 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1102) " "Verilog HDL assignment warning at Color_Mapper.sv(1102): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892007 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1212) " "Verilog HDL assignment warning at Color_Mapper.sv(1212): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892008 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1213) " "Verilog HDL assignment warning at Color_Mapper.sv(1213): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892009 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1223) " "Verilog HDL assignment warning at Color_Mapper.sv(1223): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892009 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1224) " "Verilog HDL assignment warning at Color_Mapper.sv(1224): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892009 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1228) " "Verilog HDL assignment warning at Color_Mapper.sv(1228): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892009 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1229) " "Verilog HDL assignment warning at Color_Mapper.sv(1229): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892010 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1343) " "Verilog HDL assignment warning at Color_Mapper.sv(1343): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892012 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1947) " "Verilog HDL assignment warning at Color_Mapper.sv(1947): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892016 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1948) " "Verilog HDL assignment warning at Color_Mapper.sv(1948): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892016 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1949) " "Verilog HDL assignment warning at Color_Mapper.sv(1949): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892016 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(1950) " "Verilog HDL assignment warning at Color_Mapper.sv(1950): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892016 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(2201) " "Verilog HDL assignment warning at Color_Mapper.sv(2201): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683738892020 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "touched Color_Mapper.sv(2217) " "Inferred latch for \"touched\" at Color_Mapper.sv(2217)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892037 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_b\[0\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_b\[0\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_b\[1\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_b\[1\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_b\[2\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_b\[2\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_b\[3\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_b\[3\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_g\[0\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_g\[0\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_g\[1\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_g\[1\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892040 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_g\[2\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_g\[2\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_g\[3\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_g\[3\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_r\[0\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_r\[0\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_r\[1\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_r\[1\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_r\[2\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_r\[2\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bgd_r\[3\] Color_Mapper.sv(243) " "Inferred latch for \"bgd_r\[3\]\" at Color_Mapper.sv(243)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738892041 "|lab62|color_mapper:colormap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgd3_rom color_mapper:colormap\|bgd3_rom:bgd3_rom " "Elaborating entity \"bgd3_rom\" for hierarchy \"color_mapper:colormap\|bgd3_rom:bgd3_rom\"" {  } { { "Color_Mapper.sv" "bgd3_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892133 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bgd3_rom.sv(7) " "Verilog HDL warning at bgd3_rom.sv(7): object memory used but never assigned" {  } { { "bgd3/bgd3_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd3/bgd3_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892142 "|lab62|color_mapper:colormap|bgd3_rom:bgd3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgd3_palette color_mapper:colormap\|bgd3_palette:bgd3_palette " "Elaborating entity \"bgd3_palette\" for hierarchy \"color_mapper:colormap\|bgd3_palette:bgd3_palette\"" {  } { { "Color_Mapper.sv" "bgd3_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgd1_rom color_mapper:colormap\|bgd1_rom:bgd1_rom " "Elaborating entity \"bgd1_rom\" for hierarchy \"color_mapper:colormap\|bgd1_rom:bgd1_rom\"" {  } { { "Color_Mapper.sv" "bgd1_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892178 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bgd1_rom.sv(7) " "Verilog HDL warning at bgd1_rom.sv(7): object memory used but never assigned" {  } { { "bgd1/bgd1_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/bgd1/bgd1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892197 "|lab62|color_mapper:colormap|bgd1_rom:bgd1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgd1_palette color_mapper:colormap\|bgd1_palette:bgd1_palette " "Elaborating entity \"bgd1_palette\" for hierarchy \"color_mapper:colormap\|bgd1_palette:bgd1_palette\"" {  } { { "Color_Mapper.sv" "bgd1_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_rom color_mapper:colormap\|start_rom:start_rom " "Elaborating entity \"start_rom\" for hierarchy \"color_mapper:colormap\|start_rom:start_rom\"" {  } { { "Color_Mapper.sv" "start_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892263 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory start_rom.sv(7) " "Verilog HDL warning at start_rom.sv(7): object memory used but never assigned" {  } { { "start/start_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/start/start_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892300 "|lab62|color_mapper:colormap|start_rom:start_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_palette color_mapper:colormap\|start_palette:start_palette " "Elaborating entity \"start_palette\" for hierarchy \"color_mapper:colormap\|start_palette:start_palette\"" {  } { { "Color_Mapper.sv" "start_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_rom color_mapper:colormap\|gameover_rom:gameover_rom " "Elaborating entity \"gameover_rom\" for hierarchy \"color_mapper:colormap\|gameover_rom:gameover_rom\"" {  } { { "Color_Mapper.sv" "gameover_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892416 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory gameover_rom.sv(7) " "Verilog HDL warning at gameover_rom.sv(7): object memory used but never assigned" {  } { { "gameover/gameover_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/gameover/gameover_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892432 "|lab62|color_mapper:colormap|gameover_rom:gameover_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_palette color_mapper:colormap\|gameover_palette:gameover_palette " "Elaborating entity \"gameover_palette\" for hierarchy \"color_mapper:colormap\|gameover_palette:gameover_palette\"" {  } { { "Color_Mapper.sv" "gameover_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_rom color_mapper:colormap\|result_rom:result_rom " "Elaborating entity \"result_rom\" for hierarchy \"color_mapper:colormap\|result_rom:result_rom\"" {  } { { "Color_Mapper.sv" "result_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892494 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory result_rom.sv(7) " "Verilog HDL warning at result_rom.sv(7): object memory used but never assigned" {  } { { "result/result_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/result/result_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892498 "|lab62|color_mapper:colormap|result_rom:result_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_palette color_mapper:colormap\|result_palette:result_palette " "Elaborating entity \"result_palette\" for hierarchy \"color_mapper:colormap\|result_palette:result_palette\"" {  } { { "Color_Mapper.sv" "result_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_rom color_mapper:colormap\|explosion_rom:explosion1_rom " "Elaborating entity \"explosion_rom\" for hierarchy \"color_mapper:colormap\|explosion_rom:explosion1_rom\"" {  } { { "Color_Mapper.sv" "explosion1_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892520 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory explosion_rom.sv(7) " "Verilog HDL warning at explosion_rom.sv(7): object memory used but never assigned" {  } { { "explosion/explosion_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892524 "|lab62|color_mapper:colormap|explosion_rom:explosion1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_palette color_mapper:colormap\|explosion_palette:explosion1_palette " "Elaborating entity \"explosion_palette\" for hierarchy \"color_mapper:colormap\|explosion_palette:explosion1_palette\"" {  } { { "Color_Mapper.sv" "explosion1_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy1_rom color_mapper:colormap\|enemy1_rom:enemy11_rom " "Elaborating entity \"enemy1_rom\" for hierarchy \"color_mapper:colormap\|enemy1_rom:enemy11_rom\"" {  } { { "Color_Mapper.sv" "enemy11_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892545 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory enemy1_rom.sv(7) " "Verilog HDL warning at enemy1_rom.sv(7): object memory used but never assigned" {  } { { "enemy1/enemy1_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy1/enemy1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892549 "|lab62|color_mapper:colormap|enemy1_rom:enemy11_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy1_palette color_mapper:colormap\|enemy1_palette:enemy11_palette " "Elaborating entity \"enemy1_palette\" for hierarchy \"color_mapper:colormap\|enemy1_palette:enemy11_palette\"" {  } { { "Color_Mapper.sv" "enemy11_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_ammo_rom color_mapper:colormap\|enemy_ammo_rom:enemy11_ammo_rom " "Elaborating entity \"enemy_ammo_rom\" for hierarchy \"color_mapper:colormap\|enemy_ammo_rom:enemy11_ammo_rom\"" {  } { { "Color_Mapper.sv" "enemy11_ammo_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892577 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory enemy_ammo_rom.sv(7) " "Verilog HDL warning at enemy_ammo_rom.sv(7): object memory used but never assigned" {  } { { "enemy_ammo/enemy_ammo_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892577 "|lab62|color_mapper:colormap|enemy_ammo_rom:enemy11_ammo_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_ammo_palette color_mapper:colormap\|enemy_ammo_palette:enemy11_ammo_palette " "Elaborating entity \"enemy_ammo_palette\" for hierarchy \"color_mapper:colormap\|enemy_ammo_palette:enemy11_ammo_palette\"" {  } { { "Color_Mapper.sv" "enemy11_ammo_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_rom color_mapper:colormap\|boss_rom:boss_rom " "Elaborating entity \"boss_rom\" for hierarchy \"color_mapper:colormap\|boss_rom:boss_rom\"" {  } { { "Color_Mapper.sv" "boss_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892629 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory boss_rom.sv(7) " "Verilog HDL warning at boss_rom.sv(7): object memory used but never assigned" {  } { { "boss/boss_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss/boss_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892648 "|lab62|color_mapper:colormap|boss_rom:boss_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_palette color_mapper:colormap\|boss_palette:boss_palette " "Elaborating entity \"boss_palette\" for hierarchy \"color_mapper:colormap\|boss_palette:boss_palette\"" {  } { { "Color_Mapper.sv" "boss_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_am_rom color_mapper:colormap\|boss_am_rom:boss_am_rom " "Elaborating entity \"boss_am_rom\" for hierarchy \"color_mapper:colormap\|boss_am_rom:boss_am_rom\"" {  } { { "Color_Mapper.sv" "boss_am_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892716 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory boss_am_rom.sv(7) " "Verilog HDL warning at boss_am_rom.sv(7): object memory used but never assigned" {  } { { "boss_am/boss_am_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_am/boss_am_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892717 "|lab62|color_mapper:colormap|boss_am_rom:boss_am_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_am_palette color_mapper:colormap\|boss_am_palette:boss_am_palette " "Elaborating entity \"boss_am_palette\" for hierarchy \"color_mapper:colormap\|boss_am_palette:boss_am_palette\"" {  } { { "Color_Mapper.sv" "boss_am_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "healthbar_rom color_mapper:colormap\|healthbar_rom:healthbar_rom " "Elaborating entity \"healthbar_rom\" for hierarchy \"color_mapper:colormap\|healthbar_rom:healthbar_rom\"" {  } { { "Color_Mapper.sv" "healthbar_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892739 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory healthbar_rom.sv(7) " "Verilog HDL warning at healthbar_rom.sv(7): object memory used but never assigned" {  } { { "healthbar/healthbar_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/healthbar/healthbar_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892747 "|lab62|color_mapper:colormap|healthbar_rom:healthbar_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "healthbar_palette color_mapper:colormap\|healthbar_palette:healthbar_palette " "Elaborating entity \"healthbar_palette\" for hierarchy \"color_mapper:colormap\|healthbar_palette:healthbar_palette\"" {  } { { "Color_Mapper.sv" "healthbar_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fighterjet_rom color_mapper:colormap\|fighterjet_rom:fighterjet_rom " "Elaborating entity \"fighterjet_rom\" for hierarchy \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\"" {  } { { "Color_Mapper.sv" "fighterjet_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892788 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory fighterjet_rom.sv(7) " "Verilog HDL warning at fighterjet_rom.sv(7): object memory used but never assigned" {  } { { "fighterjet/fighterjet_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fighterjet/fighterjet_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892790 "|lab62|color_mapper:colormap|fighterjet_rom:fighterjet_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fighterjet_palette color_mapper:colormap\|fighterjet_palette:fighterjet_palette " "Elaborating entity \"fighterjet_palette\" for hierarchy \"color_mapper:colormap\|fighterjet_palette:fighterjet_palette\"" {  } { { "Color_Mapper.sv" "fighterjet_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ammo_rom color_mapper:colormap\|ammo_rom:ammo_rom " "Elaborating entity \"ammo_rom\" for hierarchy \"color_mapper:colormap\|ammo_rom:ammo_rom\"" {  } { { "Color_Mapper.sv" "ammo_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892814 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ammo_rom.sv(7) " "Verilog HDL warning at ammo_rom.sv(7): object memory used but never assigned" {  } { { "ammo/ammo_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892814 "|lab62|color_mapper:colormap|ammo_rom:ammo_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ammo_palette color_mapper:colormap\|ammo_palette:ammo_palette " "Elaborating entity \"ammo_palette\" for hierarchy \"color_mapper:colormap\|ammo_palette:ammo_palette\"" {  } { { "Color_Mapper.sv" "ammo_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix_rom color_mapper:colormap\|fix_rom:fix_rom " "Elaborating entity \"fix_rom\" for hierarchy \"color_mapper:colormap\|fix_rom:fix_rom\"" {  } { { "Color_Mapper.sv" "fix_rom" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892828 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory fix_rom.sv(7) " "Verilog HDL warning at fix_rom.sv(7): object memory used but never assigned" {  } { { "fix/fix_rom.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683738892829 "|lab62|color_mapper:colormap|fix_rom:fix_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix_palette color_mapper:colormap\|fix_palette:fix_palette " "Elaborating entity \"fix_palette\" for hierarchy \"color_mapper:colormap\|fix_palette:fix_palette\"" {  } { { "Color_Mapper.sv" "fix_palette" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738892835 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683738894766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.10.12:14:57 Progress: Loading sld8b325b2f/alt_sld_fab_wrapper_hw.tcl " "2023.05.10.12:14:57 Progress: Loading sld8b325b2f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738897638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738899563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738899686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738901431 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683738902125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8b325b2f/alt_sld_fab.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738902663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738902663 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683738907247 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683738907247 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 625 C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix.mif " "Memory depth (1024) in the design file differs from memory depth (625) in the Memory Initialization File \"C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/fix/fix.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683738907260 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6000 C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion.mif " "Memory depth (8192) in the design file differs from memory depth (6000) in the Memory Initialization File \"C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/explosion/explosion.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683738907290 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 200 C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo.mif " "Memory depth (256) in the design file differs from memory depth (200) in the Memory Initialization File \"C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo/enemy_ammo.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683738907304 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 200 C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo.mif " "Memory depth (256) in the design file differs from memory depth (200) in the Memory Initialization File \"C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo/ammo.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683738907319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_r\[0\] " "LATCH primitive \"color_mapper:colormap\|bgd_r\[0\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_r\[1\] " "LATCH primitive \"color_mapper:colormap\|bgd_r\[1\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_r\[2\] " "LATCH primitive \"color_mapper:colormap\|bgd_r\[2\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_r\[3\] " "LATCH primitive \"color_mapper:colormap\|bgd_r\[3\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_g\[0\] " "LATCH primitive \"color_mapper:colormap\|bgd_g\[0\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_g\[1\] " "LATCH primitive \"color_mapper:colormap\|bgd_g\[1\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_g\[2\] " "LATCH primitive \"color_mapper:colormap\|bgd_g\[2\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_g\[3\] " "LATCH primitive \"color_mapper:colormap\|bgd_g\[3\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_b\[0\] " "LATCH primitive \"color_mapper:colormap\|bgd_b\[0\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_b\[1\] " "LATCH primitive \"color_mapper:colormap\|bgd_b\[1\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_b\[2\] " "LATCH primitive \"color_mapper:colormap\|bgd_b\[2\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "color_mapper:colormap\|bgd_b\[3\] " "LATCH primitive \"color_mapper:colormap\|bgd_b\[3\]\" is permanently enabled" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 243 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738907424 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion23_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion23_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion22_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion22_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion21_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion21_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion13_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion13_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion12_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion12_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|explosion_rom:explosion1_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|explosion_rom:explosion1_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./explosion/explosion.mif " "Parameter INIT_FILE set to ./explosion/explosion.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|boss_am_rom:boss3_am_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|boss_am_rom:boss3_am_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./boss_am/boss_am.mif " "Parameter INIT_FILE set to ./boss_am/boss_am.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|boss_am_rom:boss2_am_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|boss_am_rom:boss2_am_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./boss_am/boss_am.mif " "Parameter INIT_FILE set to ./boss_am/boss_am.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./boss_am/boss_am.mif " "Parameter INIT_FILE set to ./boss_am/boss_am.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|boss_rom:boss_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|boss_rom:boss_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 43200 " "Parameter NUMWORDS_A set to 43200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./boss/boss.mif " "Parameter INIT_FILE set to ./boss/boss.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy23_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy23_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy22_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy22_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy21_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy21_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy13_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy13_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy12_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy12_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|enemy1_rom:enemy11_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|enemy1_rom:enemy11_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9000 " "Parameter NUMWORDS_A set to 9000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./enemy1/enemy1.mif " "Parameter INIT_FILE set to ./enemy1/enemy1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6000 " "Parameter NUMWORDS_A set to 6000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./fighterjet/fighterjet.mif " "Parameter INIT_FILE set to ./fighterjet/fighterjet.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|result_rom:result_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|result_rom:result_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8000 " "Parameter NUMWORDS_A set to 8000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./result/result.mif " "Parameter INIT_FILE set to ./result/result.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|healthbar_rom:healthbar_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|healthbar_rom:healthbar_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./healthbar/healthbar.mif " "Parameter INIT_FILE set to ./healthbar/healthbar.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|start_rom:start_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|start_rom:start_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./start/start.mif " "Parameter INIT_FILE set to ./start/start.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|gameover_rom:gameover_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|gameover_rom:gameover_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 34080 " "Parameter NUMWORDS_A set to 34080" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./gameover/gameover.mif " "Parameter INIT_FILE set to ./gameover/gameover.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|bgd3_rom:bgd3_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|bgd3_rom:bgd3_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bgd3/bgd3.mif " "Parameter INIT_FILE set to ./bgd3/bgd3.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:colormap\|bgd1_rom:bgd1_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:colormap\|bgd1_rom:bgd1_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 43200 " "Parameter NUMWORDS_A set to 43200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bgd1/bgd1.mif " "Parameter INIT_FILE set to ./bgd1/bgd1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683738912131 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683738912131 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Div4\"" {  } { { "Color_Mapper.sv" "Div4" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult23\"" {  } { { "Color_Mapper.sv" "Mult23" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult19\"" {  } { { "Color_Mapper.sv" "Mult19" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult15\"" {  } { { "Color_Mapper.sv" "Mult15" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 830 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult11\"" {  } { { "Color_Mapper.sv" "Mult11" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 688 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 551 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 415 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult29\"" {  } { { "Color_Mapper.sv" "Mult29" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult28\"" {  } { { "Color_Mapper.sv" "Mult28" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1228 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult32\"" {  } { { "Color_Mapper.sv" "Mult32" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult34\"" {  } { { "Color_Mapper.sv" "Mult34" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult35\"" {  } { { "Color_Mapper.sv" "Mult35" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult33\"" {  } { { "Color_Mapper.sv" "Mult33" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult25\"" {  } { { "Color_Mapper.sv" "Mult25" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult27\"" {  } { { "Color_Mapper.sv" "Mult27" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult26\"" {  } { { "Color_Mapper.sv" "Mult26" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult22\"" {  } { { "Color_Mapper.sv" "Mult22" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult18\"" {  } { { "Color_Mapper.sv" "Mult18" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 931 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult14\"" {  } { { "Color_Mapper.sv" "Mult14" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 795 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult10\"" {  } { { "Color_Mapper.sv" "Mult10" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 653 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult6\"" {  } { { "Color_Mapper.sv" "Mult6" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 516 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 381 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult36\"" {  } { { "Color_Mapper.sv" "Mult36" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult30\"" {  } { { "Color_Mapper.sv" "Mult30" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "boss_ammo:boss2_ammo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"boss_ammo:boss2_ammo\|Div1\"" {  } { { "boss_ammo.sv" "Div1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "boss_ammo:boss2_ammo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"boss_ammo:boss2_ammo\|Div0\"" {  } { { "boss_ammo.sv" "Div0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "boss_ammo:boss3_ammo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"boss_ammo:boss3_ammo\|Div1\"" {  } { { "boss_ammo.sv" "Div1" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "boss_ammo:boss3_ammo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"boss_ammo:boss3_ammo\|Div0\"" {  } { { "boss_ammo.sv" "Div0" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738912138 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683738912138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738912176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./boss_am/boss_am.mif " "Parameter \"INIT_FILE\" = \"./boss_am/boss_am.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912176 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738912176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pd41 " "Found entity 1: altsyncram_pd41" {  } { { "db/altsyncram_pd41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_pd41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738912230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738912230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738912303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6000 " "Parameter \"NUMWORDS_A\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./explosion/explosion.mif " "Parameter \"INIT_FILE\" = \"./explosion/explosion.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738912303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4851.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4851.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4851 " "Found entity 1: altsyncram_4851" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738912356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738912356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|boss_am_rom:boss3_am_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|boss_am_rom:boss3_am_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738912592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|boss_am_rom:boss3_am_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|boss_am_rom:boss3_am_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./boss_am/boss_am.mif " "Parameter \"INIT_FILE\" = \"./boss_am/boss_am.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912592 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738912592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ao41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ao41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ao41 " "Found entity 1: altsyncram_ao41" {  } { { "db/altsyncram_ao41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_ao41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738912652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738912652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|boss_rom:boss_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|boss_rom:boss_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738912744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|boss_rom:boss_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|boss_rom:boss_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 43200 " "Parameter \"NUMWORDS_A\" = \"43200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./boss/boss.mif " "Parameter \"INIT_FILE\" = \"./boss/boss.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738912744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738912744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6741 " "Found entity 1: altsyncram_6741" {  } { { "db/altsyncram_6741.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_6741.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738912810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738912810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8j9 " "Found entity 1: decode_8j9" {  } { { "db/decode_8j9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/decode_8j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1b " "Found entity 1: mux_r1b" {  } { { "db/mux_r1b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/mux_r1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|enemy1_rom:enemy23_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|enemy1_rom:enemy23_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738913238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|enemy1_rom:enemy23_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|enemy1_rom:enemy23_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9000 " "Parameter \"NUMWORDS_A\" = \"9000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./enemy1/enemy1.mif " "Parameter \"INIT_FILE\" = \"./enemy1/enemy1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913239 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738913239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4f41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4f41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4f41 " "Found entity 1: altsyncram_4f41" {  } { { "db/altsyncram_4f41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4f41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/mux_l1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738913787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6000 " "Parameter \"NUMWORDS_A\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./fighterjet/fighterjet.mif " "Parameter \"INIT_FILE\" = \"./fighterjet/fighterjet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913787 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738913787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qc51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qc51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qc51 " "Found entity 1: altsyncram_qc51" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738913856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738913856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|result_rom:result_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|result_rom:result_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738913958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|result_rom:result_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|result_rom:result_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8000 " "Parameter \"NUMWORDS_A\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./result/result.mif " "Parameter \"INIT_FILE\" = \"./result/result.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738913958 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738913958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2k41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2k41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2k41 " "Found entity 1: altsyncram_2k41" {  } { { "db/altsyncram_2k41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_2k41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|healthbar_rom:healthbar_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|healthbar_rom:healthbar_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738914126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|healthbar_rom:healthbar_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|healthbar_rom:healthbar_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./healthbar/healthbar.mif " "Parameter \"INIT_FILE\" = \"./healthbar/healthbar.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738914126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g651.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g651.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g651 " "Found entity 1: altsyncram_g651" {  } { { "db/altsyncram_g651.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_g651.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4j9 " "Found entity 1: decode_4j9" {  } { { "db/decode_4j9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/decode_4j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n1b " "Found entity 1: mux_n1b" {  } { { "db/mux_n1b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/mux_n1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|start_rom:start_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|start_rom:start_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738914467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|start_rom:start_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|start_rom:start_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./start/start.mif " "Parameter \"INIT_FILE\" = \"./start/start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738914467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738914467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f41 " "Found entity 1: altsyncram_1f41" {  } { { "db/altsyncram_1f41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_1f41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738914986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738914986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738915088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 34080 " "Parameter \"NUMWORDS_A\" = \"34080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./gameover/gameover.mif " "Parameter \"INIT_FILE\" = \"./gameover/gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915088 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738915088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a151.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a151.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a151 " "Found entity 1: altsyncram_a151" {  } { { "db/altsyncram_a151.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_a151.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7j9 " "Found entity 1: decode_7j9" {  } { { "db/decode_7j9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/decode_7j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q1b " "Found entity 1: mux_q1b" {  } { { "db/mux_q1b.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/mux_q1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|bgd3_rom:bgd3_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|bgd3_rom:bgd3_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738915533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|bgd3_rom:bgd3_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|bgd3_rom:bgd3_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bgd3/bgd3.mif " "Parameter \"INIT_FILE\" = \"./bgd3/bgd3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738915533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q141 " "Found entity 1: altsyncram_q141" {  } { { "db/altsyncram_q141.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_q141.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|bgd1_rom:bgd1_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|bgd1_rom:bgd1_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738915773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|bgd1_rom:bgd1_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:colormap\|bgd1_rom:bgd1_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 43200 " "Parameter \"NUMWORDS_A\" = \"43200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bgd1/bgd1.mif " "Parameter \"INIT_FILE\" = \"./bgd1/bgd1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738915773 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738915773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l141 " "Found entity 1: altsyncram_l141" {  } { { "db/altsyncram_l141.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_l141.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738915831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738915831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Div4\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738916268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Div4 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916268 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738916268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738916628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916628 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738916628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gtl " "Found entity 1: lpm_divide_gtl" {  } { { "db/lpm_divide_gtl.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/lpm_divide_gtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ehe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ehe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ehe " "Found entity 1: alt_u_div_ehe" {  } { { "db/alt_u_div_ehe.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/alt_u_div_ehe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738916743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738916743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738916943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult23 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738916943 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738916943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_9rg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738917408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738917408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738917600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738917600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult23\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738917656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738918933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult29 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738918933 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738918933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738918976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult29\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult29\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1229 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult32 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919405 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738919405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult32\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult32\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult32\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult32\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1947 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult34 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919536 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738919536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult34\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult34\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult35\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult35 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919838 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738919838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult35\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult35\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult35\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult35\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1950 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult33 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738919949 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738919949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult33\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738919979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920020 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult33\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1948 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920154 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738920154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738920322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738920322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738920449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738920449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult25\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult25 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920503 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738920503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult27\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738920717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult27 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738920717 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738920717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult22 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921135 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738921135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult22\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult22\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult22\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1067 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult36 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738921655 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738921655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738921833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738921833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738921927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738921981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738921981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult36\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738922014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boss_ammo:boss2_ammo\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"boss_ammo:boss2_ammo\|lpm_divide:Div1\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738922304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boss_ammo:boss2_ammo\|lpm_divide:Div1 " "Instantiated megafunction \"boss_ammo:boss2_ammo\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738922304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738922304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738922304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738922304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738922304 ""}  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738922304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/lpm_divide_hbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738922348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738922348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738922386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738922386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738922455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738922455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738922591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738922591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738922633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738922633 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_pd41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_pd41.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1299 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738923290 "|lab62|color_mapper:colormap|boss_am_rom:boss_am_rom|altsyncram:memory_rtl_0|altsyncram_pd41:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_pd41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_pd41.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1299 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738923290 "|lab62|color_mapper:colormap|boss_am_rom:boss_am_rom|altsyncram:memory_rtl_0|altsyncram_pd41:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_pd41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_pd41.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1299 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738923290 "|lab62|color_mapper:colormap|boss_am_rom:boss_am_rom|altsyncram:memory_rtl_0|altsyncram_pd41:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:colormap\|boss_am_rom:boss_am_rom\|altsyncram:memory_rtl_0\|altsyncram_pd41:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pd41.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_pd41.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1299 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738923290 "|lab62|color_mapper:colormap|boss_am_rom:boss_am_rom|altsyncram:memory_rtl_0|altsyncram_pd41:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683738923290 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683738923290 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "6 " "Converted the following 6 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1155 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1155 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1155 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 1155 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 883 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 883 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 883 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion21_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 883 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 741 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 741 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 741 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion13_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 741 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 604 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 604 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 604 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion12_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 604 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 468 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 468 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 468 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|explosion_rom:explosion1_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 468 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ALTSYNCRAM 2048 " "Converted the following logical RAM block \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 2048" { { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a1 " "RAM block slice \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2173 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a2 " "RAM block slice \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2173 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a3 " "RAM block slice \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2173 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""} { "Info" "IBAL_BAL_RAM_SLICE" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a0 " "RAM block slice \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/Color_Mapper.sv" 2173 0 0 } } { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 633 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1683738924591 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1683738924591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738924629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"color_mapper:colormap\|explosion_rom:explosion23_rom\|altsyncram:memory_rtl_0\|altsyncram_4851:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6000 " "Parameter \"NUMWORDS_A\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./explosion/explosion.mif " "Parameter \"INIT_FILE\" = \"./explosion/explosion.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 2048 " "Parameter \"MAXIMUM_DEPTH\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738924629 ""}  } { { "db/altsyncram_4851.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_4851.tdf" 34 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738924629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6983.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6983.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6983 " "Found entity 1: altsyncram_6983" {  } { { "db/altsyncram_6983.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_6983.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738924683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738924683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 34 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738925048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"color_mapper:colormap\|fighterjet_rom:fighterjet_rom\|altsyncram:memory_rtl_0\|altsyncram_qc51:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6000 " "Parameter \"NUMWORDS_A\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./fighterjet/fighterjet.mif " "Parameter \"INIT_FILE\" = \"./fighterjet/fighterjet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 2048 " "Parameter \"MAXIMUM_DEPTH\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683738925048 ""}  } { { "db/altsyncram_qc51.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_qc51.tdf" 34 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683738925048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd83 " "Found entity 1: altsyncram_sd83" {  } { { "db/altsyncram_sd83.tdf" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/db/altsyncram_sd83.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683738925101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738925101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683738926094 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683738926256 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683738926256 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683738926256 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683738926256 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683738926256 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683738926256 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 356 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "enemy.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy.sv" 45 -1 0 } } { "boss.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss.sv" 42 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683738926361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683738926361 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy11_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy11_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy12_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy12_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy13_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy13_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy21_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy21_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[9\] ammo:test_ammo\|Ammo_X_Pos\[9\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[8\] ammo:test_ammo\|Ammo_X_Pos\[8\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[7\] ammo:test_ammo\|Ammo_X_Pos\[7\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[6\] ammo:test_ammo\|Ammo_X_Pos\[6\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[5\] ammo:test_ammo\|Ammo_X_Pos\[5\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[4\] ammo:test_ammo\|Ammo_X_Pos\[4\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[3\] ammo:test_ammo\|Ammo_X_Pos\[3\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[2\] ammo:test_ammo\|Ammo_X_Pos\[2\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[0\] ammo:test_ammo\|Ammo_X_Pos\[0\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[0\]~33 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[0\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[0\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[0\]~33\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_X_Pos\[1\] ammo:test_ammo\|Ammo_X_Pos\[1\]~_emulated ammo:test_ammo\|Ammo_X_Pos\[1\]~37 " "Register \"ammo:test_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_X_Pos\[1\]~37\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[9\] ammo:test_ammo\|Ammo_Y_Pos\[9\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[8\] ammo:test_ammo\|Ammo_Y_Pos\[8\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[7\] ammo:test_ammo\|Ammo_Y_Pos\[7\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[6\] ammo:test_ammo\|Ammo_Y_Pos\[6\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[5\] ammo:test_ammo\|Ammo_Y_Pos\[5\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[4\] ammo:test_ammo\|Ammo_Y_Pos\[4\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[3\] ammo:test_ammo\|Ammo_Y_Pos\[3\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[2\] ammo:test_ammo\|Ammo_Y_Pos\[2\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[1\] ammo:test_ammo\|Ammo_Y_Pos\[1\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ammo:test_ammo\|Ammo_Y_Pos\[0\] ammo:test_ammo\|Ammo_Y_Pos\[0\]~_emulated ammo:test_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"ammo:test_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"ammo:test_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"ammo:test_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/ammo.sv" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|ammo:test_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy22_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy22_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\] enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\] enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\]~_emulated enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"enemy_ammo:enemy23_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "enemy_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/enemy_ammo.sv" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|enemy_ammo:enemy23_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\] boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\]~_emulated boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\] boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss2_ammo|Ammo_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\]~1 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[9\]~1\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\]~5 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[8\]~5\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\]~9 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[7\]~9\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\]~13 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[6\]~13\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\]~17 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[5\]~17\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\]~21 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[4\]~21\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\]~25 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[3\]~25\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\]~29 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[2\]~29\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\] boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\]~_emulated boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\]~33 " "Register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\]~_emulated\" and latch \"boss_ammo:boss3_ammo\|Ammo_X_Pos\[1\]~33\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[9\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[9\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~1 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[9\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[9\]~1\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[8\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[8\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~5 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[8\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[8\]~5\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[7\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[7\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~9 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[7\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[7\]~9\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[6\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[6\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~13 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[6\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[6\]~13\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[5\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[5\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~17 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[5\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[5\]~17\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[4\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[4\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~21 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[4\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[4\]~21\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[3\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[3\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~25 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[3\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[3\]~25\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[2\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[2\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~29 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[2\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[2\]~29\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[1\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[1\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~33 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[1\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[1\]~33\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boss_ammo:boss3_ammo\|Ammo_Y_Pos\[0\] boss_ammo:boss3_ammo\|Ammo_Y_Pos\[0\]~_emulated boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~37 " "Register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"boss_ammo:boss3_ammo\|Ammo_Y_Pos\[0\]~_emulated\" and latch \"boss_ammo:boss2_ammo\|Ammo_Y_Pos\[0\]~37\"" {  } { { "boss_ammo.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/boss_ammo.sv" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683738926369 "|lab62|boss_ammo:boss3_ammo|Ammo_Y_Pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1683738926369 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738932640 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683738932640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683738932641 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683738932641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738933023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "362 " "362 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683738947095 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683738947397 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683738947397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/output_files/adder2.map.smsg " "Generated suppressed messages file C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/output_files/adder2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738948125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683738951743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683738951743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/Steven Chang/Desktop/ECE 385/Final/sychang5_kuanwei2-Final Project/Lab6-1/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683738952519 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683738952519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14120 " "Implemented 14120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683738952521 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683738952521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683738952521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13561 " "Implemented 13561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683738952521 ""} { "Info" "ICUT_CUT_TM_RAMS" "412 " "Implemented 412 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683738952521 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683738952521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683738952521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 545 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 545 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683738952644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 12:15:52 2023 " "Processing ended: Wed May 10 12:15:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683738952644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683738952644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683738952644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683738952644 ""}
