# hdlbits-solutions

My solutions to problem sets on HDLBits (https://hdlbits.01xz.net).

# Getting Started

- [X] [Getting Started](http://hdlbits.01xz.net/wiki/step_one) [step_one.v](./solutions/step_one.v)
- [X] [Output Zero](http://hdlbits.01xz.net/wiki/zero) [zero.v](./solutions/zero.v)

# Verilog Language


## Basics

- [X] [Simple wire](http://hdlbits.01xz.net/wiki/wire) [wire.v](./solutions/wire.v)
- [X] [Four wires](http://hdlbits.01xz.net/wiki/wire4) [wire4.v](./solutions/wire4.v)
- [X] [Inverter](http://hdlbits.01xz.net/wiki/notgate) [notgate.v](./solutions/notgate.v)
- [X] [AND gate](http://hdlbits.01xz.net/wiki/andgate) [andgate.v](./solutions/andgate.v)
- [X] [NOR gate](http://hdlbits.01xz.net/wiki/norgate) [norgate.v](./solutions/norgate.v)
- [X] [XNOR gate](http://hdlbits.01xz.net/wiki/xnorgate) [xnorgate.v](./solutions/xnorgate.v)
- [X] [Declaring wires](http://hdlbits.01xz.net/wiki/wire_decl) [wire_decl.v](./solutions/wire_decl.v)
- [X] [7458 chip](http://hdlbits.01xz.net/wiki/7458) [7458.v](./solutions/7458.v)

## Vectors

- [X] [Vectors](http://hdlbits.01xz.net/wiki/vector0) [vector0.v](./solutions/vector0.v)
- [X] [Vectors in more detail](http://hdlbits.01xz.net/wiki/vector1) [vector1.v](./solutions/vector1.v)
- [X] [Vector part select](http://hdlbits.01xz.net/wiki/vector2) [vector2.v](./solutions/vector2.v)
- [X] [Bitwise operators](http://hdlbits.01xz.net/wiki/vectorgates) [vectorgates.v](./solutions/vectorgates.v)
- [X] [Four-input gates](http://hdlbits.01xz.net/wiki/gates4) [gates4.v](./solutions/gates4.v)
- [X] [Vector concatenation operator](http://hdlbits.01xz.net/wiki/vector3) [vector3.v](./solutions/vector3.v)
- [X] [Vector reversal 1](http://hdlbits.01xz.net/wiki/vectorr) [vectorr.v](./solutions/vectorr.v)
- [X] [Replication operator](http://hdlbits.01xz.net/wiki/vector4) [vector4.v](./solutions/vector4.v)
- [X] [More replication](http://hdlbits.01xz.net/wiki/vector5) [vector5.v](./solutions/vector5.v)

## Modules: Hierarchy

- [X] [Modules](http://hdlbits.01xz.net/wiki/module) [module.v](./solutions/module.v)
- [X] [Connecting ports by position](http://hdlbits.01xz.net/wiki/module_pos) [module_pos.v](./solutions/module_pos.v)
- [X] [Connecting ports by name](http://hdlbits.01xz.net/wiki/module_name) [module_name.v](./solutions/module_name.v)
- [X] [Three modules](http://hdlbits.01xz.net/wiki/module_shift) [module_shift.v](./solutions/module_shift.v)
- [X] [Modules and vectors](http://hdlbits.01xz.net/wiki/module_shift8) [module_shift8.v](./solutions/module_shift8.v)
- [X] [Adder 1](http://hdlbits.01xz.net/wiki/module_add) [module_add.v](./solutions/module_add.v)
- [X] [Adder 2](http://hdlbits.01xz.net/wiki/module_fadd) [module_fadd.v](./solutions/module_fadd.v)
- [X] [Carry-select adder](http://hdlbits.01xz.net/wiki/module_cseladd) [module_cseladd.v](./solutions/module_cseladd.v)
- [X] [Adder-subtractor](http://hdlbits.01xz.net/wiki/module_addsub) [module_addsub.v](./solutions/module_addsub.v)

## Procedures

- [X] [Always blocks (combinational)](http://hdlbits.01xz.net/wiki/alwaysblock1) [alwaysblock1.v](./solutions/alwaysblock1.v)
- [X] [Always blocks (clocked)](http://hdlbits.01xz.net/wiki/alwaysblock2) [alwaysblock2.v](./solutions/alwaysblock2.v)
- [X] [If statement](http://hdlbits.01xz.net/wiki/always_if) [always_if.v](./solutions/always_if.v)
- [X] [If statement latches](http://hdlbits.01xz.net/wiki/always_if2) [always_if2.v](./solutions/always_if2.v)
- [X] [Case statement](http://hdlbits.01xz.net/wiki/always_case) [always_case.v](./solutions/always_case.v)
- [X] [Priority encoder](http://hdlbits.01xz.net/wiki/always_case2) [always_case2.v](./solutions/always_case2.v)
- [X] [Priority encoder with casez](http://hdlbits.01xz.net/wiki/always_casez) [always_casez.v](./solutions/always_casez.v)
- [X] [Avoiding latches](http://hdlbits.01xz.net/wiki/always_nolatches) [always_nolatches.v](./solutions/always_nolatches.v)

## More Verilog Features

- [X] [Conditional ternary operator](http://hdlbits.01xz.net/wiki/conditional) [conditional.v](./solutions/conditional.v)
- [X] [Reduction operators](http://hdlbits.01xz.net/wiki/reduction) [reduction.v](./solutions/reduction.v)
- [X] [Reduction: Even wider gates](http://hdlbits.01xz.net/wiki/gates100) [gates100.v](./solutions/gates100.v)
- [X] [Combinational for-loop: Vector reversal 2](http://hdlbits.01xz.net/wiki/vector100r) [vector100r.v](./solutions/vector100r.v)
- [X] [Combinational for-loop: 255-bit population count](http://hdlbits.01xz.net/wiki/popcount255) [popcount255.v](./solutions/popcount255.v)
- [X] [Generate for-loop: 100-bit binary adder 2](http://hdlbits.01xz.net/wiki/adder100i) [adder100i.v](./solutions/adder100i.v)
- [X] [Generate for-loop: 100-digit BCD adder](http://hdlbits.01xz.net/wiki/bcdadd100) [bcdadd100.v](./solutions/bcdadd100.v)

# Circuits


## Combinational Logic


### Basic Gates

- [X] [Wire](http://hdlbits.01xz.net/wiki/exams/m2014_q4h) [m2014_q4h.v](./solutions/m2014_q4h.v)
- [X] [GND](http://hdlbits.01xz.net/wiki/exams/m2014_q4i) [m2014_q4i.v](./solutions/m2014_q4i.v)
- [X] [NOR](http://hdlbits.01xz.net/wiki/exams/m2014_q4e) [m2014_q4e.v](./solutions/m2014_q4e.v)
- [X] [Another gate](http://hdlbits.01xz.net/wiki/exams/m2014_q4f) [m2014_q4f.v](./solutions/m2014_q4f.v)
- [X] [Two gates](http://hdlbits.01xz.net/wiki/exams/m2014_q4g) [m2014_q4g.v](./solutions/m2014_q4g.v)
- [X] [More logic gates](http://hdlbits.01xz.net/wiki/gates) [gates.v](./solutions/gates.v)
- [X] [7420 chip](http://hdlbits.01xz.net/wiki/7420) [7420.v](./solutions/7420.v)
- [X] [Truth tables](http://hdlbits.01xz.net/wiki/truthtable1) [truthtable1.v](./solutions/truthtable1.v)
- [X] [Two-bit equality](http://hdlbits.01xz.net/wiki/mt2015_eq2) [mt2015_eq2.v](./solutions/mt2015_eq2.v)
- [X] [Simple circuit A](http://hdlbits.01xz.net/wiki/mt2015_q4a) [mt2015_q4a.v](./solutions/mt2015_q4a.v)
- [X] [Simple circuit B](http://hdlbits.01xz.net/wiki/mt2015_q4b) [mt2015_q4b.v](./solutions/mt2015_q4b.v)
- [X] [Combine circuits A and B](http://hdlbits.01xz.net/wiki/mt2015_q4) [mt2015_q4.v](./solutions/mt2015_q4.v)
- [X] [Ring or vibrate?](http://hdlbits.01xz.net/wiki/ringer) [ringer.v](./solutions/ringer.v)
- [X] [Thermostat](http://hdlbits.01xz.net/wiki/thermostat) [thermostat.v](./solutions/thermostat.v)
- [X] [3-bit population count](http://hdlbits.01xz.net/wiki/popcount3) [popcount3.v](./solutions/popcount3.v)
- [X] [Gates and vectors](http://hdlbits.01xz.net/wiki/gatesv) [gatesv.v](./solutions/gatesv.v)
- [X] [Even longer vectors](http://hdlbits.01xz.net/wiki/gatesv100) [gatesv100.v](./solutions/gatesv100.v)

### Multiplexers

- [X] [2-to-1 multiplexer](http://hdlbits.01xz.net/wiki/mux2to1) [mux2to1.v](./solutions/mux2to1.v)
- [X] [2-to-1 bus multiplexer](http://hdlbits.01xz.net/wiki/mux2to1v) [mux2to1v.v](./solutions/mux2to1v.v)
- [X] [9-to-1 multiplexer](http://hdlbits.01xz.net/wiki/mux9to1v) [mux9to1v.v](./solutions/mux9to1v.v)
- [X] [256-to-1 multiplexer](http://hdlbits.01xz.net/wiki/mux256to1) [mux256to1.v](./solutions/mux256to1.v)
- [X] [256-to-1 4-bit multiplexer](http://hdlbits.01xz.net/wiki/mux256to1v) [mux256to1v.v](./solutions/mux256to1v.v)

### Arithmetic Circuits

- [X] [Half adder](http://hdlbits.01xz.net/wiki/hadd) [hadd.v](./solutions/hadd.v)
- [X] [Full adder](http://hdlbits.01xz.net/wiki/fadd) [fadd.v](./solutions/fadd.v)
- [X] [3-bit binary adder](http://hdlbits.01xz.net/wiki/adder3) [adder3.v](./solutions/adder3.v)
- [X] [Adder](http://hdlbits.01xz.net/wiki/exams/m2014_q4j) [m2014_q4j.v](./solutions/m2014_q4j.v)
- [X] [Signed addition overflow](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q1c) [ece241_2014_q1c.v](./solutions/ece241_2014_q1c.v)
- [ ] [100-bit binary adder](http://hdlbits.01xz.net/wiki/adder100)
- [ ] [4-digit BCD adder](http://hdlbits.01xz.net/wiki/bcdadd4)

### Karnaugh Map to Circuit

- [ ] [3-variable](http://hdlbits.01xz.net/wiki/kmap1)
- [ ] [4-variable](http://hdlbits.01xz.net/wiki/kmap2)
- [ ] [4-variable](http://hdlbits.01xz.net/wiki/kmap3)
- [ ] [4-variable](http://hdlbits.01xz.net/wiki/kmap4)
- [ ] [Minimum SOP and POS](http://hdlbits.01xz.net/wiki/exams/ece241_2013_q2)
- [ ] [Karnaugh map](http://hdlbits.01xz.net/wiki/exams/m2014_q3)
- [ ] [Karnaugh map](http://hdlbits.01xz.net/wiki/exams/2012_q1g)
- [ ] [K-map implemented with a multiplexer](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q3)

## Sequential Logic


### Latches and Flip-Flops

- [X] [D flip-flop](http://hdlbits.01xz.net/wiki/dff) [dff.v](./solutions/dff.v)
- [X] [D flip-flops](http://hdlbits.01xz.net/wiki/dff8) [dff8.v](./solutions/dff8.v)
- [X] [DFF with reset](http://hdlbits.01xz.net/wiki/dff8r) [dff8r.v](./solutions/dff8r.v)
- [X] [DFF with reset value](http://hdlbits.01xz.net/wiki/dff8p) [dff8p.v](./solutions/dff8p.v)
- [X] [DFF with asynchronous reset](http://hdlbits.01xz.net/wiki/dff8ar) [dff8ar.v](./solutions/dff8ar.v)
- [X] [DFF with byte enable](http://hdlbits.01xz.net/wiki/dff16e) [dff16e.v](./solutions/dff16e.v)
- [X] [D Latch](http://hdlbits.01xz.net/wiki/exams/m2014_q4a) [m2014_q4a.v](./solutions/m2014_q4a.v)
- [X] [DFF](http://hdlbits.01xz.net/wiki/exams/m2014_q4b) [m2014_q4b.v](./solutions/m2014_q4b.v)
- [X] [DFF](http://hdlbits.01xz.net/wiki/exams/m2014_q4c) [m2014_q4c.v](./solutions/m2014_q4c.v)
- [X] [DFF+gate](http://hdlbits.01xz.net/wiki/exams/m2014_q4d) [m2014_q4d.v](./solutions/m2014_q4d.v)
- [X] [Mux and DFF](http://hdlbits.01xz.net/wiki/mt2015_muxdff) [mt2015_muxdff.v](./solutions/mt2015_muxdff.v)
- [X] [Mux and DFF](http://hdlbits.01xz.net/wiki/exams/2014_q4a) [2014_q4a.v](./solutions/2014_q4a.v)
- [X] [DFFs and gates](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q4) [ece241_2014_q4.v](./solutions/ece241_2014_q4.v)
- [X] [Create circuit from truth table](http://hdlbits.01xz.net/wiki/exams/ece241_2013_q7) [ece241_2013_q7.v](./solutions/ece241_2013_q7.v)
- [X] [Detect an edge](http://hdlbits.01xz.net/wiki/edgedetect) [edgedetect.v](./solutions/edgedetect.v)
- [X] [Detect both edges](http://hdlbits.01xz.net/wiki/edgedetect2) [edgedetect2.v](./solutions/edgedetect2.v)
- [X] [Edge capture register](http://hdlbits.01xz.net/wiki/edgecapture) [edgecapture.v](./solutions/edgecapture.v)
- [X] [Dual-edge triggered flip-flop](http://hdlbits.01xz.net/wiki/dualedge) [dualedge.v](./solutions/dualedge.v)

### Counters

- [X] [Four-bit binary counter](http://hdlbits.01xz.net/wiki/count15) [count15.v](./solutions/count15.v)
- [X] [Decade counter](http://hdlbits.01xz.net/wiki/count10) [count10.v](./solutions/count10.v)
- [X] [Decade counter again](http://hdlbits.01xz.net/wiki/count1to10) [count1to10.v](./solutions/count1to10.v)
- [X] [Slow decade counter](http://hdlbits.01xz.net/wiki/countslow) [countslow.v](./solutions/countslow.v)
- [ ] [Counter 1-12](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q7a)
- [ ] [Counter 1000](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q7b)
- [ ] [4-digit decimal counter](http://hdlbits.01xz.net/wiki/countbcd)
- [ ] [12-hour clock](http://hdlbits.01xz.net/wiki/count_clock)

### Shift Registers

- [ ] [4-bit shift register](http://hdlbits.01xz.net/wiki/shift4)
- [ ] [Left/right rotator](http://hdlbits.01xz.net/wiki/rotate100)
- [ ] [Left/right arithmetic shift by 1 or 8](http://hdlbits.01xz.net/wiki/shift18)
- [ ] [5-bit LFSR](http://hdlbits.01xz.net/wiki/lfsr5)
- [ ] [3-bit LFSR](http://hdlbits.01xz.net/wiki/mt2015_lfsr)
- [ ] [32-bit LFSR](http://hdlbits.01xz.net/wiki/lfsr32)
- [ ] [Shift register](http://hdlbits.01xz.net/wiki/exams/m2014_q4k)
- [ ] [Shift register](http://hdlbits.01xz.net/wiki/exams/2014_q4b)
- [ ] [3-input LUT](http://hdlbits.01xz.net/wiki/exams/ece241_2013_q12)

### More Circuits

- [ ] [Rule 90Rule 110Conway's Game of Life 16x16](http://hdlbits.01xz.net/wiki/rule90)

### Finite State Machines

- [X] [Simple FSM 1 (asynchronous reset)](http://hdlbits.01xz.net/wiki/fsm1) [fsm1.v](./solutions/fsm1.v)
- [X] [Simple FSM 1 (synchronous reset)](http://hdlbits.01xz.net/wiki/fsm1s) [fsm1s.v](./solutions/fsm1s.v)
- [ ] [Simple FSM 2 (asynchronous reset)](http://hdlbits.01xz.net/wiki/fsm2)
- [ ] [Simple FSM 2 (synchronous reset)](http://hdlbits.01xz.net/wiki/fsm2s)
- [ ] [Simple state transitions 3](http://hdlbits.01xz.net/wiki/fsm3comb)
- [ ] [Simple one-hot state transitions 3](http://hdlbits.01xz.net/wiki/fsm3onehot)
- [ ] [Simple FSM 3 (asynchronous reset)](http://hdlbits.01xz.net/wiki/fsm3)
- [ ] [Simple FSM 3 (synchronous reset)](http://hdlbits.01xz.net/wiki/fsm3s)
- [ ] [Design a Moore FSM](http://hdlbits.01xz.net/wiki/exams/ece241_2013_q4)
- [ ] [Lemmings 1](http://hdlbits.01xz.net/wiki/lemmings1)
- [ ] [Lemmings 2](http://hdlbits.01xz.net/wiki/lemmings2)
- [ ] [Lemmings 3](http://hdlbits.01xz.net/wiki/lemmings3)
- [ ] [Lemmings 4](http://hdlbits.01xz.net/wiki/lemmings4)
- [ ] [One-hot FSM](http://hdlbits.01xz.net/wiki/fsm_onehot)
- [ ] [PS/2 packet parser](http://hdlbits.01xz.net/wiki/fsm_ps2)
- [ ] [PS/2 packet parser and datapath](http://hdlbits.01xz.net/wiki/fsm_ps2data)
- [ ] [Serial receiver](http://hdlbits.01xz.net/wiki/fsm_serial)
- [ ] [Serial receiver and datapath](http://hdlbits.01xz.net/wiki/fsm_serialdata)
- [ ] [Serial receiver with parity checking](http://hdlbits.01xz.net/wiki/fsm_serialdp)
- [ ] [Sequence recognition](http://hdlbits.01xz.net/wiki/fsm_hdlc)
- [ ] [Q8: Design a Mealy FSM](http://hdlbits.01xz.net/wiki/exams/ece241_2013_q8)
- [ ] [Q5a: Serial two's complementer (Moore FSM)](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q5a)
- [ ] [Q5b: Serial two's complementer (Mealy FSM)](http://hdlbits.01xz.net/wiki/exams/ece241_2014_q5b)
- [ ] [Q3a: FSM](http://hdlbits.01xz.net/wiki/exams/2014_q3fsm)
- [ ] [Q3b: FSM](http://hdlbits.01xz.net/wiki/exams/2014_q3bfsm)
- [ ] [Q3c: FSM logic](http://hdlbits.01xz.net/wiki/exams/2014_q3c)
- [ ] [Q6b: FSM next-state logic](http://hdlbits.01xz.net/wiki/exams/m2014_q6b)
- [ ] [Q6c: FSM one-hot next-state logic](http://hdlbits.01xz.net/wiki/exams/m2014_q6c)
- [ ] [Q6: FSM](http://hdlbits.01xz.net/wiki/exams/m2014_q6)
- [ ] [Q2a: FSM](http://hdlbits.01xz.net/wiki/exams/2012_q2fsm)
- [ ] [Q2b: One-hot FSM equations](http://hdlbits.01xz.net/wiki/exams/2012_q2b)
- [ ] [Q2a: FSM](http://hdlbits.01xz.net/wiki/exams/2013_q2afsm)
- [ ] [Q2b: Another FSM](http://hdlbits.01xz.net/wiki/exams/2013_q2bfsm)

## Building Larger Circuits

- [ ] [Counter with period 1000](http://hdlbits.01xz.net/wiki/exams/review2015_count1k)
- [ ] [4-bit shift register and down counter](http://hdlbits.01xz.net/wiki/exams/review2015_shiftcount)
- [ ] [FSM: Sequence 1101 recognizer](http://hdlbits.01xz.net/wiki/exams/review2015_fsmseq)
- [ ] [FSM: Enable shift register](http://hdlbits.01xz.net/wiki/exams/review2015_fsmshift)
- [ ] [FSM: The complete FSM](http://hdlbits.01xz.net/wiki/exams/review2015_fsm)
- [ ] [The complete timer](http://hdlbits.01xz.net/wiki/exams/review2015_fancytimer)
- [ ] [FSM: One-hot logic equations](http://hdlbits.01xz.net/wiki/exams/review2015_fsmonehot)

# Verification: Reading Simulations


## Finding bugs in code

- [ ] [Mux](http://hdlbits.01xz.net/wiki/bugs_mux2)
- [ ] [NAND](http://hdlbits.01xz.net/wiki/bugs_nand3)
- [ ] [Mux](http://hdlbits.01xz.net/wiki/bugs_mux4)
- [ ] [Add/sub](http://hdlbits.01xz.net/wiki/bugs_addsubz)
- [ ] [Case statement](http://hdlbits.01xz.net/wiki/bugs_case)

## Build a circuit from a simulation waveform

- [ ] [Combinational circuit 1](http://hdlbits.01xz.net/wiki/sim/circuit1)
- [ ] [Combinational circuit 2](http://hdlbits.01xz.net/wiki/sim/circuit2)
- [ ] [Combinational circuit 3](http://hdlbits.01xz.net/wiki/sim/circuit3)
- [ ] [Combinational circuit 4](http://hdlbits.01xz.net/wiki/sim/circuit4)
- [ ] [Combinational circuit 5](http://hdlbits.01xz.net/wiki/sim/circuit5)
- [ ] [Combinational circuit 6](http://hdlbits.01xz.net/wiki/sim/circuit6)
- [ ] [Sequential circuit 7](http://hdlbits.01xz.net/wiki/sim/circuit7)
- [ ] [Sequential circuit 8](http://hdlbits.01xz.net/wiki/sim/circuit8)
- [ ] [Sequential circuit 9](http://hdlbits.01xz.net/wiki/sim/circuit9)
- [ ] [Sequential circuit 10](http://hdlbits.01xz.net/wiki/sim/circuit10)

# Verification: Writing Testbenches

- [ ] [Clock](http://hdlbits.01xz.net/wiki/tb/clock)
- [ ] [Testbench1](http://hdlbits.01xz.net/wiki/tb/tb1)
- [ ] [AND gate](http://hdlbits.01xz.net/wiki/tb/and)
- [ ] [Testbench2](http://hdlbits.01xz.net/wiki/tb/tb2)
- [ ] [T flip-flop](http://hdlbits.01xz.net/wiki/tb/tff)
