module imem(input [5:0] pc, output logic [9:0] o);
	always_comb
		case(pc)
		// synopsys full_case parallel_case
		//{h, wad, op, brad, arad} = o;
		5'd0: o = 10'b0_00_100_00_00; // r0 <- 1
		5'd1: o = 10'b0_01_011_00_00; // r1 <- 0
		5'd2: o = 10'b0_10_100_00_00; // r2 <- 1
		5'd3: o = 10'b0_10_000_00_10; // r2 <- r0 (b) + r2 (a) : r2 <- 2
		5'd4: o = 10'b0_00_000_00_10; // r0 <- r0 (b) + r2 (a) : r0 <- 3
		5'd5: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd6: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd7: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd8: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd9: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd10: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd11: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd12: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd13: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd14: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd15: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd16: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd17: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd18: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd19: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd20: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd21: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd22: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd23: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd24: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd25: o = 10'b0_11_000_00_01; // r3 <- r0 (b) + r1 (a)
		5'd26: o = 10'b0_00_001_00_01; // r0 <- r1
		5'd27: o = 10'b0_01_001_00_10; // r1 <- r2
		5'd28: o = 10'b0_10_001_00_11; // r2 <- r3
		5'd29: o = 11'b1_00_000_00_00; // halt
		endcase
endmodule
