V 50
K 297439478800 bufe5
Y 0
D 0 0 1100 850
Z 10
i 57
N 45
J 470 390 3
J 500 390 2
J 500 430 2
J 470 430 5
J 470 470 5
J 500 510 2
J 500 470 2
J 470 510 5
J 300 550 1
J 470 550 5
J 500 550 2
S 1 4
S 1 2
S 8 6
S 5 7
S 5 8
S 8 10
S 9 10
L 310 550 10 0 3 0 1 0 E
S 10 11
S 4 5
S 4 3
I 57 virtex:BUFE 1 500 360 0 1 '
C 45 2 7 0
C 55 2 6 0
C 54 2 8 0
I 38 virtex:BUFE 1 500 440 0 1 '
C 30 1 8 0
C 35 1 6 0
C 45 7 7 0
I 39 virtex:BUFE 1 500 480 0 1 '
C 32 1 8 0
C 34 1 6 0
C 45 6 7 0
N 33
J 500 530 2
J 300 530 1
S 2 1
L 310 530 10 0 3 0 1 0 I0
N 34
J 500 490 2
J 300 490 1
S 2 1
L 310 490 10 0 3 0 1 0 I1
N 35
J 500 450 2
J 300 450 1
S 2 1
L 310 450 10 0 3 0 1 0 I2
I 40 virtex:BUFE 1 500 520 0 1 '
C 41 1 8 0
C 33 1 6 0
C 45 11 7 0
N 41
J 570 530 2
J 770 530 1
S 1 2
L 730 530 10 0 3 0 1 0 O0
N 32
J 570 490 2
J 770 490 1
S 1 2
L 730 490 10 0 3 0 1 0 O1
N 30
J 570 450 2
J 770 450 1
S 1 2
L 730 450 10 0 3 0 1 0 O2
I 37 virtex:BUFE 1 500 400 0 1 '
C 31 1 8 0
C 36 1 6 0
C 45 3 7 0
N 36
J 500 410 2
J 300 410 1
S 2 1
L 310 410 10 0 3 0 1 0 I3
N 31
J 570 410 2
J 770 410 1
S 1 2
L 730 410 10 0 3 0 1 0 O3
N 55
J 300 370 1
J 500 370 2
S 1 2
L 310 370 10 0 3 0 1 0 I4
N 54
J 770 370 1
J 570 370 2
S 2 1
L 730 370 10 0 3 0 1 0 O4
T 995 70 30 0 3 JRG
Q 14 0 0
T 950 30 10 0 3 A
T 960 50 10 0 9 1
T 750 70 10 0 3 w/ an Active High Enable
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 950 80 10 0 9 5-Bit 3-State Buffer
T 1000 100 10 0 9 VIRTEX Family BUFE5 Macro
I 49 virtex:ASHEETL 1 660 0 0 1 '
T 890 50 10 0 9 7th September 2001
E
