
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.115911                       # Number of seconds simulated
sim_ticks                                1115910773000                       # Number of ticks simulated
final_tick                               1115910773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1474968                       # Simulator instruction rate (inst/s)
host_op_rate                                  2391854                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3265164205                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671116                       # Number of bytes of host memory used
host_seconds                                   341.76                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        22661632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22684160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     20901248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20901248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           354088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              354440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        326582                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             326582                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20307746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20327934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18730214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18730214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18730214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20307746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39058148                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245978                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2231821546                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2231821546                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.370299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629929                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64156291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64156291                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301786220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301786220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301786220                       # number of overall hits
system.cpu.dcache.overall_hits::total       301786220                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616049                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       218355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       218355                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       834404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         834404                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       834404                       # number of overall misses
system.cpu.dcache.overall_misses::total        834404                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 117783191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 117783191000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18933044000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18933044000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 136716235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136716235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 136716235000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136716235000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003392                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002757                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002757                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 191191.270500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 191191.270500                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86707.627487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86707.627487                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 163848.968845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 163848.968845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 163848.968845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 163848.968845                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657233                       # number of writebacks
system.cpu.dcache.writebacks::total            657233                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       218355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       218355                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       834404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       834404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       834404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       834404                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 117167142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 117167142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18714689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18714689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 135881831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 135881831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 135881831000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 135881831000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002757                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 190191.270500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 190191.270500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85707.627487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85707.627487                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 162848.968845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 162848.968845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 162848.968845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 162848.968845                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682034                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.490905                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.490905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73502000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73502000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73502000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73502000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73502000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73502000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 208812.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 208812.500000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 208812.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 208812.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 208812.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 208812.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73150000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 207812.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 207812.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 207812.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 207812.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 207812.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 207812.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.615444                       # Cycle average of tags in use
system.l2.tags.total_refs                     1516835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.923591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.933099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.918511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.763834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12653506                       # Number of tag accesses
system.l2.tags.data_accesses                 12653506                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657233                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            151858                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               151858                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3063                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161110                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164173                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164173                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164173                       # number of overall hits
system.l2.overall_hits::total                  164173                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63434                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518373                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518373                       # number of overall misses
system.l2.overall_misses::total                518725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16760485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16760485500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     72620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72620500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 114551413000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114551413000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      72620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  131311898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     131384519000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     72620500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 131311898500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    131384519000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        151858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           151858                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682546                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682898                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682546                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682898                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953938                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738479                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759594                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759594                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 264219.275152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 264219.275152                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 206308.238636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 206308.238636                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 251795.104399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 251795.104399                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 206308.238636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 253315.466855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 253283.568365                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 206308.238636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 253315.466855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 253283.568365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               506278                       # number of writebacks
system.l2.writebacks::total                    506278                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63434                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16126145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16126145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     69100500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69100500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 110002023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 110002023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     69100500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 126128168500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 126197269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     69100500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 126128168500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 126197269000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738479                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759594                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 254219.275152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 254219.275152                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 196308.238636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 196308.238636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 241795.104399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 241795.104399                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 196308.238636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 243315.466855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 243283.568365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 196308.238636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 243315.466855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 243283.568365                       # average overall mshr miss latency
system.l2.replacements                         516778                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16155.149228                       # Cycle average of tags in use
system.l3.tags.total_refs                     1025661                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    666376                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.539163                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     4997.968396                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         16.282219                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      11140.898613                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.305052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000994                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.679986                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986032                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        15851                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  17228504                       # Number of tag accesses
system.l3.tags.data_accesses                 17228504                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       506278                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           506278                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                753                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   753                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         163532                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            163532                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                164285                       # number of demand (read+write) hits
system.l3.demand_hits::total                   164285                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               164285                       # number of overall hits
system.l3.overall_hits::total                  164285                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62681                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62681                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       291407                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          291759                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              354088                       # number of demand (read+write) misses
system.l3.demand_misses::total                 354440                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             354088                       # number of overall misses
system.l3.overall_misses::total                354440                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  15415947000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   15415947000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     65228500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 102299416000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 102364644500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      65228500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  117715363000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     117780591500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     65228500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 117715363000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    117780591500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       506278                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       506278                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454939                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518373                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518725                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518373                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518725                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.988129                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.988129                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.640541                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.640819                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.683076                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.683291                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.683076                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.683291                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 245942.901358                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 245942.901358                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 185308.238636                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 351053.392678                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 350853.425259                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 185308.238636                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 332446.631911                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 332300.506433                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 185308.238636                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 332446.631911                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 332300.506433                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               326582                       # number of writebacks
system.l3.writebacks::total                    326582                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         9472                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          9472                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62681                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62681                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       291407                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       291759                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         354088                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            354440                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        354088                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           354440                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  14413051000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14413051000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     59596500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  97636904000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  97696500500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     59596500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 112049955000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 112109551500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     59596500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 112049955000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 112109551500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.988129                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.988129                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.640541                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.640819                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.683076                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.683291                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.683076                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.683291                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 229942.901358                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 229942.901358                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 169308.238636                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 335053.392678                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 334853.425259                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 169308.238636                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 316446.631911                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 316300.506433                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 169308.238636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 316446.631911                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 316300.506433                       # average overall mshr miss latency
system.l3.replacements                         649992                       # number of replacements
system.membus.snoop_filter.tot_requests        721282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       366842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             291759                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       326582                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9848                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62681                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        291759                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1045310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1045310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1045310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     43585408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     43585408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43585408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            354440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  354440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              354440                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2027612500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1772202500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1516835                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       833937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         220669                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       220669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1490093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          358711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         151858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616049                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2350842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2351591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85771264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1166770                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53303040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2001526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.110250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313202                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1780857     88.97%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 220669     11.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2001526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1415695500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1099748000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1115910773000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       832860                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          333540                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553858                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65600192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          649992                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20901248                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1685125                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.385723                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.486766                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035133     61.43%     61.43% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 649992     38.57%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1685125                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1023844500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778087500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
