<p class="auto-cursor-target">expression</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 116.0px;"/><col style="width: 166.0px;"/><col style="width: 81.0px;"/><col style="width: 60.0px;"/><col style="width: 136.0px;"/><col style="width: 528.0px;"/><col style="width: 166.0px;"/></colgroup><tbody><tr><th class="confluenceTh">module</th><th colspan="1" class="confluenceTh">sub-block</th><th class="confluenceTh">coverage</th><th colspan="1" class="confluenceTh">status</th><th class="confluenceTh">owner</th><th class="confluenceTh">expression</th><th colspan="1" class="confluenceTh"><p>notes</p></th></tr><tr><td class="confluenceTd">delay</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd">33%</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=213&amp;l=116" rel="nofollow" style="text-decoration: underline;">(test_en? reset_n: reset_n_reg_1)</a></td><td colspan="1" class="confluenceTd"><p>test_en==1 waiver?</p><p>reset_n_reg_1 always 0?</p></td></tr><tr><td class="confluenceTd">dup_unit</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd">84.7%</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">u_fault_checker</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd">74.13%</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=83.33&amp;ex=5&amp;f=11&amp;s=5389" name="5" rel="nofollow" style="text-decoration: underline;text-align: left;">(func_5_cerr_fault &amp; check_5_cerr_fault_in)</a></td><td colspan="1" class="confluenceTd">correctable erros 5,6,7 not happening</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=73.95&amp;ex=318&amp;f=11&amp;s=5427" name="318" rel="nofollow" style="text-decoration: underline;text-align: left;">(q[0] ^ q[0])</a> (latent_fault_xor_tree)</td><td colspan="1" class="confluenceTd">q[0] to q[71] terms are never 1</td></tr><tr><td colspan="1" class="confluenceTd">unit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">84.82</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=205&amp;l=2144" rel="nofollow" style="text-decoration: underline;">((cmd_req_valid &amp; cmd_req_ready) &amp; cmd_req_target_id_mismatch)</a></td><td colspan="1" class="confluenceTd">cmd_req_ready is never 0 for target id mismatch</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=205&amp;l=2149" rel="nofollow" style="text-decoration: underline;">((snp_rsp_valid &amp; snp_rsp_ready) &amp; snp_rsp_target_id_mismatch)</a></td><td colspan="1" class="confluenceTd">snp_rsp_ready is never 0 for target id mismatch</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=205&amp;l=2264" rel="nofollow" style="text-decoration: underline;">(smi_rx1_ndp_msg_valid &amp; ~smi_rx1_ndp_msg_ready)</a></td><td colspan="1" class="confluenceTd">ready is never 0 during valid</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">blk_clk_gate</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">done</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=216&amp;l=18" rel="nofollow" style="text-decoration: underline;">(test_se | en)</a></td><td colspan="1" class="confluenceTd">test_se never set (needs waiver)</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">clk_divider</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">done</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dve_concerto_mux</td><td colspan="1" class="confluenceTd">94.93%</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=287&amp;l=2477" rel="nofollow" style="text-decoration: underline;">((f0_cmd_req_sel &amp; f0_smi_rx0_ndp_msg_valid) &amp; f0_cmd_req_ready)</a></td><td colspan="1" class="confluenceTd">cmd_req_ready never 0</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=287&amp;l=2978" rel="nofollow" style="text-decoration: underline;">((f0_sys_req_rx_sel &amp; f0_smi_rx0_ndp_msg_valid) &amp; f0_sys_req_rx_ready)</a></td><td colspan="1" class="confluenceTd">sys_req_rx_ready never 0</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=287&amp;l=3233" rel="nofollow" style="text-decoration: underline;">(((fifo_out_sys_req_rx_rx_header_protection_c | fifo_out_sys_req_rx_rx_message_protection_c) &amp; sys_req_rx_valid) &amp; sys_req_rx_ready)</a></td><td colspan="1" class="confluenceTd">sys_req header and message protection(?) never 1</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=23.07&amp;ex=0&amp;f=2&amp;s=743" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">(rd_ptr == wr_ptr)</a> (cmd_req_fifo)</p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=26.66&amp;ex=0&amp;f=1&amp;s=466" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">(rd_ptr == wr_ptr)</a>  (smi_rx1_fifo)</p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=0&amp;ex=0&amp;f=2&amp;s=837" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">(rd_ptr == wr_ptr)</a> (snp_rsp_fifo)</p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=0&amp;ex=0&amp;f=2&amp;s=787" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">(rd_ptr == wr_ptr)</a> (sys_req_rx_fifo)</p></td><td colspan="1" class="confluenceTd">lots of issues with this fifo</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=329&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">cmp_rsp_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=357&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">dtw_dbg_rsp_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=269&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">nc_cmd_rsp_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=375&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">smi_tx0_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=389&amp;type=inst" rel="nofollow" style="text-decoration: none;text-align: left;">smi_tx1_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=312&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">snp_req_prot_interface</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/summary.html?f=1&amp;s=343&amp;type=inst" rel="nofollow" style="text-decoration: underline;text-align: left;">sys_rsp_tx_prot_interface</a></p></td><td colspan="1" class="confluenceTd">?? ecc issues</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">u_csr</td><td colspan="1" class="confluenceTd">82.79%</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=46.34&amp;ex=2&amp;f=5&amp;s=1925" name="2" rel="nofollow" style="text-decoration: underline;text-align: left;">((DVECESAR_sw_wr | DVECESR_sw_wr) | ((dve_trace_mem_CE &amp; corr_err_exceed_threshold) &amp; DVECECR_ErrDetEn_out))</a></td><td colspan="1" class="confluenceTd">Need ecc tests to enable ErrDetEn/MemErrDetEn</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=46.34&amp;ex=1&amp;f=5&amp;s=1925" name="1" rel="nofollow" style="text-decoration: underline;text-align: left;">(DVECESR_ErrCount_out == DVECECR_ErrThreshold_out)</a></p><p><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=46.34&amp;ex=2&amp;f=5&amp;s=1925" name="2" rel="nofollow" style="text-decoration: underline;text-align: left;">((DVECESAR_sw_wr | DVECESR_sw_wr) | ((dve_trace_mem_CE &amp; corr_err_exceed_threshold) &amp; DVECECR_ErrDetEn_out))</a></p></td><td colspan="1" class="confluenceTd">Need ecc tests where number of correctable errors exceeds the threshold (both hdr and data).</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Need interrupt enable when uncorrectable ecc error occurs.</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=91.71&amp;ex=4&amp;f=5&amp;s=1929" name="4" rel="nofollow" style="text-decoration: underline;text-align: left;">(sw_rd &amp; (sw_addr == 0))</a></td><td colspan="1" class="confluenceTd">Need to test DVEUIDR</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=91.71&amp;ex=7&amp;f=5&amp;s=1929" name="7" rel="nofollow" style="text-decoration: underline;text-align: left;">(sw_rd &amp; (sw_addr == 1))</a></td><td colspan="1" class="confluenceTd">Need to test DVEUFUIDR</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td><td colspan="1" class="confluenceTd">(sw_rd &amp; (sw_addr==10'h3ff))</td><td colspan="1" class="confluenceTd">Need to test DVEUINFOR</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">done</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=91.71&amp;ex=0&amp;f=5&amp;s=1929" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">((m_penable &amp; m_psel) &amp; m_pwrite)</a></td><td colspan="1" class="confluenceTd">get from dmi?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">u_ncr_pmon</td><td colspan="1" class="confluenceTd">3.94%</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> </td><td colspan="1" class="confluenceTd">no event collection signals are toggling</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">u_protman</td><td colspan="1" class="confluenceTd">78.92%</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a> </td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=91.15&amp;ex=6&amp;f=4&amp;s=1247" name="6" rel="nofollow" style="text-decoration: underline;text-align: left;">(state == 4)</a> (dest_aiu_vec_is_zero | dtf_dbad | dtf_cmstatus_err)</td><td colspan="1" class="confluenceTd">'TERMINATE' state not hit</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dvm_snprsp_ready</td><td colspan="1" class="confluenceTd">never 0 when dvm_snprsp_valid asserted</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=250&amp;l=460" rel="nofollow" style="text-decoration: underline;">(((snpreq_sttid_onehot_v[3] &amp; dvm_snpreq_valid) &amp; dtf_addr_sync_decode) | stt_deinit_vec[3])</a></td><td colspan="1" class="confluenceTd">?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=250&amp;l=704" rel="nofollow" style="text-decoration: underline;">((((dvmcmp_sttid_onehot_v[0] &amp; stt0_dvm_msg_tm) | (dvmcmp_sttid_onehot_v[1] &amp; stt1_dvm_msg_tm)) | (dvmcmp_sttid_onehot_v[2] &amp; stt2_dvm_msg_tm)) | (dvmcmp_sttid_onehot_v[3] &amp; stt3_dvm_msg_tm))</a></td><td colspan="1" class="confluenceTd">?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=91.15&amp;ex=54&amp;f=4&amp;s=1247" name="54" rel="nofollow" style="text-decoration: underline;text-align: left;">(dvm_snprsp_valid &amp; dvm_snprsp_ready)</a></td><td colspan="1" class="confluenceTd">need pushback on interface</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> </td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=98.53&amp;ex=10&amp;f=4&amp;s=1689" name="10" rel="nofollow" style="text-decoration: underline;text-align: left;">(buffer_clear_start | (buffer_clear_in_progress &amp; ~trace_in_progress))</a></td><td colspan="1" class="confluenceTd">buffer_clear needs to be tested</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">csr_DVMTransActive signals may need waiver</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=64.81&amp;ex=7&amp;f=5&amp;s=1823" name="7" rel="nofollow" style="text-decoration: underline;text-align: left;">(symbol_index_8 ^ Q[67])</a></td><td colspan="1" class="confluenceTd">much missing symbol coverage in trace_accumulator ecc logic</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a> </td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=208&amp;l=572" rel="nofollow" style="text-decoration: underline;">((read_sm == 0) &amp; read_starting)</a></td><td colspan="1" class="confluenceTd">not possible?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a> </td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/sourceViewer.html?f=208&amp;l=574" rel="nofollow" style="text-decoration: underline;">((((~dve_trace_buffer_empty &amp; |read_sm) &amp; (q[8:3] == rptr_accum)) &amp; trace_valid_qual) &amp; (~csr_DVETASCR_BufferIsCircular ~&amp; full))</a></td><td colspan="1" class="confluenceTd">reading while trace buffer is empty...seems waivable, should not happen</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">u_sys_evt_coh_concerto</td><td colspan="1" class="confluenceTd">76.63%</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b380c247a4b00691fec04" href="https://arterisip.atlassian.net/wiki/people/624b380c247a4b00691fec04?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ajit Kakadiya (Deactivated)</a> <br/><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=0&amp;ex=0&amp;f=5&amp;s=2039" name="0" rel="nofollow" style="text-decoration: underline;text-align: left;">(sys_req_rx_valid &amp; (sys_req_rx_cm_status[7:6] == 3))</a></td><td colspan="1" class="confluenceTd">need cmstatus errors</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b380c247a4b00691fec04" href="https://arterisip.atlassian.net/wiki/people/624b380c247a4b00691fec04?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ajit Kakadiya (Deactivated)</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~andrewb/coverage/dve/latest/hw_cfg_7_all_ecc/html/condExp.html?t=fe&amp;cp=0&amp;ex=1&amp;f=5&amp;s=2039" name="1" rel="nofollow" style="text-decoration: underline;text-align: left;">(sys_req_rx_valid &amp; (sys_req_rx_target_id[6:1] != my_f_unit_id))</a></td><td colspan="1" class="confluenceTd">need target id mismatch test</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">sys_req_rx_valid &amp; <span class="legacy-color-text-red2"><strong>!sys_req_rx_ready</strong></span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target">expression</p><p class="auto-cursor-target">statement</p>