// Seed: 2862963114
module module_0 (
    output wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri id_6
    , id_12,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri0 id_10
);
  parameter id_13 = -1;
  integer ['b0 : 1] id_14;
endmodule
module module_1 #(
    parameter id_11 = 32'd31,
    parameter id_5  = 32'd17,
    parameter id_9  = 32'd97
) (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 _id_5,
    input wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wor _id_9,
    input supply1 id_10,
    input supply0 _id_11
    , id_13
);
  if (-1) logic [id_5 : 1 'b0] id_14;
  else assign id_14 = 1;
  not primCall (id_3, id_4);
  wire [id_11 : id_9] id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_8,
      id_3,
      id_4,
      id_3,
      id_8,
      id_6,
      id_1,
      id_7,
      id_0
  );
  assign id_7 = -1 - 1;
  wire id_16 = id_6, id_17;
endmodule
