Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Aug 27 20:16:25 2025
| Host         : b271721db919 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     58.301        0.000                      0                 1238        0.056        0.000                      0                 1238       40.410        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            58.301        0.000                      0                 1238        0.056        0.000                      0                 1238       40.410        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       58.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.301ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.946ns  (logic 9.012ns (36.126%)  route 15.934ns (63.874%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 r  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.847    28.605    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.152    28.757 f  operation_result[7]_i_16/O
                         net (fo=2, routed)           0.315    29.071    operation_result[7]_i_16_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.326    29.397 r  operation_result[3]_i_4/O
                         net (fo=1, routed)           0.550    29.948    operation_result[3]_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    30.072 r  operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    30.072    operation_result[3]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    88.122    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.257    88.380    
                         clock uncertainty           -0.035    88.344    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029    88.373    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.373    
                         arrival time                         -30.072    
  -------------------------------------------------------------------
                         slack                                 58.301    

Slack (MET) :             58.450ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.851ns  (logic 9.012ns (36.264%)  route 15.839ns (63.736%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 f  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.847    28.605    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.152    28.757 r  operation_result[7]_i_16/O
                         net (fo=2, routed)           0.303    29.059    operation_result[7]_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.326    29.385 r  operation_result[7]_i_6/O
                         net (fo=1, routed)           0.468    29.853    operation_result[7]_i_6_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    29.977 r  operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    29.977    operation_result[7]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.079    88.427    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.427    
                         arrival time                         -29.977    
  -------------------------------------------------------------------
                         slack                                 58.450    

Slack (MET) :             58.536ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.763ns  (logic 8.782ns (35.464%)  route 15.981ns (64.536%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 f  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.691    28.449    operation_result[7]_i_21_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.124    28.573 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.623    29.196    operation_result[6]_i_11_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.320 r  operation_result[0]_i_6/O
                         net (fo=1, routed)           0.445    29.765    operation_result[0]_i_6_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    29.889 r  operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    29.889    operation_result[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077    88.425    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                         -29.889    
  -------------------------------------------------------------------
                         slack                                 58.536    

Slack (MET) :             58.563ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 8.782ns (35.573%)  route 15.905ns (64.427%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 r  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.691    28.449    operation_result[7]_i_21_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.124    28.573 f  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.325    28.898    operation_result[6]_i_11_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I1_O)        0.124    29.022 r  operation_result[4]_i_3/O
                         net (fo=1, routed)           0.667    29.689    operation_result[4]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.813 r  operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    29.813    operation_result[4]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.031    88.376    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.376    
                         arrival time                         -29.813    
  -------------------------------------------------------------------
                         slack                                 58.563    

Slack (MET) :             58.720ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 9.211ns (37.551%)  route 15.318ns (62.449%))
  Logic Levels:           27  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    26.054 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.407    26.461    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    26.764 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    26.764    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.165 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.165    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.387 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           0.982    28.369    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.299    28.668 r  operation_result[6]_i_8/O
                         net (fo=1, routed)           0.308    28.976    operation_result[6]_i_8_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.100 r  operation_result[6]_i_3/O
                         net (fo=1, routed)           0.431    29.531    operation_result[6]_i_3_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    29.655 r  operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    29.655    operation_result[6]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    88.122    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.257    88.380    
                         clock uncertainty           -0.035    88.344    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    88.375    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -29.655    
  -------------------------------------------------------------------
                         slack                                 58.720    

Slack (MET) :             58.849ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.404ns  (logic 8.782ns (35.986%)  route 15.622ns (64.014%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 r  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.677    28.435    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    28.559 r  operation_result[1]_i_8/O
                         net (fo=1, routed)           0.295    28.854    operation_result[1]_i_8_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124    28.978 r  operation_result[1]_i_3/O
                         net (fo=1, routed)           0.428    29.406    operation_result[1]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.530 r  operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    29.530    operation_result[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.431    88.125    clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.257    88.383    
                         clock uncertainty           -0.035    88.347    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    88.378    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.378    
                         arrival time                         -29.530    
  -------------------------------------------------------------------
                         slack                                 58.849    

Slack (MET) :             58.900ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.348ns  (logic 9.211ns (37.830%)  route 15.137ns (62.170%))
  Logic Levels:           27  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    26.054 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.407    26.461    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    26.764 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    26.764    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.165 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.165    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.387 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           1.103    28.490    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.299    28.789 r  operation_result[2]_i_9/O
                         net (fo=1, routed)           0.151    28.940    operation_result[2]_i_9_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.064 r  operation_result[2]_i_3/O
                         net (fo=1, routed)           0.286    29.350    operation_result[2]_i_3_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.474 r  operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    29.474    operation_result[2]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.029    88.374    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.374    
                         arrival time                         -29.474    
  -------------------------------------------------------------------
                         slack                                 58.900    

Slack (MET) :             58.973ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.276ns  (logic 8.782ns (36.176%)  route 15.494ns (63.824%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.582     5.126    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.008 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.763     7.771    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.895    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     8.140 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.140    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.244 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.670     9.913    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.257 r  memory_file_i_14/O
                         net (fo=1, routed)           0.415    10.672    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    11.004 r  memory_file_i_5/O
                         net (fo=29, routed)          1.318    12.322    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.150    12.472 r  operation_result[13]_i_2/O
                         net (fo=33, routed)          2.639    15.111    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.360    15.471 r  result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.460    15.931    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    16.257 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.257    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.837 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.673    17.510    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    17.812 f  result0__60_carry__0_i_12/O
                         net (fo=2, routed)           1.184    18.997    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.150    19.147 r  result0__60_carry__1_i_4/O
                         net (fo=2, routed)           0.437    19.584    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    19.916 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.916    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.522 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=9, routed)           1.312    21.833    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.306    22.139 r  op_out0_carry__2_i_6/O
                         net (fo=1, routed)           0.000    22.139    op_out0_carry__2_i_6_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.519 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.519    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.842 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.583    23.425    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    23.731 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.423    24.154    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    24.278    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.679    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.314    25.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    25.877 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.575    26.452    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    26.751 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    26.751    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.999 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.457    27.456    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    27.758 r  operation_result[7]_i_21/O
                         net (fo=5, routed)           0.691    28.449    operation_result[7]_i_21_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.124    28.573 f  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.173    28.746    operation_result[6]_i_11_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.870 r  operation_result[6]_i_4/O
                         net (fo=2, routed)           0.408    29.278    operation_result[6]_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    29.402 r  operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    29.402    operation_result[5]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    88.122    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.257    88.380    
                         clock uncertainty           -0.035    88.344    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    88.375    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -29.402    
  -------------------------------------------------------------------
                         slack                                 58.973    

Slack (MET) :             67.191ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.885ns  (logic 4.509ns (28.385%)  route 11.376ns (71.615%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.605     5.148    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.030 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.121     8.151    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.275 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.275    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     8.492 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.492    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X48Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     8.586 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.428    10.014    processor/dmem_dout[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.342    10.356 r  memory_file_i_21/O
                         net (fo=3, routed)           0.602    10.958    memory_file_i_21_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.332    11.290 r  data_op_addr[0]_i_3/O
                         net (fo=2, routed)           0.315    11.605    data_op_addr[0]_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.729 r  data_op_addr[0]_i_2/O
                         net (fo=24, routed)          1.480    13.209    processor/op2_din_EX[0]
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.333 r  result0_carry_i_16/O
                         net (fo=16, routed)          1.181    14.515    B[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.152    14.667 r  result0__0_carry_i_8/O
                         net (fo=1, routed)           0.963    15.629    result0__0_carry_i_8_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.326    15.955 r  result0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.955    result0__0_carry_i_4_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.331 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.331    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.646 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, routed)           0.795    17.441    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.307    17.748 r  result0__35_carry__0_i_2/O
                         net (fo=1, routed)           0.946    18.694    result0__35_carry__0_i_2_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I2_O)        0.124    18.818 r  result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.818    result0__35_carry__0_i_1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.065 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, routed)           0.611    19.676    result[7]
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.299    19.975 r  operation_result[15]_i_3/O
                         net (fo=1, routed)           0.434    20.410    operation_result[15]_i_3_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.534 r  operation_result[15]_i_1/O
                         net (fo=1, routed)           0.500    21.034    operation_result[15]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.179    88.305    
                         clock uncertainty           -0.035    88.270    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)       -0.045    88.225    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.225    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                 67.191    

Slack (MET) :             67.550ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.332ns  (logic 4.474ns (29.181%)  route 10.858ns (70.819%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.605     5.148    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.030 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.121     8.151    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.275 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.275    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     8.492 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.492    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X48Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     8.586 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.428    10.014    processor/dmem_dout[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.342    10.356 r  memory_file_i_21/O
                         net (fo=3, routed)           0.602    10.958    memory_file_i_21_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.332    11.290 r  data_op_addr[0]_i_3/O
                         net (fo=2, routed)           0.315    11.605    data_op_addr[0]_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.729 r  data_op_addr[0]_i_2/O
                         net (fo=24, routed)          1.480    13.209    processor/op2_din_EX[0]
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.333 r  result0_carry_i_16/O
                         net (fo=16, routed)          1.181    14.515    B[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.152    14.667 r  result0__0_carry_i_8/O
                         net (fo=1, routed)           0.963    15.629    result0__0_carry_i_8_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.326    15.955 r  result0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.955    result0__0_carry_i_4_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.331 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.331    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.550 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[0]
                         net (fo=2, routed)           0.804    17.354    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_7
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.708    18.062 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[2]
                         net (fo=1, routed)           0.665    18.727    result[5]
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.302    19.029 r  operation_result[13]_i_3/O
                         net (fo=1, routed)           0.963    19.992    operation_result[13]_i_3_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.152    20.144 r  operation_result[13]_i_1/O
                         net (fo=1, routed)           0.336    20.480    operation_result[13]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[13]/C
                         clock pessimism              0.179    88.305    
                         clock uncertainty           -0.035    88.270    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.240    88.030    processor/stage_EX/operation_result_reg[13]
  -------------------------------------------------------------------
                         required time                         88.030    
                         arrival time                         -20.480    
  -------------------------------------------------------------------
                         slack                                 67.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 UART/receiver/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.549     1.453    clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  UART/receiver/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  UART/receiver/data7_flop/Q
                         net (fo=3, routed)           0.113     1.707    UART/receiver/data[7]
    SLICE_X38Y72         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.816     1.966    clk_IBUF_BUFG
    SLICE_X38Y72         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.498     1.468    
    SLICE_X38Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.651    UART/receiver/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.556     1.460    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.241     1.841    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X30Y66         RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     1.972    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X30Y66         RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X30Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.783    processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_op_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.464    clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  processor/stage_EX/data_op_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  processor/stage_EX/data_op_addr_reg[9]/Q
                         net (fo=16, routed)          0.172     1.776    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.871     2.020    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.704    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y26  processor/programcounter/prog_ctr_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y8   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y8   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y12  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y12  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y6   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.289ns  (logic 4.271ns (41.508%)  route 6.019ns (58.492%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.089    clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  processor/stage_EX/EX_reg_reg[3]/Q
                         net (fo=16, routed)          1.549     7.155    processor/EX_reg[3]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.124     7.279 f  data_width_loop[0].storage_srl_i_3/O
                         net (fo=5, routed)           0.774     8.054    data_width_loop[0].storage_srl_i_3_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.178 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          3.695    11.873    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.378 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.378    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 3.948ns (49.970%)  route 3.953ns (50.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.539     5.083    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART/receiver/data_present_flop/Q
                         net (fo=6, routed)           3.953     9.491    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.984 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.984    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 3.981ns (53.044%)  route 3.524ns (46.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.539     5.083    clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.524     9.062    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.587 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.587    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.367ns (53.837%)  route 1.172ns (46.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.551     1.455    clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.172     2.768    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.993 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.993    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.334ns (49.091%)  route 1.384ns (50.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.551     1.455    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  UART/receiver/data_present_flop/Q
                         net (fo=6, routed)           1.384     2.980    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.173 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.173    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/IO_port_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.392ns (46.062%)  route 1.630ns (53.938%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.461    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  processor/stage_EX/IO_port_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  processor/stage_EX/IO_port_ID_reg[0]/Q
                         net (fo=6, routed)           0.301     1.902    processor/stage_EX/IO_port_ID_reg_n_0_[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.947 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          1.329     3.277    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.483 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.483    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.074ns  (logic 2.316ns (22.990%)  route 7.758ns (77.010%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.660     9.950    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.074 r  op2_dout_IFID[9]_i_1/O
                         net (fo=1, routed)           0.000    10.074    op2_dout_IFID[9]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.434     4.798    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.949ns  (logic 2.316ns (23.279%)  route 7.633ns (76.721%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.535     9.825    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.949 r  op2_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     9.949    op2_dout_IFID[12]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.433     4.797    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.906ns  (logic 2.316ns (23.379%)  route 7.590ns (76.621%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.492     9.782    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.906 r  op2_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     9.906    op2_dout_IFID[8]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.434     4.798    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.901ns  (logic 2.316ns (23.391%)  route 7.585ns (76.609%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.487     9.777    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.901 r  op2_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     9.901    op2_dout_IFID[10]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.434     4.798    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.858ns  (logic 2.316ns (23.493%)  route 7.542ns (76.507%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.444     9.734    processor/fwd/bypass_op2_dcd_stage
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.858 r  op2_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     9.858    op2_dout_IFID[7]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432     4.796    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.786ns  (logic 2.316ns (23.667%)  route 7.470ns (76.333%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.372     9.662    processor/fwd/bypass_op2_dcd_stage
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.786 r  op2_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     9.786    op2_dout_IFID[14]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.433     4.797    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.738ns  (logic 2.316ns (23.783%)  route 7.422ns (76.217%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.324     9.614    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  op2_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000     9.738    op2_dout_IFID[15]_i_1_n_0
    SLICE_X41Y63         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432     4.796    clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 2.316ns (23.906%)  route 7.372ns (76.094%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.274     9.564    processor/fwd/bypass_op2_dcd_stage
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.688 r  op2_dout_IFID[11]_i_1/O
                         net (fo=1, routed)           0.000     9.688    op2_dout_IFID[11]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.434     4.798    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 2.316ns (24.218%)  route 7.247ns (75.782%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.149     9.439    processor/fwd/bypass_op2_dcd_stage
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.563 r  op2_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     9.563    op2_dout_IFID[6]_i_1_n_0
    SLICE_X37Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432     4.796    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.516ns  (logic 2.316ns (24.338%)  route 7.200ns (75.662%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         4.035     5.498    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.622 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.820     6.442    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.596 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, routed)          1.084     7.680    reg_file_reg_r2_0_7_0_5_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.327     8.007 f  op2_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.159     8.166    op2_dout_IFID[15]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.102     9.392    processor/fwd/bypass_op2_dcd_stage
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     9.516 r  op2_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000     9.516    op2_dout_IFID[13]_i_1_n_0
    SLICE_X41Y63         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432     4.796    clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.231ns (13.760%)  route 1.448ns (86.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.448     1.679    btn_IBUF[0]
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.828     1.978    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.231ns (13.760%)  route 1.448ns (86.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.448     1.679    btn_IBUF[0]
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.828     1.978    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C

Slack:                    inf
  Source:                 UART_RX_in
                            (input port)
  Destination:            UART/receiver/sample_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.278ns (16.067%)  route 1.453ns (83.933%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  UART_RX_in (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  UART_RX_in_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.687    UART/receiver/sample_lut/I0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.044     1.731 r  UART/receiver/sample_lut/LUT5/O
                         net (fo=1, routed)           0.000     1.731    UART/receiver/sample_value
    SLICE_X38Y73         FDRE                                         r  UART/receiver/sample_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.814     1.964    clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  UART/receiver/sample_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.231ns (13.164%)  route 1.524ns (86.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.524     1.755    btn_IBUF[0]
    SLICE_X33Y65         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.823     1.973    clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[25]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.231ns (13.164%)  route 1.524ns (86.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.524     1.755    btn_IBUF[0]
    SLICE_X33Y65         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.823     1.973    clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[27]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.231ns (12.957%)  route 1.552ns (87.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.552     1.783    btn_IBUF[0]
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.824     1.974    clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[16]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.231ns (12.957%)  route 1.552ns (87.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.552     1.783    btn_IBUF[0]
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.824     1.974    clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[28]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.231ns (12.957%)  route 1.552ns (87.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.552     1.783    btn_IBUF[0]
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.824     1.974    clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[29]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.231ns (12.957%)  route 1.552ns (87.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.552     1.783    btn_IBUF[0]
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.824     1.974    clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[30]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/res_addr_out_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.276ns (15.461%)  route 1.509ns (84.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=123, routed)         1.509     1.740    btn_IBUF[0]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  processor/stage_IFID/res_addr_out_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    processor/stage_IFID/res_addr_out_IFID[0]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  processor/stage_IFID/res_addr_out_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.824     1.974    clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  processor/stage_IFID/res_addr_out_IFID_reg[0]/C





