<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="carry_save.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_save.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_save.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_save.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_save.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_save.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_save.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_save.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_save_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_save_logic_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save_logic_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_save_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_save_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="carry_save_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="carry_save_timing.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_save_timing.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_save_timing.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_save_timing.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_save_timing.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_save_timing.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_save_timing.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_save_timing.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_save_timing.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_save_timing_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_save_timing_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_save_timing_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_save_timing_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_save_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_tre_operandi_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rca_tre_operandi_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rca_tre_operandi_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_tre_operandi_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rca_tre_operandi_timing.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rca_tre_operandi_timing.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rca_tre_operandi_timing.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rca_tre_operandi_timing.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_tre_operandi_timing.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rca_tre_operandi_timing.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rca_tre_operandi_timing.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rca_tre_operandi_timing.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rca_tre_operandi_timing_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rca_tre_operandi_timing_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rca_tre_operandi_timing_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1550334817" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1550334817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413594" xil_pn:in_ck="-6971161037480801539" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1550413594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="carry_save.vhd"/>
      <outfile xil_pn:name="carry_save_testbench.vhd"/>
      <outfile xil_pn:name="carry_save_timing.vhd"/>
      <outfile xil_pn:name="d_edge_in.vhd"/>
      <outfile xil_pn:name="d_edge_out.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550413596" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8220426268184405936" xil_pn:start_ts="1550413596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413596" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7462926743615338958" xil_pn:start_ts="1550413596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413596" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4250764047155856395" xil_pn:start_ts="1550413596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413596" xil_pn:in_ck="-6971161037480801539" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1550413596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="carry_save.vhd"/>
      <outfile xil_pn:name="carry_save_testbench.vhd"/>
      <outfile xil_pn:name="carry_save_timing.vhd"/>
      <outfile xil_pn:name="d_edge_in.vhd"/>
      <outfile xil_pn:name="d_edge_out.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550413598" xil_pn:in_ck="-6971161037480801539" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7232899175008512314" xil_pn:start_ts="1550413596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rca_tre_operandi_testbench_beh.prj"/>
      <outfile xil_pn:name="rca_tre_operandi_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1550413598" xil_pn:in_ck="-8930415181364852378" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4360451705333402487" xil_pn:start_ts="1550413598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rca_tre_operandi_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1550334669" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1550334669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413780" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-385580058733192509" xil_pn:start_ts="1550413780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413780" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4250764047155856395" xil_pn:start_ts="1550413780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550334669" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1550334669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413780" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4794699262620585755" xil_pn:start_ts="1550413780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550334669" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1550334669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550413780" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5055163021055557269" xil_pn:start_ts="1550413780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550414911" xil_pn:in_ck="-5841053547182180321" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5438031071618137816" xil_pn:start_ts="1550414902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="carry_save.ngr"/>
      <outfile xil_pn:name="carry_save_timing.ngr"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.lso"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.ngc"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.ngr"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.prj"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.stx"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.syr"/>
      <outfile xil_pn:name="rca_tre_operandi_timing.xst"/>
      <outfile xil_pn:name="rca_tre_operandi_timing_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1550338340" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8770616247039743634" xil_pn:start_ts="1550338340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1550338346" xil_pn:in_ck="3582994017611297521" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6180145632497088026" xil_pn:start_ts="1550338340">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
