#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Dec  7 12:01:17 2018
# Process ID: 13808
# Current directory: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15856 W:\win\ELEC3500\lab\lab_9\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
INFO: [Project 1-313] Project file moved from 'E:/Documents/xilinx/fpga_alarm_clock/alarm_clock' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom', nor could it be found using path 'E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.785 ; gain = 136.680
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {284304} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../new/matches_loop_8b_16k.coe'
generate_target {instantiation_template} [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.441 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Fri Dec  7 12:08:44 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/blk_mem_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.441 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'blk_mem_gen_0'... please wait for 'blk_mem_gen_0_synth_1' run to finish...
wait_on_run blk_mem_gen_0_synth_1
[Fri Dec  7 12:08:44 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:08:50 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:08:55 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:09:00 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:09:11 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:09:22 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:09:32 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:09:43 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:10:04 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:10:26 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:10:47 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Dec  7 12:11:08 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Dec  7 12:11:25 2018] Interrupt received

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 447.199 ; gain = 100.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 284304 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 284304 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 284304 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 284304 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 69 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.319858 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:02:41 . Memory (MB): peak = 1251.441 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.457 ; gain = 0.000
remove_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.457 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_matches -dir w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_matches} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {284304} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {7F} CONFIG.Port_A_Write_Rate {0}] [get_ips bram_matches]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_matches' to 'bram_matches' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../new/matches_loop_8b_16k.coe'
generate_target {instantiation_template} [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_matches'...
update_compile_order -fileset sources_1
generate_target all [get_files  w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_matches'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_matches'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_matches'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_matches'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1271.676 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all bram_matches] }
export_ip_user_files -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci]
launch_runs -jobs 8 bram_matches_synth_1
[Fri Dec  7 12:20:24 2018] Launched bram_matches_synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1271.676 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'bram_matches'... please wait for 'bram_matches_synth_1' run to finish...
wait_on_run bram_matches_synth_1
[Fri Dec  7 12:20:24 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:20:30 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:20:37 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:20:43 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:20:53 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:21:04 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:21:15 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:21:26 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:21:48 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:22:09 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:22:30 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:22:52 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:23:36 2018] Waiting for bram_matches_synth_1 to finish...
[Fri Dec  7 12:24:16 2018] Waiting for bram_matches_synth_1 to finish...

*** Running vivado
    with args -log bram_matches.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_matches.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bram_matches.tcl -notrace
Command: synth_design -top bram_matches -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 446.492 ; gain = 100.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/synth/bram_matches.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bram_matches.mif - type: string 
	Parameter C_INIT_FILE bound to: bram_matches.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 7F - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 284304 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 284304 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 284304 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 284304 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 69 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.319858 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/synth/bram_matches.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'bram_matches' (11#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/synth/bram_matches.vhd:68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:02:43 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:50 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:50 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_ooc.xdc] for cell 'U0'
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 998.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:43 ; elapsed = 00:03:13 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:03:13 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:03:14 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:46 ; elapsed = 00:03:24 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 513   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:33 . Memory (MB): peak = 998.469 ; gain = 652.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:41 . Memory (MB): peak = 1004.883 ; gain = 658.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:42 . Memory (MB): peak = 1009.914 ; gain = 663.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:42 . Memory (MB): peak = 1014.441 ; gain = 668.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:43 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT2        |     1|
|2     |LUT3        |     5|
|3     |LUT4        |     6|
|4     |LUT5        |    36|
|5     |LUT6        |   192|
|6     |MUXF7       |    72|
|7     |MUXF8       |    32|
|8     |RAMB18E1    |     1|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     1|
|23    |RAMB36E1_21 |     1|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     1|
|45    |RAMB36E1_41 |     1|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_48 |     1|
|53    |RAMB36E1_49 |     1|
|54    |RAMB36E1_5  |     1|
|55    |RAMB36E1_50 |     1|
|56    |RAMB36E1_51 |     1|
|57    |RAMB36E1_52 |     1|
|58    |RAMB36E1_53 |     1|
|59    |RAMB36E1_54 |     1|
|60    |RAMB36E1_55 |     1|
|61    |RAMB36E1_56 |     1|
|62    |RAMB36E1_57 |     1|
|63    |RAMB36E1_58 |     1|
|64    |RAMB36E1_59 |     1|
|65    |RAMB36E1_6  |     1|
|66    |RAMB36E1_60 |     1|
|67    |RAMB36E1_61 |     1|
|68    |RAMB36E1_62 |     1|
|69    |RAMB36E1_63 |     1|
|70    |RAMB36E1_64 |     1|
|71    |RAMB36E1_65 |     1|
|72    |RAMB36E1_66 |     1|
|73    |RAMB36E1_67 |     1|
|74    |RAMB36E1_68 |     1|
|75    |RAMB36E1_7  |     1|
|76    |RAMB36E1_8  |     1|
|77    |RAMB36E1_9  |     1|
|78    |FDRE        |    16|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |   430|
|2     |  U0                                         |blk_mem_gen_v8_4_1                             |   430|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |   430|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   430|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |   430|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                |   280|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     3|
|8     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     3|
|9     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     2|
|10    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     3|
|12    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     3|
|13    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     2|
|14    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     2|
|15    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     3|
|16    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     3|
|17    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     2|
|18    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     2|
|19    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     2|
|20    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     2|
|21    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     2|
|22    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     2|
|23    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     2|
|24    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     2|
|25    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     2|
|26    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     2|
|27    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     2|
|28    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     2|
|29    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     2|
|30    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     2|
|31    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     2|
|32    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     2|
|33    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     2|
|34    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     2|
|35    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     2|
|36    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     2|
|37    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     2|
|38    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     2|
|39    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23        |     2|
|40    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23 |     2|
|41    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24        |     2|
|42    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24 |     2|
|43    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25        |     2|
|44    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25 |     2|
|45    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26        |     2|
|46    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26 |     2|
|47    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27        |     2|
|48    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27 |     2|
|49    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28        |     2|
|50    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28 |     2|
|51    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     2|
|52    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     2|
|53    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29        |     2|
|54    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29 |     2|
|55    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30        |     2|
|56    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30 |     2|
|57    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31        |     3|
|58    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31 |     3|
|59    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32        |     2|
|60    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32 |     2|
|61    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33        |     2|
|62    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33 |     2|
|63    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34        |     2|
|64    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34 |     2|
|65    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35        |     2|
|66    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35 |     2|
|67    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36        |     2|
|68    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36 |     2|
|69    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37        |     2|
|70    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37 |     2|
|71    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38        |     2|
|72    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38 |     2|
|73    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     3|
|74    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     3|
|75    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39        |     3|
|76    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39 |     3|
|77    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40        |     2|
|78    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40 |     2|
|79    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41        |     2|
|80    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41 |     2|
|81    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42        |     2|
|82    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42 |     2|
|83    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43        |     2|
|84    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43 |     2|
|85    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44        |     2|
|86    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44 |     2|
|87    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45        |     2|
|88    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45 |     2|
|89    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46        |     2|
|90    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46 |     2|
|91    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47        |     2|
|92    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47 |     2|
|93    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48        |     2|
|94    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48 |     2|
|95    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     2|
|96    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|97    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49        |     2|
|98    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49 |     2|
|99    |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50        |     2|
|100   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50 |     2|
|101   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51        |     2|
|102   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51 |     2|
|103   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52        |     2|
|104   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52 |     2|
|105   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53        |     2|
|106   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53 |     2|
|107   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54        |     2|
|108   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54 |     2|
|109   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55        |     2|
|110   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55 |     2|
|111   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56        |     2|
|112   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56 |     2|
|113   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57        |     2|
|114   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57 |     2|
|115   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58        |     2|
|116   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58 |     2|
|117   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     2|
|118   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     2|
|119   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59        |     2|
|120   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59 |     2|
|121   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60        |     2|
|122   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60 |     2|
|123   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61        |     2|
|124   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61 |     2|
|125   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62        |     2|
|126   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62 |     2|
|127   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63        |     2|
|128   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63 |     2|
|129   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64        |     2|
|130   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64 |     2|
|131   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65        |     2|
|132   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65 |     2|
|133   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66        |     3|
|134   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66 |     3|
|135   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67        |     2|
|136   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67 |     2|
|137   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68        |     3|
|138   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68 |     3|
|139   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     2|
|140   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     2|
|141   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     2|
|142   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     2|
|143   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     3|
|144   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     3|
|145   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     3|
|146   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     3|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:44 . Memory (MB): peak = 1014.816 ; gain = 668.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:03:30 . Memory (MB): peak = 1014.820 ; gain = 668.461
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:44 . Memory (MB): peak = 1014.824 ; gain = 668.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:50 . Memory (MB): peak = 1038.785 ; gain = 703.898
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/bram_matches.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.785 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci
INFO: [Coretcl 2-1174] Renamed 145 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_matches_synth_1/bram_matches.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bram_matches_utilization_synth.rpt -pb bram_matches_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1038.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 12:24:44 2018...
[Fri Dec  7 12:24:48 2018] bram_matches_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:10 ; elapsed = 00:04:23 . Memory (MB): peak = 1271.676 ; gain = 0.000
export_simulation -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.xci] -directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top audio_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=125...
Compiling module xil_defaultlib.count_to(COUNT_W=32,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio_default
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/audio_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 55.383 ; gain = 1.367
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  7 12:40:29 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/timer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /tob_tb/clk was not found in the design.
WARNING: Simulation object /tob_tb/rst was not found in the design.
WARNING: Simulation object /tob_tb/en was not found in the design.
WARNING: Simulation object /tob_tb/btn_h was not found in the design.
WARNING: Simulation object /tob_tb/btn_m was not found in the design.
WARNING: Simulation object /tob_tb/set_time was not found in the design.
WARNING: Simulation object /tob_tb/set_alarm was not found in the design.
WARNING: Simulation object /tob_tb/seg was not found in the design.
WARNING: Simulation object /tob_tb/DUV/clk_5MHz was not found in the design.
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/timer_tb_behav.wcfg
WARNING: Simulation object /timer_tb/clk was not found in the design.
WARNING: Simulation object /timer_tb/rst was not found in the design.
WARNING: Simulation object /timer_tb/en was not found in the design.
WARNING: Simulation object /timer_tb/ld was not found in the design.
WARNING: Simulation object /timer_tb/btn_s was not found in the design.
WARNING: Simulation object /timer_tb/btn_m was not found in the design.
WARNING: Simulation object /timer_tb/d[27] was not found in the design.
WARNING: Simulation object /timer_tb/d[26] was not found in the design.
WARNING: Simulation object /timer_tb/d[25] was not found in the design.
WARNING: Simulation object /timer_tb/d[24] was not found in the design.
WARNING: Simulation object /timer_tb/d[23] was not found in the design.
WARNING: Simulation object /timer_tb/d[22] was not found in the design.
WARNING: Simulation object /timer_tb/d[21] was not found in the design.
WARNING: Simulation object /timer_tb/d[20] was not found in the design.
WARNING: Simulation object /timer_tb/d[19] was not found in the design.
WARNING: Simulation object /timer_tb/d[18] was not found in the design.
WARNING: Simulation object /timer_tb/d[17] was not found in the design.
WARNING: Simulation object /timer_tb/d[16] was not found in the design.
WARNING: Simulation object /timer_tb/d[15] was not found in the design.
WARNING: Simulation object /timer_tb/d[14] was not found in the design.
WARNING: Simulation object /timer_tb/d[13] was not found in the design.
WARNING: Simulation object /timer_tb/d[12] was not found in the design.
WARNING: Simulation object /timer_tb/d[11] was not found in the design.
WARNING: Simulation object /timer_tb/d[10] was not found in the design.
WARNING: Simulation object /timer_tb/d[9] was not found in the design.
WARNING: Simulation object /timer_tb/d[8] was not found in the design.
WARNING: Simulation object /timer_tb/d[7] was not found in the design.
WARNING: Simulation object /timer_tb/d[6] was not found in the design.
WARNING: Simulation object /timer_tb/d[5] was not found in the design.
WARNING: Simulation object /timer_tb/d[4] was not found in the design.
WARNING: Simulation object /timer_tb/d[3] was not found in the design.
WARNING: Simulation object /timer_tb/d[2] was not found in the design.
WARNING: Simulation object /timer_tb/d[1] was not found in the design.
WARNING: Simulation object /timer_tb/d[0] was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/clk was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/rst was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/dec was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/ld was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/ld_m was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/m was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/empty was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/COUNT_W was not found in the design.
WARNING: Simulation object /timer_tb/DUV/dec_msec_0/MAX_VAL was not found in the design.
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file music_8b_amp.rom
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1278.566 ; gain = 6.891
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1278.566 ; gain = 6.891
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.824 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
ERROR: [VRFC 10-46] tb is already declared [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:48]
ERROR: [VRFC 10-2787] module read_audio ignored due to previous errors [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1279.824 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1279.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1279.824 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_generic...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_top
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.bram_matches
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=625...
Compiling module xil_defaultlib.count_to(COUNT_W=19,COUNT_TO=284...
Compiling module xil_defaultlib.read_audio(DATA_SET=2)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:42 . Memory (MB): peak = 1279.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '102' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 1279.824 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Too many words specified in data file music_8b_amp.rom
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:02:31 . Memory (MB): peak = 1279.824 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1283.820 ; gain = 1.773
run all
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1287.809 ; gain = 3.172
current_wave_config {audio_tb.wcfg}
audio_tb.wcfg
add_wave {{/audio_tb/ra/en}} {{/audio_tb/ra/en_inc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file music_8b_amp.rom
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1288.684 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_generic...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_top
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.bram_matches
Compiling module xil_defaultlib.count_to(COUNT_W=13,COUNT_TO=625...
Compiling module xil_defaultlib.count_to(COUNT_W=19,COUNT_TO=284...
Compiling module xil_defaultlib.read_audio(DATA_SET=2)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:44 . Memory (MB): peak = 1288.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '104' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:50 . Memory (MB): peak = 1288.684 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Too many words specified in data file music_8b_amp.rom
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:02:31 . Memory (MB): peak = 1288.684 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1289.250 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  7 13:14:27 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.191 ; gain = 2.941
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.191 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 13:15:21 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 13:15:21 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.707 ; gain = 0.516
open_run impl_1
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1961.984 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1961.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2031.496 ; gain = 737.234
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AEA7A
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_hey -dir w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_hey} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {552960} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {7F} CONFIG.Port_A_Write_Rate {0}] [get_ips bram_hey]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_hey' to 'bram_hey' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hey_short_8b_8k.coe' provided. It will be converted relative to IP Instance files '../../new/hey_short_8b_8k.coe'
generate_target {instantiation_template} [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_hey'...
generate_target all [get_files  w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_hey'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_hey'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_hey'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_hey'...
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2872.664 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all bram_hey] }
export_ip_user_files -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci]
launch_runs -jobs 8 bram_hey_synth_1
[Fri Dec  7 13:46:13 2018] Launched bram_hey_synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.664 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'bram_hey'... please wait for 'bram_hey_synth_1' run to finish...
wait_on_run bram_hey_synth_1
[Fri Dec  7 13:46:13 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:46:20 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:46:26 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:46:31 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:46:42 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:46:53 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:47:04 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:47:15 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:47:36 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:47:58 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:48:20 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:48:42 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:49:25 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:50:10 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:50:53 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:51:33 2018] Waiting for bram_hey_synth_1 to finish...
[Fri Dec  7 13:52:54 2018] Waiting for bram_hey_synth_1 to finish...

*** Running vivado
    with args -log bram_hey.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_hey.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bram_hey.tcl -notrace
Command: synth_design -top bram_hey -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 447.359 ; gain = 100.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_hey' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/synth/bram_hey.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bram_hey.mif - type: string 
	Parameter C_INIT_FILE bound to: bram_hey.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 7F - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 552960 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 552960 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 20 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 552960 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 552960 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 20 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 135 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.326399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/synth/bram_hey.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'bram_hey' (11#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/synth/bram_hey.vhd:68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:04:48 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:34 ; elapsed = 00:04:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:34 ; elapsed = 00:04:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey_ooc.xdc] for cell 'U0'
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1300.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:46 ; elapsed = 00:05:22 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:46 ; elapsed = 00:05:22 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:46 ; elapsed = 00:05:23 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:51 ; elapsed = 00:05:36 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 513   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[19]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[18]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[17]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[16]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[15]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[14]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[13]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[12]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[11]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[10]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[9]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[8]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[7]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:54 ; elapsed = 00:05:46 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:02 ; elapsed = 00:05:54 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:02 ; elapsed = 00:05:55 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:02 ; elapsed = 00:05:55 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:03 ; elapsed = 00:05:56 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:03 ; elapsed = 00:05:56 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:04 ; elapsed = 00:05:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:04 ; elapsed = 00:05:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:04 ; elapsed = 00:05:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:04 ; elapsed = 00:05:57 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LUT4         |     4|
|2     |LUT5         |   152|
|3     |LUT6         |   295|
|4     |MUXF7        |   128|
|5     |MUXF8        |    64|
|6     |RAMB36E1     |     1|
|7     |RAMB36E1_1   |     1|
|8     |RAMB36E1_10  |     1|
|9     |RAMB36E1_100 |     1|
|10    |RAMB36E1_101 |     1|
|11    |RAMB36E1_102 |     1|
|12    |RAMB36E1_103 |     1|
|13    |RAMB36E1_104 |     1|
|14    |RAMB36E1_105 |     1|
|15    |RAMB36E1_106 |     1|
|16    |RAMB36E1_107 |     1|
|17    |RAMB36E1_108 |     1|
|18    |RAMB36E1_109 |     1|
|19    |RAMB36E1_11  |     1|
|20    |RAMB36E1_110 |     1|
|21    |RAMB36E1_111 |     1|
|22    |RAMB36E1_112 |     1|
|23    |RAMB36E1_113 |     1|
|24    |RAMB36E1_114 |     1|
|25    |RAMB36E1_115 |     1|
|26    |RAMB36E1_116 |     1|
|27    |RAMB36E1_117 |     1|
|28    |RAMB36E1_118 |     1|
|29    |RAMB36E1_119 |     1|
|30    |RAMB36E1_12  |     1|
|31    |RAMB36E1_120 |     1|
|32    |RAMB36E1_121 |     1|
|33    |RAMB36E1_122 |     1|
|34    |RAMB36E1_123 |     1|
|35    |RAMB36E1_124 |     1|
|36    |RAMB36E1_125 |     1|
|37    |RAMB36E1_126 |     1|
|38    |RAMB36E1_127 |     1|
|39    |RAMB36E1_128 |     1|
|40    |RAMB36E1_129 |     1|
|41    |RAMB36E1_13  |     1|
|42    |RAMB36E1_130 |     1|
|43    |RAMB36E1_131 |     1|
|44    |RAMB36E1_132 |     1|
|45    |RAMB36E1_133 |     1|
|46    |RAMB36E1_134 |     1|
|47    |RAMB36E1_14  |     1|
|48    |RAMB36E1_15  |     1|
|49    |RAMB36E1_16  |     1|
|50    |RAMB36E1_17  |     1|
|51    |RAMB36E1_18  |     1|
|52    |RAMB36E1_19  |     1|
|53    |RAMB36E1_2   |     1|
|54    |RAMB36E1_20  |     1|
|55    |RAMB36E1_21  |     1|
|56    |RAMB36E1_22  |     1|
|57    |RAMB36E1_23  |     1|
|58    |RAMB36E1_24  |     1|
|59    |RAMB36E1_25  |     1|
|60    |RAMB36E1_26  |     1|
|61    |RAMB36E1_27  |     1|
|62    |RAMB36E1_28  |     1|
|63    |RAMB36E1_29  |     1|
|64    |RAMB36E1_3   |     1|
|65    |RAMB36E1_30  |     1|
|66    |RAMB36E1_31  |     1|
|67    |RAMB36E1_32  |     1|
|68    |RAMB36E1_33  |     1|
|69    |RAMB36E1_34  |     1|
|70    |RAMB36E1_35  |     1|
|71    |RAMB36E1_36  |     1|
|72    |RAMB36E1_37  |     1|
|73    |RAMB36E1_38  |     1|
|74    |RAMB36E1_39  |     1|
|75    |RAMB36E1_4   |     1|
|76    |RAMB36E1_40  |     1|
|77    |RAMB36E1_41  |     1|
|78    |RAMB36E1_42  |     1|
|79    |RAMB36E1_43  |     1|
|80    |RAMB36E1_44  |     1|
|81    |RAMB36E1_45  |     1|
|82    |RAMB36E1_46  |     1|
|83    |RAMB36E1_47  |     1|
|84    |RAMB36E1_48  |     1|
|85    |RAMB36E1_49  |     1|
|86    |RAMB36E1_5   |     1|
|87    |RAMB36E1_50  |     1|
|88    |RAMB36E1_51  |     1|
|89    |RAMB36E1_52  |     1|
|90    |RAMB36E1_53  |     1|
|91    |RAMB36E1_54  |     1|
|92    |RAMB36E1_55  |     1|
|93    |RAMB36E1_56  |     1|
|94    |RAMB36E1_57  |     1|
|95    |RAMB36E1_58  |     1|
|96    |RAMB36E1_59  |     1|
|97    |RAMB36E1_6   |     1|
|98    |RAMB36E1_60  |     1|
|99    |RAMB36E1_61  |     1|
|100   |RAMB36E1_62  |     1|
|101   |RAMB36E1_63  |     1|
|102   |RAMB36E1_64  |     1|
|103   |RAMB36E1_65  |     1|
|104   |RAMB36E1_66  |     1|
|105   |RAMB36E1_67  |     1|
|106   |RAMB36E1_68  |     1|
|107   |RAMB36E1_69  |     1|
|108   |RAMB36E1_7   |     1|
|109   |RAMB36E1_70  |     1|
|110   |RAMB36E1_71  |     1|
|111   |RAMB36E1_72  |     1|
|112   |RAMB36E1_73  |     1|
|113   |RAMB36E1_74  |     1|
|114   |RAMB36E1_75  |     1|
|115   |RAMB36E1_76  |     1|
|116   |RAMB36E1_77  |     1|
|117   |RAMB36E1_78  |     1|
|118   |RAMB36E1_79  |     1|
|119   |RAMB36E1_8   |     1|
|120   |RAMB36E1_80  |     1|
|121   |RAMB36E1_81  |     1|
|122   |RAMB36E1_82  |     1|
|123   |RAMB36E1_83  |     1|
|124   |RAMB36E1_84  |     1|
|125   |RAMB36E1_85  |     1|
|126   |RAMB36E1_86  |     1|
|127   |RAMB36E1_87  |     1|
|128   |RAMB36E1_88  |     1|
|129   |RAMB36E1_89  |     1|
|130   |RAMB36E1_9   |     1|
|131   |RAMB36E1_90  |     1|
|132   |RAMB36E1_91  |     1|
|133   |RAMB36E1_92  |     1|
|134   |RAMB36E1_93  |     1|
|135   |RAMB36E1_94  |     1|
|136   |RAMB36E1_95  |     1|
|137   |RAMB36E1_96  |     1|
|138   |RAMB36E1_97  |     1|
|139   |RAMB36E1_98  |     1|
|140   |RAMB36E1_99  |     1|
|141   |FDRE         |    18|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |   796|
|2     |  U0                                         |blk_mem_gen_v8_4_1                              |   796|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                        |   796|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                 |   796|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                        |   796|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                 |   514|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                          |     2|
|8     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                   |     2|
|9     |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99         |     2|
|10    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized99  |     2|
|11    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100        |     2|
|12    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized100 |     2|
|13    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101        |     2|
|14    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized101 |     2|
|15    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102        |     2|
|16    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized102 |     2|
|17    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103        |     2|
|18    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized103 |     2|
|19    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104        |     2|
|20    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized104 |     2|
|21    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105        |     2|
|22    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized105 |     2|
|23    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106        |     2|
|24    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized106 |     2|
|25    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107        |     2|
|26    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized107 |     2|
|27    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108        |     2|
|28    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized108 |     2|
|29    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9          |     2|
|30    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9   |     2|
|31    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109        |     2|
|32    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized109 |     2|
|33    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110        |     2|
|34    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized110 |     2|
|35    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111        |     2|
|36    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized111 |     2|
|37    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112        |     2|
|38    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized112 |     2|
|39    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113        |     2|
|40    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized113 |     2|
|41    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114        |     2|
|42    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized114 |     2|
|43    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115        |     2|
|44    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized115 |     2|
|45    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116        |     2|
|46    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized116 |     2|
|47    |          \ramloop[118].ram.r                |blk_mem_gen_prim_width__parameterized117        |     2|
|48    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized117 |     2|
|49    |          \ramloop[119].ram.r                |blk_mem_gen_prim_width__parameterized118        |     2|
|50    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized118 |     2|
|51    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10         |     2|
|52    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10  |     2|
|53    |          \ramloop[120].ram.r                |blk_mem_gen_prim_width__parameterized119        |     3|
|54    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized119 |     3|
|55    |          \ramloop[121].ram.r                |blk_mem_gen_prim_width__parameterized120        |     3|
|56    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized120 |     3|
|57    |          \ramloop[122].ram.r                |blk_mem_gen_prim_width__parameterized121        |     2|
|58    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized121 |     2|
|59    |          \ramloop[123].ram.r                |blk_mem_gen_prim_width__parameterized122        |     2|
|60    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized122 |     2|
|61    |          \ramloop[124].ram.r                |blk_mem_gen_prim_width__parameterized123        |     2|
|62    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized123 |     2|
|63    |          \ramloop[125].ram.r                |blk_mem_gen_prim_width__parameterized124        |     2|
|64    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized124 |     2|
|65    |          \ramloop[126].ram.r                |blk_mem_gen_prim_width__parameterized125        |     2|
|66    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized125 |     2|
|67    |          \ramloop[127].ram.r                |blk_mem_gen_prim_width__parameterized126        |     2|
|68    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized126 |     2|
|69    |          \ramloop[128].ram.r                |blk_mem_gen_prim_width__parameterized127        |     2|
|70    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized127 |     2|
|71    |          \ramloop[129].ram.r                |blk_mem_gen_prim_width__parameterized128        |     3|
|72    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized128 |     3|
|73    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11         |     2|
|74    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11  |     2|
|75    |          \ramloop[130].ram.r                |blk_mem_gen_prim_width__parameterized129        |     2|
|76    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized129 |     2|
|77    |          \ramloop[131].ram.r                |blk_mem_gen_prim_width__parameterized130        |     3|
|78    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized130 |     3|
|79    |          \ramloop[132].ram.r                |blk_mem_gen_prim_width__parameterized131        |     2|
|80    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized131 |     2|
|81    |          \ramloop[133].ram.r                |blk_mem_gen_prim_width__parameterized132        |     3|
|82    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized132 |     3|
|83    |          \ramloop[134].ram.r                |blk_mem_gen_prim_width__parameterized133        |     3|
|84    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized133 |     3|
|85    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12         |     2|
|86    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12  |     2|
|87    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13         |     2|
|88    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13  |     2|
|89    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14         |     2|
|90    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14  |     2|
|91    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15         |     2|
|92    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15  |     2|
|93    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16         |     2|
|94    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16  |     2|
|95    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17         |     2|
|96    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17  |     2|
|97    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18         |     2|
|98    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18  |     2|
|99    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0          |     2|
|100   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0   |     2|
|101   |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19         |     2|
|102   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19  |     2|
|103   |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20         |     2|
|104   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20  |     2|
|105   |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21         |     2|
|106   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21  |     2|
|107   |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22         |     2|
|108   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22  |     2|
|109   |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23         |     2|
|110   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23  |     2|
|111   |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24         |     2|
|112   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24  |     2|
|113   |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25         |     2|
|114   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25  |     2|
|115   |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26         |     2|
|116   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26  |     2|
|117   |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27         |     3|
|118   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27  |     3|
|119   |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28         |     3|
|120   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28  |     3|
|121   |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1          |     2|
|122   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1   |     2|
|123   |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29         |     2|
|124   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29  |     2|
|125   |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30         |     2|
|126   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30  |     2|
|127   |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31         |     2|
|128   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31  |     2|
|129   |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32         |     2|
|130   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32  |     2|
|131   |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33         |     2|
|132   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33  |     2|
|133   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34         |     2|
|134   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34  |     2|
|135   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35         |     2|
|136   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35  |     2|
|137   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36         |     2|
|138   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36  |     2|
|139   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37         |     2|
|140   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37  |     2|
|141   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38         |     2|
|142   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38  |     2|
|143   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2          |     2|
|144   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2   |     2|
|145   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39         |     2|
|146   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39  |     2|
|147   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40         |     2|
|148   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40  |     2|
|149   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41         |     2|
|150   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41  |     2|
|151   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42         |     2|
|152   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42  |     2|
|153   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43         |     2|
|154   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43  |     2|
|155   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44         |     2|
|156   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44  |     2|
|157   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45         |     2|
|158   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45  |     2|
|159   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46         |     2|
|160   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46  |     2|
|161   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47         |     2|
|162   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47  |     2|
|163   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48         |     2|
|164   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48  |     2|
|165   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3          |     2|
|166   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3   |     2|
|167   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49         |     2|
|168   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49  |     2|
|169   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50         |     2|
|170   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50  |     2|
|171   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51         |     2|
|172   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51  |     2|
|173   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52         |     2|
|174   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52  |     2|
|175   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53         |     2|
|176   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53  |     2|
|177   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54         |     2|
|178   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54  |     2|
|179   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55         |     3|
|180   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55  |     3|
|181   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56         |     3|
|182   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56  |     3|
|183   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57         |     2|
|184   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57  |     2|
|185   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58         |     2|
|186   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58  |     2|
|187   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4          |     2|
|188   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4   |     2|
|189   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59         |     2|
|190   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59  |     2|
|191   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60         |     2|
|192   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60  |     2|
|193   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61         |     2|
|194   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61  |     2|
|195   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62         |     2|
|196   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62  |     2|
|197   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63         |     2|
|198   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63  |     2|
|199   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64         |     2|
|200   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64  |     2|
|201   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65         |     2|
|202   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65  |     2|
|203   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66         |     2|
|204   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66  |     2|
|205   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67         |     2|
|206   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67  |     2|
|207   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68         |     2|
|208   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68  |     2|
|209   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5          |     2|
|210   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5   |     2|
|211   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69         |     2|
|212   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69  |     2|
|213   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70         |     2|
|214   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70  |     2|
|215   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71         |     2|
|216   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71  |     2|
|217   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72         |     2|
|218   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72  |     2|
|219   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73         |     2|
|220   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73  |     2|
|221   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74         |     2|
|222   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74  |     2|
|223   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75         |     2|
|224   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75  |     2|
|225   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76         |     2|
|226   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76  |     2|
|227   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77         |     2|
|228   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77  |     2|
|229   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78         |     2|
|230   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78  |     2|
|231   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6          |     2|
|232   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6   |     2|
|233   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79         |     2|
|234   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79  |     2|
|235   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80         |     2|
|236   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80  |     2|
|237   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81         |     2|
|238   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81  |     2|
|239   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82         |     2|
|240   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82  |     2|
|241   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83         |     2|
|242   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83  |     2|
|243   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84         |     2|
|244   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84  |     2|
|245   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85         |     2|
|246   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85  |     2|
|247   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86         |     2|
|248   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86  |     2|
|249   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87         |     3|
|250   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87  |     3|
|251   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88         |     3|
|252   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88  |     3|
|253   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7          |     2|
|254   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7   |     2|
|255   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89         |     2|
|256   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89  |     2|
|257   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90         |     2|
|258   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90  |     2|
|259   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91         |     2|
|260   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized91  |     2|
|261   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92         |     2|
|262   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized92  |     2|
|263   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93         |     2|
|264   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized93  |     2|
|265   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94         |     2|
|266   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized94  |     2|
|267   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95         |     2|
|268   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized95  |     2|
|269   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96         |     2|
|270   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized96  |     2|
|271   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97         |     2|
|272   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized97  |     2|
|273   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98         |     2|
|274   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized98  |     2|
|275   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8          |     2|
|276   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8   |     2|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:04 ; elapsed = 00:05:58 . Memory (MB): peak = 1300.691 ; gain = 953.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1241 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:05:42 . Memory (MB): peak = 1300.691 ; gain = 953.742
Synthesis Optimization Complete : Time (s): cpu = 00:05:04 ; elapsed = 00:05:58 . Memory (MB): peak = 1300.691 ; gain = 953.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:07 ; elapsed = 00:06:04 . Memory (MB): peak = 1300.691 ; gain = 965.215
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/bram_hey.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.691 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci
INFO: [Coretcl 2-1174] Renamed 275 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_hey_synth_1/bram_hey.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bram_hey_utilization_synth.rpt -pb bram_hey_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1300.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 13:52:54 2018...
[Fri Dec  7 13:53:01 2018] bram_hey_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:15 ; elapsed = 00:06:48 . Memory (MB): peak = 2872.664 ; gain = 0.000
export_simulation -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.xci] -directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_files -from_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v -to_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v' with file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3377.711 ; gain = 100.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 2 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
	Parameter ADDR_W bound to: 19 - type: integer 
	Parameter DCTR_W bound to: 13 - type: integer 
	Parameter NUM_SMP bound to: 284304 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_matches' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:138]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 19 - type: integer 
	Parameter COUNT_TO bound to: 284303 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:145]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:92]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:76]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:206]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3418.055 ; gain = 140.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3418.055 ; gain = 140.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3418.055 ; gain = 140.465
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.dcp' for cell 'from_file.ra/real_data.BRAM.your_instance_name'
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3587.371 ; gain = 309.781
73 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3587.371 ; gain = 309.781
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3587.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 2 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
	Parameter ADDR_W bound to: 19 - type: integer 
	Parameter DCTR_W bound to: 13 - type: integer 
	Parameter NUM_SMP bound to: 284304 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_matches' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:138]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 19 - type: integer 
	Parameter COUNT_TO bound to: 284303 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:145]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
ERROR: [Synth 8-448] named port connection 'tiemr_done' does not exist for instance 'ac' of module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:170]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3590.664 ; gain = 3.293
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3595.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 2 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
	Parameter ADDR_W bound to: 19 - type: integer 
	Parameter DCTR_W bound to: 13 - type: integer 
	Parameter NUM_SMP bound to: 284304 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_matches' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:138]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 19 - type: integer 
	Parameter COUNT_TO bound to: 284303 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:145]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:209]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3596.551 ; gain = 1.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3596.551 ; gain = 1.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3596.551 ; gain = 1.219
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.dcp' for cell 'from_file.ra/real_data.BRAM.your_instance_name'
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.543 ; gain = 102.145
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3693.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 2 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 19 - type: integer 
	Parameter DCTR_W bound to: 13 - type: integer 
	Parameter NUM_SMP bound to: 284304 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_matches' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:140]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 19 - type: integer 
	Parameter COUNT_TO bound to: 284303 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:147]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:209]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3693.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3693.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3693.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.dcp' for cell 'from_file.ra/real_data.BRAM.your_instance_name'
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3704.605 ; gain = 11.063
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:140]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:147]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
WARNING: [Synth 8-350] instance 'dmc' of module 'disp_mux_ctrl' requires 7 connections, but only 5 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:210]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3704.605 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dmc:clk to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-3295] tying undriven pin dmc:rst to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3721.379 ; gain = 16.773
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3721.379 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 14:47:40 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 14:47:41 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3721.379 ; gain = 0.000
reset_run impl_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3721.379 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
ERROR: [Synth 8-439] module 'bram_matches' not found [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:114]
ERROR: [Synth 8-6156] failed synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_matches' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_matches' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_matches_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_matches' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:117]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:149]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:156]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
WARNING: [Synth 8-350] instance 'dmc' of module 'disp_mux_ctrl' requires 7 connections, but only 5 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:210]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dmc:clk to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-3295] tying undriven pin dmc:rst to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3721.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches.dcp' for cell 'from_file.ra/real_data.BRAM.hey_data'
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3730.430 ; gain = 9.051
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
ERROR: [Synth 8-439] module 'bram_hey' not found [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:114]
ERROR: [Synth 8-6156] failed synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3730.430 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_hey' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_hey' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:149]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:156]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
WARNING: [Synth 8-350] instance 'dmc' of module 'disp_mux_ctrl' requires 7 connections, but only 5 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (32) of module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:210]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dmc:clk to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-3295] tying undriven pin dmc:rst to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3730.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.dcp' for cell 'from_file.ra/real_data.BRAM.hey_data'
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3742.406 ; gain = 11.977
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 14:57:04 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 14:57:04 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3742.406 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3742.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_hey' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_hey' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:149]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:156]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
WARNING: [Synth 8-350] instance 'dmc' of module 'disp_mux_ctrl' requires 7 connections, but only 5 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3742.406 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dmc:clk to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-3295] tying undriven pin dmc:rst to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3742.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3742.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.dcp' for cell 'from_file.ra/real_data.BRAM.hey_data'
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3758.777 ; gain = 16.371
show_objects -name find_1dmc [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_hey' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_hey' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:149]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:156]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-3848] Net clk_5Mhz in module/entity top does not have driver. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:176]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.777 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dmc:clk to constant 0 [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3758.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3758.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.dcp' for cell 'from_file.ra/real_data.BRAM.hey_data'
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3773.992 ; gain = 15.215
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 3 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 8000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 552960 - type: integer 
	Parameter CLK_PER_SMP bound to: 12500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_hey' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_hey' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_hey_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 12500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:149]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 552959 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:156]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 9 - type: integer 
	Parameter COUNT_TO bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_2Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 0 - type: integer 
	Parameter DA bound to: 1 - type: integer 
	Parameter DT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3773.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3773.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3773.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_hey/bram_hey.dcp' for cell 'from_file.ra/real_data.BRAM.hey_data'
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 15:21:12 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 15:21:12 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 15:29:38 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 15:29:38 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8AEA7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AEA7A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/alrm_clk_verified_v1_hey.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:01:55 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:01:55 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3773.992 ; gain = 0.000
close [ open W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v w ]
add_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:13:21 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:13:22 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:15:08 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:15:08 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:16:42 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:16:42 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run impl_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:20:13 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:20:13 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3773.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/alrm_clk_verified_v1_hey.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:28:58 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:28:58 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3773.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/alrm_clk_verified_v1_hey.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3165] End of startup status: LOW
INFO: [Common 17-344] 'program_hw_devices' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../../../alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_dreams -dir w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_dreams} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {510560} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {7F} CONFIG.Port_A_Write_Rate {0}] [get_ips bram_dreams]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_dreams' to 'bram_dreams' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dreams_loop_8b_16k.coe' provided. It will be converted relative to IP Instance files '../../new/dreams_loop_8b_16k.coe'
generate_target {instantiation_template} [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_dreams'...
update_compile_order -fileset sources_1
generate_target all [get_files  w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_dreams'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_dreams'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_dreams'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_dreams'...
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3773.992 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all bram_dreams] }
export_ip_user_files -of_objects [get_files w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.xci]
launch_runs -jobs 8 bram_dreams_synth_1
[Fri Dec  7 16:43:54 2018] Launched bram_dreams_synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/bram_dreams_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3773.992 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'bram_dreams'... please wait for 'bram_dreams_synth_1' run to finish...
wait_on_run bram_dreams_synth_1
[Fri Dec  7 16:43:54 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:01 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:07 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:13 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:24 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:34 2018] Waiting for bram_dreams_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Dec  7 16:44:45 2018] Waiting for bram_dreams_synth_1 to finish...
[Fri Dec  7 16:44:45 2018] Interrupt received

*** Running vivado
    with args -log bram_dreams.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_dreams.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bram_dreams.tcl -notrace
Command: synth_design -top bram_dreams -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 446.645 ; gain = 100.293
---------------------------------------------------------------------------------
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 3773.992 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  7 16:50:02 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3773.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 16:56:52 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 16:56:53 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.992 ; gain = 0.000
close [ open W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v w ]
add_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3773.992 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 17:13:24 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 17:13:24 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3773.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:272]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
ERROR: [Synth 8-403] loop limit (65536) exceeded [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:81]
ERROR: [Synth 8-6156] failed synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:02:04 . Memory (MB): peak = 11934.289 ; gain = 8160.297
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:05 . Memory (MB): peak = 11934.289 ; gain = 8160.297
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:272]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
ERROR: [Synth 8-403] loop limit (65536) exceeded [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:101]
ERROR: [Synth 8-6156] failed synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 11934.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:273]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
WARNING: [Synth 8-3848] Net alarm_en in module/entity top does not have driver. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port alarm_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.dcp' for cell 'from_file.ra/real_data.DREAMS.dreams_data'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 11934.289 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:273]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
ERROR: [Synth 8-439] module 'led_driver' not found [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:220]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:273]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
ERROR: [Synth 8-403] loop limit (65536) exceeded [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:101]
ERROR: [Synth 8-6156] failed synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 11934.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:273]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'd_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:45]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter COUNT_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'm' does not match port width (4) of module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:57]
WARNING: [Synth 8-350] instance 'smp_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:53]
WARNING: [Synth 8-5788] Register audio_samples_reg[7] in module led_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'led_out' does not match port width (8) of module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:224]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized9' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized9' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
WARNING: [Synth 8-3848] Net alarm_en in module/entity top does not have driver. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port alarm_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.dcp' for cell 'from_file.ra/real_data.DREAMS.dreams_data'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 11934.289 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/alrm_clk_verified_v2_dreams.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:271]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:106]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:172]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'd_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:45]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter COUNT_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'm' does not match port width (4) of module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:57]
WARNING: [Synth 8-350] instance 'smp_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:53]
WARNING: [Synth 8-5788] Register audio_samples_reg[7] in module led_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'led_out' does not match port width (8) of module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:222]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized9' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized9' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.dcp' for cell 'from_file.ra/real_data.DREAMS.dreams_data'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[7]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[6]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[5]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[4]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[3]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[2]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[1]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led_audio_meter[0]'. [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:40]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 11934.289 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port led_audio_meter is not allowed [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:272]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:99]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:107]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:173]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'd_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:45]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter COUNT_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'm' does not match port width (4) of module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:57]
WARNING: [Synth 8-350] instance 'smp_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:53]
WARNING: [Synth 8-5788] Register audio_samples_reg[7] in module led_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'led_out' does not match port width (8) of module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:223]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized9' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized9' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
WARNING: [Synth 8-3917] design top has port led_audio_meter[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.dcp' for cell 'from_file.ra/real_data.DREAMS.dreams_data'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 11934.289 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port led_audio_meter is not allowed [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter AUDIO_S bound to: 4 - type: integer 
	Parameter USE_PDM bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter DATA_SET bound to: 4 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 16000 - type: integer 
	Parameter ADDR_W bound to: 20 - type: integer 
	Parameter DCTR_W bound to: 14 - type: integer 
	Parameter NUM_SMP bound to: 510560 - type: integer 
	Parameter CLK_PER_SMP bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dreams' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_dreams' (1#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/bram_dreams_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_dreams' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:130]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'dctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:162]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 20 - type: integer 
	Parameter COUNT_TO bound to: 510559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:169]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pdm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter MAX bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_driver' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pdm_driver.v:26]
WARNING: [Synth 8-350] instance 'pdm_d' of module 'pdm_driver' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:272]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-13808-Milliken/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:99]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:107]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
	Parameter DIGIT_CNTR_W bound to: 4 - type: integer 
	Parameter SEC_CNTR_W bound to: 6 - type: integer 
	Parameter MIN_CNTR_W bound to: 6 - type: integer 
	Parameter MSEC_RST_M bound to: 0 - type: integer 
	Parameter MSEC_MAX_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 13 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1kHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:77]
INFO: [Synth 8-6157] synthesizing module 'dec_en' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
	Parameter NUM_DIGITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_en' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_from__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter MAX_VAL bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_from__parameterized0' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:22]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:173]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_ctrl' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter DC bound to: 2'b00 
	Parameter DA bound to: 2'b01 
	Parameter DT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_ctrl' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/disp_mux_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (16#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
	Parameter CLK_F bound to: 5000000 - type: integer 
	Parameter DCTR_W bound to: 12 - type: integer 
	Parameter SMP_RATE bound to: 1000 - type: integer 
	Parameter CLK_PER_SMP bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized7' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized7' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'd_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:45]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 4 - type: integer 
	Parameter COUNT_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized8' (17#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'm' does not match port width (4) of module 'count_to__parameterized8' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:57]
WARNING: [Synth 8-350] instance 'smp_ctr' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:53]
WARNING: [Synth 8-5788] Register audio_samples_reg[7] in module led_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized9' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized9' (18#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (19#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (20#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port audio_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 11934.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_dreams/bram_dreams.dcp' for cell 'from_file.ra/real_data.DREAMS.dreams_data'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 11934.289 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 11934.289 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Fri Dec  7 18:30:23 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 11934.289 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Fri Dec  7 18:31:47 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 11934.289 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 18:34:36 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 11934.289 ; gain = 0.000
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/dreams_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_dreams.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/hey_short_8b_8k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_hey.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port pwm_out on this module [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v:46]
ERROR: [VRFC 10-2063] Module <led_driver> not found while processing module instance <led_d> [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 11934.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/dreams_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_dreams.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/hey_short_8b_8k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_hey.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port led_out [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v:53]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port m [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_generic...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_top
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.bram_matches
Compiling module xil_defaultlib.count_to(COUNT_W=13,COUNT_TO=625...
Compiling module xil_defaultlib.count_to(COUNT_W=19,COUNT_TO=284...
Compiling module xil_defaultlib.read_audio(DATA_SET=2)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=500...
Compiling module xil_defaultlib.count_to(COUNT_TO=16)
Compiling module xil_defaultlib.led_driver_default
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:45 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '105' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:55 . Memory (MB): peak = 11934.289 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 11934.289 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:02:45 . Memory (MB): peak = 11934.289 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/dreams_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_dreams.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/hey_short_8b_8k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_hey.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/matches_loop_8b_16k.coe'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/bram_matches.mif'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/led_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port led_out [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_generic...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_top
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.bram_matches
Compiling module xil_defaultlib.count_to(COUNT_W=13,COUNT_TO=625...
Compiling module xil_defaultlib.count_to(COUNT_W=19,COUNT_TO=284...
Compiling module xil_defaultlib.read_audio(DATA_SET=2)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.led_driver_default
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:01:41 . Memory (MB): peak = 11934.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '101' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 11934.289 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:02:41 . Memory (MB): peak = 11934.289 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 11934.289 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 11934.289 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 19:03:26 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 19:03:26 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 11934.289 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 11934.289 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 19:12:38 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Fri Dec  7 19:12:38 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 11934.289 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
