AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-12-13T19:50:38.3720000+00:00","I think my employer has used IMEC for MPW tapeouts on non-cutting-edge TSMC (e.g. 40LP): https://www.imeciclink.com/en/asic-fabrication/mpw-schedules-2025","","üëÄ (1)"
"803213471402688522","_luke_w_","2025-12-13T19:51:27.4820000+00:00","it's more of a ""send an email and talk to a guy"" experience rather than an online shopping experience","",""
"803213471402688522","_luke_w_","2025-12-13T19:53:37.1200000+00:00","also I don't think just booking an MPW slot is enough to actually get your hands on the design rule manual, foundry cell libraries and foundry RAM compiler etc for your process. That part probably involves talking directly to TSMC. I've luckily been insulated from this üòÖ","",""
"803213471402688522","_luke_w_","2025-12-13T19:55:17.4360000+00:00","The real magic of wafer.space for me so far has been that the PDK is open, and equally importantly that people like Leo have done a ton of work to put a baseline flow together so you can get to GDS on day 1 and then iterate from there","","üíØ (1)"
"384390069412429834","polyfractal","2025-12-13T20:29:58.6280000+00:00","fascinating. I knew the industry was pretty locked down, didn't realize it was to that degree","",""
"384390069412429834","polyfractal","2025-12-13T20:30:11.8330000+00:00","makes me appreciate TT and wafer.space even more!","","‚ù§Ô∏è (1)"
"1365118310701600900","rtimothyedwards_19428","2025-12-13T20:42:37.7400000+00:00","Some of us have been fighting the industry mindset for decades.  It's a wonderful feeling to see some progress come out of all of that, finally.","",""
