m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Git/Sonar/FPGA/TestBoard1/simulation/modelsim
vtlUbXAUeuAu3wxwh7HlkdA==
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 22 alt_dsp_cic_common_pkg 0 22 DKUSQO77=2Bn26=AfeI:X1
Z3 !s110 1508055298
!i10b 0
!s100 1C0W86n9mb0MSHY63FYHm2
IDBhZ[Af8>FHoHX;?2]_>N2
Z4 VDg1SIo80bB@j0V0VzS_@n1
!i8a 760683296
!s105 alt_cic_core_sv_unit
S1
R0
w1508055298
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_core.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_core.sv
Z5 L0 38
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1508055298.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_core.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_core.sv|-work|cic_ii_0|
!i113 1
Z8 o-sv -work cic_ii_0
Z9 tCvgOpt 0
n9164315
v6sBWv9F+uXejWnGFFjtEItt2Ma08Fj8BmBGZcHRq7QA=
R1
R2
Z10 !s110 1508055297
!i10b 0
!s100 d;OWdZjU@SGEJA?Ua8IO23
I4=GI^L5<gXngK73JB:[ed2
R4
!i8a 1770253360
!s105 alt_cic_dec_miso_sv_unit
S1
R0
Z11 w1508055297
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_miso.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_miso.sv
R5
R6
r1
!s85 0
31
Z12 !s108 1508055297.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_miso.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_miso.sv|-work|cic_ii_0|
!i113 1
R8
R9
ne2d369f
vwLMdz17FmsYUP0n+US6tLJX83EMe13yXAGxZ63O4tU4=
R1
R2
R10
!i10b 0
!s100 SkIjR=`Z7WSc;F5SL8z`Y3
I62n3g37M1]dO1SMzhOQ162
R4
!i8a 1904083904
!s105 alt_cic_dec_siso_sv_unit
S1
R0
R11
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_siso.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_siso.sv
R5
R6
r1
!s85 0
31
R12
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_siso.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_dec_siso.sv|-work|cic_ii_0|
!i113 1
R8
R9
ne2f969f
v44+5/I7REcMGSNLmjN23x3A6i9K/DmjdilbRzI9x5/k=
R1
R2
R10
!i10b 0
!s100 0_J1V7OHJi[i1T=^T_8a`1
I]Cn8M@N18W8CHjl6Gj`0n3
R4
!i8a 599642992
!s105 alt_cic_int_simo_sv_unit
S1
R0
R11
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_simo.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_simo.sv
R5
R6
r1
!s85 0
31
R12
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_simo.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_simo.sv|-work|cic_ii_0|
!i113 1
R8
R9
n1f8a5f
vveYSS87PuiMoWlkg1DeH7jfDD48rbHL52lEY17ZETco=
R1
R2
R10
!i10b 0
!s100 ]WZXDm?<9S8iK4a>d7oj`3
IOJaLeHDPL<AQ?I4VJ7G_93
R4
!i8a 1047154768
!s105 alt_cic_int_siso_sv_unit
S1
R0
R11
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_siso.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_siso.sv
R5
R6
r1
!s85 0
31
Z13 !s108 1508055296.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_siso.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_cic_int_siso.sv|-work|cic_ii_0|
!i113 1
R8
R9
n1f96ff
XMwBc24BRz58BKqvPVeN60/Lz+2a20ZL8SiQNjUL08X0=
R1
Z14 !s110 1508055295
!i10b 0
!s100 [hHV>Wzoc@>TD0A@11`KK3
IDKUSQO77=2Bn26=AfeI:X1
VDKUSQO77=2Bn26=AfeI:X1
!i8a 1976640032
S1
R0
Z15 w1508055295
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv
R5
R6
r1
!s85 0
31
Z16 !s108 1508055295.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv|-work|cic_ii_0|
!i113 1
R8
R9
na2be307
Eauk_dspip_avalon_streaming_controller
Z17 w1508055018
Z18 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5<ojH^WgP]^Vezi9c1
Z19 DPx4 work 18 auk_dspip_math_pkg 0 22 RDB4f:l`0TdYH^?e_g1FD1
Z20 DPx4 work 17 auk_dspip_lib_pkg 0 22 CEQBjQ4PnJMA_aU`O60HY3
Z21 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z22 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z23 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z24 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd
Z25 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd
l0
L26
VjYI5L1M2N]fZ0RJEE4`Tm0
!s100 0T0Qj^6>_7BhhV;1JFTHg3
Z26 OV;C;10.5b;63
32
Z27 !s110 1508055294
!i10b 1
Z28 !s108 1508055294.000000
Z29 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd|-work|cic_ii_0|
Z30 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd|
!i113 1
Z31 o-work cic_ii_0
Z32 tExplicit 1 CvgOpt 0
Astruct
R18
R19
R20
R21
R22
R23
DEx4 work 37 auk_dspip_avalon_streaming_controller 0 22 jYI5L1M2N]fZ0RJEE4`Tm0
l108
L53
V=HT`LAU`<MLCCN49UWLmT0
!s100 T58e>OIiPnDLg[Li4Xci01
R26
32
R27
!i10b 1
R28
R29
R30
!i113 1
R31
R32
Eauk_dspip_avalon_streaming_sink
R17
R18
R19
R20
R21
R22
R23
R0
Z33 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd
Z34 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd
l0
L26
VXD]M1:3WKM9cMO:0j?0SE3
!s100 `H:3LBSa]c4TVKnf`aDg62
R26
32
R27
!i10b 1
R28
Z35 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd|-work|cic_ii_0|
Z36 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd|
!i113 1
R31
R32
Artl
R18
R19
R20
R21
R22
R23
DEx4 work 31 auk_dspip_avalon_streaming_sink 0 22 XD]M1:3WKM9cMO:0j?0SE3
l114
L64
VgfG2hHRA8Jd^?]W@f7hD30
!s100 140gKRBEN1YNFB=BVY_=72
R26
32
R27
!i10b 1
R28
R35
R36
!i113 1
R31
R32
Eauk_dspip_avalon_streaming_small_fifo
R17
R19
R20
R21
R22
R23
R0
Z37 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd
Z38 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd
l0
L27
VbRf5g>KL]fCe?4_BKHkOf2
!s100 KS5@d]>8V[6A3hNJR0dZe0
R26
32
R27
!i10b 1
R28
Z39 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd|-work|cic_ii_0|
Z40 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd|
!i113 1
R31
R32
Aarch
R19
R20
R21
R22
R23
DEx4 work 37 auk_dspip_avalon_streaming_small_fifo 0 22 bRf5g>KL]fCe?4_BKHkOf2
l64
L50
VFok3a;3TaU5[_R<B_=<Nd2
!s100 L?7]Tn;omT<2Xe8T:XF0<3
R26
32
R27
!i10b 1
R28
R39
R40
!i113 1
R31
R32
Eauk_dspip_avalon_streaming_source
R17
R18
R19
R20
R21
R22
R23
R0
Z41 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd
Z42 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd
l0
L26
VNG9Jl]ocUInGDD5^ozD]H1
!s100 ?lNFOZ9MQ<o7d38mUCY@d1
R26
32
R27
!i10b 1
R28
Z43 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd|-work|cic_ii_0|
Z44 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd|
!i113 1
R31
R32
Artl
R18
R19
R20
R21
R22
R23
DEx4 work 33 auk_dspip_avalon_streaming_source 0 22 NG9Jl]ocUInGDD5^ozD]H1
l108
L57
VbV7dPKEJ[WceN>=b^Zg8d3
!s100 dWH45L_egEOceY;iC<?C?2
R26
32
R27
!i10b 1
R28
R43
R44
!i113 1
R31
R32
Eauk_dspip_channel_buffer
R17
R18
R19
R20
R21
R22
R23
R0
Z45 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_channel_buffer.vhd
Z46 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_channel_buffer.vhd
l0
L26
V[R4LeZK;jb4SPW1D6H4aP3
!s100 5zocDP_8eGn98]b2CzGF83
R26
32
Z47 !s110 1508055296
!i10b 1
R13
Z48 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_channel_buffer.vhd|-work|cic_ii_0|
Z49 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_channel_buffer.vhd|
!i113 1
R31
R32
Asyn
R18
R19
R20
R21
R22
R23
DEx4 work 24 auk_dspip_channel_buffer 0 22 [R4LeZK;jb4SPW1D6H4aP3
l86
L47
VT0ZMZmBlSb;`4^bzH6gQR0
!s100 dH4@mo5KXm=mHoVjKPUb_3
R26
32
R47
!i10b 1
R13
R48
R49
!i113 1
R31
R32
Pauk_dspip_cic_lib_pkg
R19
R21
R22
R23
R17
R0
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd
l0
L23
VZzH<2^lE5@gAbIUWm1zQE2
!s100 7K6W=c9b_Ek^fXBaZmmeY2
R26
32
R14
!i10b 1
R16
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd|-work|cic_ii_0|
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd|
!i113 1
R31
R32
Eauk_dspip_delay
R17
R19
R18
R21
R22
R23
R0
Z50 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_delay.vhd
Z51 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_delay.vhd
l0
L52
VLzTfH<4`zS[4cXUicMcCI1
!s100 i[<AM6C@E322<ZKjCn^<]2
R26
32
R14
!i10b 1
R16
Z52 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_delay.vhd|-work|cic_ii_0|
Z53 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_delay.vhd|
!i113 1
R31
R32
Artl
R19
R18
R21
R22
R23
DEx4 work 15 auk_dspip_delay 0 22 LzTfH<4`zS[4cXUicMcCI1
l80
L79
V8[gPiJPZ<:2EQ6CJ7CS3F3
!s100 _Mmb<VY5AVaSh8[c8>S6X2
R26
32
R14
!i10b 1
R16
R52
R53
!i113 1
R31
R32
Eauk_dspip_differentiator
R17
R19
R20
Z54 DPx3 lpm 14 lpm_components 0 22 KI__]ZC5^Q9zCzFdn3gGS0
R18
R21
R22
R23
R0
Z55 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_differentiator.vhd
Z56 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_differentiator.vhd
l0
L57
VdG7:dahZ6J=F15_o4KVR03
!s100 GLd]F@2MORzMDc>Zk4=NZ1
R26
32
R14
!i10b 1
R16
Z57 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_differentiator.vhd|-work|cic_ii_0|
Z58 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_differentiator.vhd|
!i113 1
R31
R32
Asyn
R19
R20
R54
R18
R21
R22
R23
DEx4 work 24 auk_dspip_differentiator 0 22 dG7:dahZ6J=F15_o4KVR03
l110
L82
VYh6bWfl@HWTjLB9JGOP2H3
!s100 YE@2>>5QE^l><?LF;5Nef3
R26
32
R14
!i10b 1
R16
R57
R58
!i113 1
R31
R32
vJhjSIy9txD7hWkl27smKCmY0+K4hBMoMMw1HcY2Do8E=
R1
R2
R14
!i10b 0
!s100 ?e>g;5zF4gTGz8Il@imbd1
IfjB4dk^iO:H];XBzAn4_`2
R4
!i8a 1998240848
!s105 auk_dspip_downsample_sv_unit
S1
R0
R15
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_downsample.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_downsample.sv
R5
R6
r1
!s85 0
31
R16
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_downsample.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_downsample.sv|-work|cic_ii_0|
!i113 1
R8
R9
n9c86d15
Eauk_dspip_fastadd
R17
R21
R22
R23
R0
Z59 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastadd.vhd
Z60 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastadd.vhd
l0
L19
VZmoi1_;NJV=jb?mzUV?zC3
!s100 [5]E9T0Cj1m>dM=d:lbV_1
R26
32
R14
!i10b 1
R16
Z61 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastadd.vhd|-work|cic_ii_0|
Z62 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastadd.vhd|
!i113 1
R31
R32
Abeh
R21
R22
R23
DEx4 work 17 auk_dspip_fastadd 0 22 Zmoi1_;NJV=jb?mzUV?zC3
l58
L36
V:Lj=F[K9NOiA6ii2S@TI01
!s100 4L6d6?NT5RVcA3okPLH_h0
R26
32
R14
!i10b 1
R16
R61
R62
!i113 1
R31
R32
Eauk_dspip_fastaddsub
R17
R21
R22
R23
R0
Z63 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastaddsub.vhd
Z64 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastaddsub.vhd
l0
L69
VQIgiDDGe]Ja1S6G6fF?nE2
!s100 DR3L<TF4H7h;URRDTdRDK3
R26
32
R14
!i10b 1
R16
Z65 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastaddsub.vhd|-work|cic_ii_0|
Z66 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_fastaddsub.vhd|
!i113 1
R31
R32
Abeh
R21
R22
R23
DEx4 work 20 auk_dspip_fastaddsub 0 22 QIgiDDGe]Ja1S6G6fF?nE2
l114
L87
Vi4WamS0RF<@]6m^0g0IHD0
!s100 kg60zaEKIWXliChKPD02@3
R26
32
R14
!i10b 1
R16
R65
R66
!i113 1
R31
R32
Eauk_dspip_integrator
R17
R19
R20
R54
R18
R21
R22
R23
R0
Z67 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_integrator.vhd
Z68 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_integrator.vhd
l0
L53
VZa^QFUlN9FUoU9XojJWGO2
!s100 ^TBRez:n9MZ][^DVlOP9G3
R26
32
R47
!i10b 1
R13
Z69 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_integrator.vhd|-work|cic_ii_0|
Z70 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_integrator.vhd|
!i113 1
R31
R32
Asyn
R19
R20
R54
R18
R21
R22
R23
DEx4 work 20 auk_dspip_integrator 0 22 Za^QFUlN9FUoU9XojJWGO2
l85
L74
V6NCM7PlQQKb8AKG_2A8=R1
!s100 99QY@`8_e0jgaSWnGNHEO3
R26
32
R47
!i10b 1
R13
R69
R70
!i113 1
R31
R32
Pauk_dspip_lib_pkg
R19
R21
R22
R23
R17
R0
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_lib_pkg.vhd
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_lib_pkg.vhd
l0
L28
VCEQBjQ4PnJMA_aU`O60HY3
!s100 KcRlL:CTnlUz=1CF=kC_S0
R26
32
R27
!i10b 1
R28
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_lib_pkg.vhd|-work|cic_ii_0|
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_lib_pkg.vhd|
!i113 1
R31
R32
Pauk_dspip_math_pkg
R21
R22
R23
R17
R0
Z71 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_math_pkg.vhd
Z72 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_math_pkg.vhd
l0
L51
VRDB4f:l`0TdYH^?e_g1FD1
!s100 [z_3ODE8b:W7XDJ[_]HTW0
R26
32
b1
R27
!i10b 1
R28
Z73 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_math_pkg.vhd|-work|cic_ii_0|
Z74 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_math_pkg.vhd|
!i113 1
R31
R32
Bbody
R19
R21
R22
R23
l0
L128
VizK32k3^M>dFCCSnc7QUD1
!s100 `941_Ff6o7=GBNnXYB1eU3
R26
32
R27
!i10b 1
R28
R73
R74
!i113 1
R31
R32
Eauk_dspip_pipelined_adder
R17
R19
R21
R22
R23
R0
Z75 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_pipelined_adder.vhd
Z76 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_pipelined_adder.vhd
l0
L57
VOjEbS0Zdd^8::=KL[fRNM1
!s100 A3m<hV;FoAKjU@IanjQQe0
R26
32
R14
!i10b 1
R16
Z77 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_pipelined_adder.vhd|-work|cic_ii_0|
Z78 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_pipelined_adder.vhd|
!i113 1
R31
R32
Artl
R19
R21
R22
R23
DEx4 work 25 auk_dspip_pipelined_adder 0 22 OjEbS0Zdd^8::=KL[fRNM1
l145
L80
V3HehF@bg`ih=bNb4hdiG=0
!s100 J6Q0=]bdNoikj1bKf4=@i1
R26
32
R14
!i10b 1
R16
R77
R78
!i113 1
R31
R32
Eauk_dspip_roundsat
R17
R21
R22
R23
R0
Z79 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_roundsat.vhd
Z80 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_roundsat.vhd
l0
L45
V6P;ZGT9F`S63P17[:3CkM0
!s100 :Ro[aE[BH^N6eIGEG[O?N3
R26
32
R14
!i10b 1
R16
Z81 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_roundsat.vhd|-work|cic_ii_0|
Z82 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_roundsat.vhd|
!i113 1
R31
R32
Abeh
R21
R22
R23
DEx4 work 18 auk_dspip_roundsat 0 22 6P;ZGT9F`S63P17[:3CkM0
l63
L61
V3LhQBi?:817GM<VXGF]l52
!s100 ]_3I0;m7RDoiJeFA6M^`A1
R26
32
R14
!i10b 1
R16
R81
R82
!i113 1
R31
R32
Pauk_dspip_text_pkg
R21
R22
R23
R17
R0
Z83 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_text_pkg.vhd
Z84 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_text_pkg.vhd
l0
L60
V:3OQ:K16SII3W`Z78RZ1B1
!s100 D132L>H75ieXQdW840k7O0
R26
32
b1
R27
!i10b 1
R28
Z85 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_text_pkg.vhd|-work|cic_ii_0|
Z86 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/auk_dspip_text_pkg.vhd|
!i113 1
R31
R32
Bbody
DPx4 work 18 auk_dspip_text_pkg 0 22 :3OQ:K16SII3W`Z78RZ1B1
R21
R22
R23
l0
L76
VBS0HY`>AC=ai_Z8WUj[Yo0
!s100 8<?]li33IkB>fMMF[SR`S2
R26
32
R27
!i10b 1
R28
R85
R86
!i113 1
R31
R32
Eauk_dspip_upsample
R17
R21
R22
R23
R0
Z87 8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_upsample.vhd
Z88 FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_upsample.vhd
l0
L44
VJ0Q6`G<8azj>S5R0Td2LW1
!s100 6LVhkI6HfUaPYaO[NDQcM3
R26
32
R47
!i10b 1
R13
Z89 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_upsample.vhd|-work|cic_ii_0|
Z90 !s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_upsample.vhd|
!i113 1
R31
R32
Asyn
R21
R22
R23
DEx4 work 18 auk_dspip_upsample 0 22 J0Q6`G<8azj>S5R0Td2LW1
l61
L59
VOFIWV=`Oca6>F@lhbM6[i3
!s100 =njJ342K>=6fX5lK<e:fb3
R26
32
R47
!i10b 1
R13
R89
R90
!i113 1
R31
R32
vSbh3rtfW3m2kEfTVw30ml99Kc+H+qPKnonIsp7r8H6I=
R1
R2
R47
!i10b 0
!s100 RF37YGB7AjI8;Zl;1NMfa3
I=Ao?BnG>45GVO7zbYM2?;2
R4
!i8a 414354432
!s105 auk_dspip_variable_downsample_sv_unit
S1
R0
Z91 w1508055296
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_variable_downsample.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_variable_downsample.sv
R5
R6
r1
!s85 0
31
R13
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_variable_downsample.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/auk_dspip_variable_downsample.sv|-work|cic_ii_0|
!i113 1
R8
R9
n66e305
vCIC_cic_ii_0
R1
R3
!i10b 1
!s100 ]]hW7]_AEicKNhTTanlVL1
I:=J_4kooDh7;9DD4[ejQj2
R4
!s105 CIC_cic_ii_0_sv_unit
S1
R0
R17
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/CIC_cic_ii_0.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/CIC_cic_ii_0.sv
L0 15
R6
r1
!s85 0
31
R7
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/CIC_cic_ii_0.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/CIC_cic_ii_0.sv|-work|cic_ii_0|
!i113 1
R8
R9
n@c@i@c_cic_ii_0
vCKr5OLs3G6+0EWhMANCe1Q==
R1
R47
!i10b 0
!s100 :0ZNmNc04DZ]lM9M9zc5?1
Imj6m:HjUI_9HzKZ4:DN8n3
R4
!i8a 220338480
!s105 counter_module_sv_unit
S1
R0
R91
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/counter_module.sv
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/counter_module.sv
R5
R6
r1
!s85 0
31
R13
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/counter_module.sv|
!s90 -reportprogress|300|-sv|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/counter_module.sv|-work|cic_ii_0|
!i113 1
R8
R9
n50012c5
vp6Gxk2jh5DL9PxmUN7qCrtN1NtvBkKxDs8MIcpkMYZE=
R47
!i10b 0
!s100 L^@BnRdg_lel_IeL9W?Th1
IAcaihbejz4DRIai<JOVa62
R4
!i8a 1289852240
R0
R91
8F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/hyper_pipeline_interface.v
FF:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/hyper_pipeline_interface.v
R5
R6
r1
!s85 0
31
R13
!s107 F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/hyper_pipeline_interface.v|
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/CIC/simulation/submodules/mentor/hyper_pipeline_interface.v|-work|cic_ii_0|
!i113 1
R31
R9
n5f39f65
