# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/radiant_project/lab3_wc/lab3_testing
# Loading project lab3_testing
# Compile of debouncer.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of scanner.sv was successful.
# Compile of clk_div.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.lab3_testbench -voptargs=+acc -L iCE40UP
# vsim -gui work.lab3_testbench -voptargs="+acc" -L iCE40UP 
# Start time: 12:54:23 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 99999999999999999
# Press key at column[0]
add wave -position insertpoint  \
sim:/lab3_testbench/columns \
sim:/lab3_testbench/reset \
sim:/lab3_testbench/rows \
sim:/lab3_testbench/value1 \
sim:/lab3_testbench/value2 \
sim:/lab3_testbench/seg_out \
sim:/lab3_testbench/anodes \
sim:/lab3_testbench/enable \
sim:/lab3_testbench/tb_clk
# Press key at column[2]
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 9999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/enable
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/sig_in
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/sig_out
add wave -position insertpoint  \
sim:/lab3_testbench/dut/scannerFSM/total_val
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/state
add wave -position insertpoint  \
sim:/lab3_testbench/dut/scannerFSM/state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 99999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/key_pressed
add wave -position insertpoint  \
sim:/lab3_testbench/dut/scannerFSM/key_pressed
add wave -position insertpoint  \
sim:/lab3_testbench/dut/key_pressed
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv was successful.
# Compile of scanner.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/scannerFSM/columns
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position 6  sim:/lab3_testbench/dut/sync_col
run 999999999999
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 69
run 999999999999
# Press key at column[0]
# Press key at column[2]
add wave -position 15  sim:/lab3_testbench/dut/clk
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'columns'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/scanner.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/scannerFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_in'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/counter
add wave -position insertpoint  \
sim:/lab3_testbench/dut/debounceFSM/nextstate
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/value1 \
sim:/lab3_testbench/dut/value2 \
sim:/lab3_testbench/dut/new_value
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'sig_out'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/debounceFSM File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'total_val'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value1'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/seg_disp_write.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/sdw File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value2'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/seg_disp_write.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/sdw File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 96
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position insertpoint  \
sim:/lab3_testbench/dut/seg_out \
sim:/lab3_testbench/dut/anodes
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/key_decode.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/kd File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value1'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/seg_disp_write.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/sdw File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'value2'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/seg_disp_write.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench/dut/sdw File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv Line: 96
run 999999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
