<!DOCTYPE html>
<html lang="en">

  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">

    <meta name="author" content="Zhengrong Wang">
    <meta name="description" content="Zhengrong Wang&#39;s personal website">
    <meta name="keywords" content="Ph.D. Student;Blog.">

    <meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="GEM5 O3 CPU Backend"/>
<meta name="twitter:description" content="This is my note on reading GEM5&rsquo;s O3 cpu backend. I could not find a good document online, and the code is a little bit entangled and tricky to understand. So here I would extract the key function chain to show how an instruction is handled by the backend.
Hopefully this could help more people. I assume you are already familiar with GEM5.
Compute Instructions Compute instructions are simpler as they do not access memory and not interact with the LSQ."/>

    <meta property="og:title" content="GEM5 O3 CPU Backend" />
<meta property="og:description" content="This is my note on reading GEM5&rsquo;s O3 cpu backend. I could not find a good document online, and the code is a little bit entangled and tricky to understand. So here I would extract the key function chain to show how an instruction is handled by the backend.
Hopefully this could help more people. I assume you are already familiar with GEM5.
Compute Instructions Compute instructions are simpler as they do not access memory and not interact with the LSQ." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://seanzw.github.io/posts/gem5-o3-backend/" />
<meta property="article:published_time" content="2020-07-03T12:14:04-07:00"/>
<meta property="article:modified_time" content="2020-07-03T12:14:04-07:00"/>


    
      <base href="https://seanzw.github.io/posts/gem5-o3-backend/">
    
    <title>
  GEM5 O3 CPU Backend · Zhengrong Wang
</title>

    
      <link rel="canonical" href="https://seanzw.github.io/posts/gem5-o3-backend/">
    

    <link href="https://fonts.googleapis.com/css?family=Lato:400,700%7CMerriweather:300,700%7CSource+Code+Pro:400,700" rel="stylesheet">
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.3.1/css/all.css" integrity="sha384-mzrmE5qonljUremFsqc01SB46JvROS7bZs3IO2EmfFsd15uHvIt+Y8vEf7N7fWAU" crossorigin="anonymous" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/normalize/8.0.0/normalize.min.css" integrity="sha256-oSrCnRYXvHG31SBifqP2PM1uje7SJUyX0nTwO2RJV54=" crossorigin="anonymous" />

    
      
      
      <link rel="stylesheet" href="https://seanzw.github.io/css/coder.min.28d751104f30c16da1aa1bb04015cbe662cacfe0d1b01af4f2240ad58580069c.css" integrity="sha256-KNdREE8wwW2hqhuwQBXL5mLKz&#43;DRsBr08iQK1YWABpw=" crossorigin="anonymous" media="screen" />
    

    

    

    

    <link rel="icon" type="image/png" href="https://seanzw.github.io/img/favicon-32.png" sizes="32x32">
    <link rel="icon" type="image/png" href="https://seanzw.github.io/img/favicon-16.png" sizes="16x16">

    <meta name="generator" content="Hugo 0.54.0" />
  </head>

  <body class=" ">
    <main class="wrapper">
      <nav class="navigation">
  <section class="container">
    <a class="navigation-title" href="https://seanzw.github.io">
      Zhengrong Wang
    </a>
    <input type="checkbox" id="menu-toggle" />
    <label class="menu-button float-right" for="menu-toggle"><i class="fas fa-bars"></i></label>
    <ul class="navigation-list">
      
        
          <li class="navigation-item">
            <a class="navigation-link" href="https://seanzw.github.io/about/">About</a>
          </li>
        
          <li class="navigation-item">
            <a class="navigation-link" href="https://seanzw.github.io/posts/">Blog</a>
          </li>
        
          <li class="navigation-item">
            <a class="navigation-link" href="https://seanzw.github.io/projects/">Projects</a>
          </li>
        
          <li class="navigation-item">
            <a class="navigation-link" href="https://seanzw.github.io/publications/">Publications</a>
          </li>
        
      
      
    </ul>
  </section>
</nav>


      <div class="content">
        
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">GEM5 O3 CPU Backend</h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fas fa-calendar"></i>
              <time datetime='2020-07-03T12:14:04-07:00'>
                July 3, 2020
              </time>
            </span>
            <span class="reading-time">
              <i class="fas fa-clock"></i>
              3 minutes read
            </span>
          </div>
          
          
        </div>
      </header>

      <div>
        

<p>This is my note on reading GEM5&rsquo;s O3 cpu backend. I could not find a
good document online, and the code is a little bit entangled and tricky
to understand. So here I would extract the key function chain to show
how an instruction is handled by the backend.</p>

<p>Hopefully this could help more people. I assume you are already familiar
with GEM5.</p>

<h2 id="compute-instructions">Compute Instructions</h2>

<p>Compute instructions are simpler as they do not access memory and
not interact with the LSQ. It is actually pretty straightforward and
here is a high-level description.
I first show the calling chain (only important
functions), and then describe its functionality.</p>
<div class="highlight"><pre style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-C++" data-lang="C++">Rename::tick()--&gt;Rename::RenameInsts()
IEW::tick()--&gt;IEW::dispatchInsts()
IEW::tick()--&gt;InstructionQueue::scheduleReadyInsts()
IEW::tick()--&gt;IEW::executeInsts()
IEW::tick()--&gt;IEW::writebackInsts()
Commit::tick()--&gt;Commit::commitInsts()--&gt;Commit::commitHead()
</code></pre></div>
<ul>
<li>Rename (<code>Rename::renameInsts()</code>)
As suggested by the name, registers are renamed and the instruction
is pushed to IEW stage. It checks that IQ/LSQ can hold the new
instruction.</li>
<li>Dispatch (<code>IEW::dispatchInsts()</code>)
This function inserts the renamed instruction into the IQ and LSQ.</li>
<li>Schedule (<code>InstructionQueue::scheduleReadyInsts()</code>)
The IQ manages ready instructions (operands ready) in a ready list,
and schedule them to available FU. The latency of FU is charged here,
and instructions are sent to execution when FU done.</li>
<li>Execute (<code>IEW::executeInsts()</code>)
Here we invoke the <code>execute()</code> function of the compute instruction and
send them to commit. Notice <code>execute()</code> will write results to the
destiniation register.</li>
<li>Writeback (<code>IEW::writebackInsts()</code>)
Here we invoke <code>InstructionQueue::wakeDependents()</code>, and dependent
instructions will be added to the ready list for scheduling.</li>
<li>Commit (<code>Commit::commitInsts()</code>)
Once the instruction reaches the head of ROB, it will be committed and
released from ROB.</li>
</ul>

<h2 id="load-instruction">Load Instruction</h2>

<p>Load instructions shares the same path as compute instructions until
execution.</p>
<div class="highlight"><pre style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-C++" data-lang="C++">IEW::tick()--&gt;IEW::executeInsts()
  --&gt;LSQUnit::executeLoad()
    --&gt;StaticInst::initiateAcc()
      --&gt;LSQ::pushRequest()
        --&gt;LSQUnit::read()
          --&gt;LSQRequest::buildPackets()
          --&gt;LSQRequest::sendPacketToCache()
    --&gt;LSQUnit::checkViolation()
DcachePort::recvTimingResp()--&gt;LSQRequest::recvTimingResp()
  --&gt;LSQUnit::completeDataAccess()
    --&gt;LSQUnit::writeback()
      --&gt;StaticInst::completeAcc()
      --&gt;IEW::instToCommit()
IEW::tick()--&gt;IEW::writebackInsts()
</code></pre></div>
<ul>
<li><code>LSQUnit::executeLoad()</code> will initiate the access by invoking the
instruction&rsquo;s <code>initiateAcc()</code>. Through the execution context interface,
<code>initiateAcc()</code> will call <code>initiateMemRead()</code> and eventually be directed
to <code>LSQ::pushRequest()</code>.</li>
<li><code>LSQ::pushRequest()</code> will allocate a <code>LSQRequest</code> to track all states.
It will also start translation. If the translation finished, it will
remember the virtual address and invoke <code>LSQUnit::read()</code>.</li>
<li><code>LSQUnit::read()</code> will check if the load is aliased with any previous
store.

<ul>
<li>If can forward, then it schedule <code>WritebackEvent</code> for next cycle.</li>
<li>If aliased but cannot forward, it calls
<code>InstructionQueue::rescheduleMemInst()</code> and <code>LSQReuqest::discard()</code>.</li>
<li>Otherwise, it send packets to cache.</li>
</ul></li>
<li><code>LSQUnit::writeback()</code> will invoke <code>StaticInst::completeAcc()</code>, which
will eventually write loaded value to destination register. Then the
instruction is pushed to commit queue, so that <code>IEW::writebackInsts()</code>
will mark it done and wake up its dependents. Starting from here it
shares same path with compute instructions.</li>
</ul>

<h2 id="store-instruction">Store Instruction</h2>

<p>Store instructions are similar to load instructions, but only writeback
to cache after committed.</p>
<div class="highlight"><pre style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-C++" data-lang="C++">IEW::tick()--&gt;IEW::executeInsts()
  --&gt;LSQUnit::executeStore()
    --&gt;StaticInst::initiateAcc()
      --&gt;LSQ::pushRequest()
        --&gt;LSQUnit::write()
    --&gt;LSQUnit::checkViolation()
Commit::tick()--&gt;Commit::commitInsts()--&gt;Commit::commitHead()
IEW::tick()--&gt;LSQUnit::commitStores()
IEW::tick()--&gt;LSQUnit::writebackStores()
  --&gt;LSQRequest::buildPackets()
  --&gt;LSQRequest::sendPacketToCache()
  --&gt;LSQUnit::storePostSend()
DcachePort::recvTimingResp()--&gt;LSQRequest::recvTimingResp()
  --&gt;LSQUnit::completeDataAccess()
    --&gt;LSQUnit::completeStore()
</code></pre></div>
<ul>
<li>Unlike <code>LSQUnit::read()</code>, <code>LSQUnit::write()</code> will only copy the store
data, but not send packet to cache, as the store is not committed.</li>
<li>After the store is committed, <code>LSQUnit::commitStores()</code> will mark the SQ
entry as <code>canWB</code>, so that later <code>LSQUnit::writebackStores()</code> will send
the store request to cache.</li>
<li>Finally, when the response comes back, <code>LSQUnit::completeStore()</code> will
release the SQ entries.</li>
</ul>

<h2 id="branch-misspeculation">Branch Misspeculation</h2>

<p>Branch misspeculation is handled in the <code>IEW::executeInsts()</code>. It will
notify the commit stage to start squashing all instructions in the ROB
until the misspeculated branch.</p>
<div class="highlight"><pre style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-C++" data-lang="C++">IEW::tick()--&gt;IEW::executeInsts()--&gt;IEW::squashDueToBranch()
</code></pre></div>
<h2 id="memory-order-misspeculation">Memory Order Misspeculation</h2>

<p>The <code>InstructionQueue</code> has a <code>MemDepUnit</code> to track memory order dependence.
The IQ will not schedule an instruction if MemDepUnit says there is no more
dependence.</p>

<p>In <code>LSQUnit::read()</code>, the LSQ will search for possible aliasing store and
forward if possible. Otherwise, the load is blocked and rescheduled when the
blocking store completes, by notifying the MemDepUnit.</p>

<p>Both <code>LSQUnit::executeLoad/Store()</code> will call <code>LSQUnit::checkViolation()</code>
to search in the LQ for possible misspeculation. If found, it will set
<code>LSQUnit::memDepViolator</code> and later <code>IEW::executeInsts()</code> will start to
squash.</p>
<div class="highlight"><pre style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-C++" data-lang="C++">IEW::tick()--&gt;IEW::executeInsts()
  --&gt;LSQUnit::executeLoad()
    --&gt;StaticInst::initiateAcc()
    --&gt;LSQUnit::checkViolation()
  --&gt;IEW::squashDueToMemOrder()
</code></pre></div>
      </div>

      <footer>
        


        
      </footer>
    </article>

    
  </section>

      </div>

      <footer class="footer">
  <section class="container">
    
      <p>Enjoy it!</p>
    
     © 2020
    
    
       · 
      [<a href="https://github.com/luizdepra/hugo-coder/tree/"></a>]
    
  </section>
</footer>

    </main>

    
<script type="application/javascript">
var doNotTrack = false;
if (!doNotTrack) {
	(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
	(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
	m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
	})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
	ga('create', 'UA-137273352-1', 'auto');
	
	ga('send', 'pageview');
}
</script>


  </body>

</html>
