#ifndef __ASM_MACH_JZ4770_BASE_H__
#define __ASM_MACH_JZ4770_BASE_H__

/* APB devices */
#define JZ4770_CPM_BASE_ADDR	0x10000000
#define JZ4770_INTC_BASE_ADDR	0x10001000
#define JZ4770_WDT_BASE_ADDR	0x10002000
#define JZ4770_TCU_BASE_ADDR	0x10002010
#define JZ4770_OST_BASE_ADDR	0x100020E0
#define JZ4770_RTC_BASE_ADDR	0x10003000
#define	JZ4770_GPIO_BASE_ADDR	0x10010000
#define JZ4770_AIC_BASE_ADDR	0x10020000
#define JZ4770_MSC0_BASE_ADDR	0x10021000
#define JZ4770_MSC1_BASE_ADDR	0x10022000
#define JZ4770_MSC2_BASE_ADDR	0x10023000
#define JZ4770_UART0_BASE_ADDR	0x10030000
#define JZ4770_UART1_BASE_ADDR	0x10031000
#define JZ4770_UART2_BASE_ADDR	0x10032000
#define JZ4770_UART3_BASE_ADDR	0x10033000
#define	JZ4770_I2C0_BASE_ADDR	0x10050000
#define	JZ4770_I2C1_BASE_ADDR	0x10051000
#define	JZ4770_I2C2_BASE_ADDR	0x10055000
#define JZ4770_SADC_BASE_ADDR	0x10070000

/* AHB0 devices */
#define JZ4770_LCD_BASE_ADDR	0x13050000
#define JZ4770_IPU_BASE_ADDR	0x13080000

/* AHB1 devices */
#define JZ4770_DMAGP0_BASE_ADDR	0x13210000
#define JZ4770_DMAGP1_BASE_ADDR	0x13220000
#define JZ4770_DMAGP2_BASE_ADDR	0x13230000
#define JZ4770_MCE_BASE_ADDR	0x13250000
#define JZ4770_DEBLK1_BASE_ADDR	0x13270000
#define JZ4770_VMAU_BASE_ADDR	0x13280000
#define JZ4770_SDE_BASE_ADDR	0x13290000
#define JZ4770_AUX_BASE_ADDR	0x132A0000
#define JZ4770_TCSM0_BASE_ADDR	0x132B0000
#define JZ4770_TCSM1_BASE_ADDR	0x132C0000
#define JZ4770_DEBLK2_BASE_ADDR	0x132D0000
#define JZ4770_SRAM_BASE_ADDR	0x132F0000

/* AHB2 devices */
#define JZ4770_DMAC_BASE_ADDR	0x13420000
#define JZ4770_UHC_BASE_ADDR	0x13430000
#define JZ4770_UDC_BASE_ADDR	0x13440000

#endif
