#
# testbench tests for generic
#
# $Date: 2005/04/18 11:55:50 $
# $Id: mix.cfg,v 1.3 2005/04/18 11:55:50 wig Exp $
#
# $Log: mix.cfg,v $
# Revision 1.3  2005/04/18 11:55:50  wig
# update testcase
#
# Revision 1.1  2004/04/06 11:09:32  wig
# Adding result/generic
#
#
# Testcase located
MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf
# Verilog over VHDL modules ...
MIXCFG hier.xls HIER_VERIOVHD
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
MIXCFG output.delta sort,remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF
#!End
