{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594965630473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594965630479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 15:00:30 2020 " "Processing started: Fri Jul 17 15:00:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594965630479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965630479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965630479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594965631836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594965631836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "togleff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file togleff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TogleFF-RTL " "Found design unit 1: TogleFF-RTL" {  } { { "TogleFF.vhd" "" { Text "C:/DE10_LITE_Default/TogleFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643715 ""} { "Info" "ISGN_ENTITY_NAME" "1 TogleFF " "Found entity 1: TogleFF" {  } { { "TogleFF.vhd" "" { Text "C:/DE10_LITE_Default/TogleFF.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chattering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chattering-RTL " "Found design unit 1: Chattering-RTL" {  } { { "Chattering.vhd" "" { Text "C:/DE10_LITE_Default/Chattering.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chattering " "Found entity 1: Chattering" {  } { { "Chattering.vhd" "" { Text "C:/DE10_LITE_Default/Chattering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RTL " "Found design unit 1: RF-RTL" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643725 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP-RTL " "Found design unit 1: MP-RTL" {  } { { "mp.vhd" "" { Text "C:/DE10_LITE_Default/mp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643728 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP " "Found entity 1: MP" {  } { { "mp.vhd" "" { Text "C:/DE10_LITE_Default/mp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsnp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipsnp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSnp-RTL " "Found design unit 1: MIPSnp-RTL" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643732 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSnp " "Found entity 1: MIPSnp" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.vhd 2 1 " "Found 2 design units, including 1 entities, in source file im.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IM-RTL " "Found design unit 1: IM-RTL" {  } { { "im.vhd" "" { Text "C:/DE10_LITE_Default/im.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643737 ""} { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "im.vhd" "" { Text "C:/DE10_LITE_Default/im.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DM-RTL " "Found design unit 1: DM-RTL" {  } { { "dm.vhd" "" { Text "C:/DE10_LITE_Default/dm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643741 ""} { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.vhd" "" { Text "C:/DE10_LITE_Default/dm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "alu.vhd" "" { Text "C:/DE10_LITE_Default/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/DE10_LITE_Default/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.vhd 8 4 " "Found 8 design units, including 4 entities, in source file de10_lite_default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_Default-RTL " "Found design unit 1: DE10_LITE_Default-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ClkGen-RTL " "Found design unit 2: ClkGen-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UpDownCounter-RTL " "Found design unit 3: UpDownCounter-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 298 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SegmentDecoder-RTL " "Found design unit 4: SegmentDecoder-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 346 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClkGen " "Found entity 2: ClkGen" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_ENTITY_NAME" "3 UpDownCounter " "Found entity 3: UpDownCounter" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""} { "Info" "ISGN_ENTITY_NAME" "4 SegmentDecoder " "Found entity 4: SegmentDecoder" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/DE10_LITE_Default/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/DE10_LITE_Default/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594965643768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/DE10_LITE_Default/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643770 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "C:/DE10_LITE_Default/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1594965643775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "C:/DE10_LITE_Default/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/DE10_LITE_Default/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/DE10_LITE_Default/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/DE10_LITE_Default/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/DE10_LITE_Default/VGA_Audio_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594965643825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965643825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594965644029 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE10_LITE_Default.vhd(15) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(15): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE10_LITE_Default.vhd(16) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(16): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE10_LITE_Default.vhd(17) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(17): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE10_LITE_Default.vhd(18) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(18): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE10_LITE_Default.vhd(19) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(19): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE10_LITE_Default.vhd(20) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(20): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE10_LITE_Default.vhd(22) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(22): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE10_LITE_Default.vhd(23) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(23): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE10_LITE_Default.vhd(24) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(24): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE10_LITE_Default.vhd(25) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(25): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644031 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE10_LITE_Default.vhd(40) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(40): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE10_LITE_Default.vhd(41) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(41): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE10_LITE_Default.vhd(42) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(42): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE10_LITE_Default.vhd(43) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(43): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE10_LITE_Default.vhd(44) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(44): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N DE10_LITE_Default.vhd(47) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(47): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK DE10_LITE_Default.vhd(48) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(48): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Count DE10_LITE_Default.vhd(122) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(122): used implicit default value for signal \"Count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CB0 DE10_LITE_Default.vhd(124) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(124): used implicit default value for signal \"CB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CB4 DE10_LITE_Default.vhd(124) " "Verilog HDL or VHDL warning at DE10_LITE_Default.vhd(124): object \"CB4\" assigned a value but never read" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE10_LITE_Default.vhd(148) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(148): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC DE10_LITE_Default.vhd(149) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(149): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count4 DE10_LITE_Default.vhd(196) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(196): signal \"Count4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count3 DE10_LITE_Default.vhd(196) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(196): signal \"Count3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count2 DE10_LITE_Default.vhd(196) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(196): signal \"Count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count1 DE10_LITE_Default.vhd(196) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(196): signal \"Count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[6\] DE10_LITE_Default.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[6\]\" at DE10_LITE_Default.vhd(36)" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644032 "|DE10_LITE_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chattering Chattering:Chattering1 " "Elaborating entity \"Chattering\" for hierarchy \"Chattering:Chattering1\"" {  } { { "DE10_LITE_Default.vhd" "Chattering1" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TogleFF TogleFF:KEY1SW " "Elaborating entity \"TogleFF\" for hierarchy \"TogleFF:KEY1SW\"" {  } { { "DE10_LITE_Default.vhd" "KEY1SW" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:RD0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:RD0\"" {  } { { "DE10_LITE_Default.vhd" "RD0" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "v/Reset_Delay.v" "" { Text "C:/DE10_LITE_Default/v/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594965644040 "|DE10_LITE_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkGen ClkGen:CG0 " "Elaborating entity \"ClkGen\" for hierarchy \"ClkGen:CG0\"" {  } { { "DE10_LITE_Default.vhd" "CG0" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSnp MIPSnp:MIPSnp0 " "Elaborating entity \"MIPSnp\" for hierarchy \"MIPSnp:MIPSnp0\"" {  } { { "DE10_LITE_Default.vhd" "MIPSnp0" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644045 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regD mipsnp.vhd(184) " "VHDL Process Statement warning at mipsnp.vhd(184): inferring latch(es) for signal or variable \"regD\", which holds its previous value in one or more paths through the process" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[0\] mipsnp.vhd(184) " "Inferred latch for \"regD\[0\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[1\] mipsnp.vhd(184) " "Inferred latch for \"regD\[1\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[2\] mipsnp.vhd(184) " "Inferred latch for \"regD\[2\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[3\] mipsnp.vhd(184) " "Inferred latch for \"regD\[3\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[4\] mipsnp.vhd(184) " "Inferred latch for \"regD\[4\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[5\] mipsnp.vhd(184) " "Inferred latch for \"regD\[5\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[6\] mipsnp.vhd(184) " "Inferred latch for \"regD\[6\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[7\] mipsnp.vhd(184) " "Inferred latch for \"regD\[7\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[8\] mipsnp.vhd(184) " "Inferred latch for \"regD\[8\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[9\] mipsnp.vhd(184) " "Inferred latch for \"regD\[9\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[10\] mipsnp.vhd(184) " "Inferred latch for \"regD\[10\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[11\] mipsnp.vhd(184) " "Inferred latch for \"regD\[11\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[12\] mipsnp.vhd(184) " "Inferred latch for \"regD\[12\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[13\] mipsnp.vhd(184) " "Inferred latch for \"regD\[13\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[14\] mipsnp.vhd(184) " "Inferred latch for \"regD\[14\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regD\[15\] mipsnp.vhd(184) " "Inferred latch for \"regD\[15\]\" at mipsnp.vhd(184)" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644047 "|DE10_LITE_Default|MIPSnp:MIPSnp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM MIPSnp:MIPSnp0\|IM:IMi " "Elaborating entity \"IM\" for hierarchy \"MIPSnp:MIPSnp0\|IM:IMi\"" {  } { { "mipsnp.vhd" "IMi" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP MIPSnp:MIPSnp0\|MP:MPi " "Elaborating entity \"MP\" for hierarchy \"MIPSnp:MIPSnp0\|MP:MPi\"" {  } { { "mipsnp.vhd" "MPi" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF MIPSnp:MIPSnp0\|RF:RFi " "Elaborating entity \"RF\" for hierarchy \"MIPSnp:MIPSnp0\|RF:RFi\"" {  } { { "mipsnp.vhd" "RFi" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644055 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegOut rf.vhd(38) " "VHDL Process Statement warning at rf.vhd(38): inferring latch(es) for signal or variable \"RegOut\", which holds its previous value in one or more paths through the process" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594965644063 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r28 rf.vhd(96) " "VHDL Process Statement warning at rf.vhd(96): signal \"r28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644063 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r28 rf.vhd(114) " "VHDL Process Statement warning at rf.vhd(114): signal \"r28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[0\] rf.vhd(38) " "Inferred latch for \"RegOut\[0\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[1\] rf.vhd(38) " "Inferred latch for \"RegOut\[1\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[2\] rf.vhd(38) " "Inferred latch for \"RegOut\[2\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[3\] rf.vhd(38) " "Inferred latch for \"RegOut\[3\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[4\] rf.vhd(38) " "Inferred latch for \"RegOut\[4\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[5\] rf.vhd(38) " "Inferred latch for \"RegOut\[5\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[6\] rf.vhd(38) " "Inferred latch for \"RegOut\[6\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[7\] rf.vhd(38) " "Inferred latch for \"RegOut\[7\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[8\] rf.vhd(38) " "Inferred latch for \"RegOut\[8\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[9\] rf.vhd(38) " "Inferred latch for \"RegOut\[9\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[10\] rf.vhd(38) " "Inferred latch for \"RegOut\[10\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[11\] rf.vhd(38) " "Inferred latch for \"RegOut\[11\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[12\] rf.vhd(38) " "Inferred latch for \"RegOut\[12\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[13\] rf.vhd(38) " "Inferred latch for \"RegOut\[13\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[14\] rf.vhd(38) " "Inferred latch for \"RegOut\[14\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[15\] rf.vhd(38) " "Inferred latch for \"RegOut\[15\]\" at rf.vhd(38)" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965644064 "|DE10_LITE_Default|MIPSnp:MIPSnp0|RF:RFi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPSnp:MIPSnp0\|ALU:ALUi " "Elaborating entity \"ALU\" for hierarchy \"MIPSnp:MIPSnp0\|ALU:ALUi\"" {  } { { "mipsnp.vhd" "ALUi" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MIPSnp:MIPSnp0\|DM:DMi " "Elaborating entity \"DM\" for hierarchy \"MIPSnp:MIPSnp0\|DM:DMi\"" {  } { { "mipsnp.vhd" "DMi" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:UDC1 " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:UDC1\"" {  } { { "DE10_LITE_Default.vhd" "UDC1" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder SegmentDecoder:HSD0 " "Elaborating entity \"SegmentDecoder\" for hierarchy \"SegmentDecoder:HSD0\"" {  } { { "DE10_LITE_Default.vhd" "HSD0" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965644081 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 117 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1594965644308 "|DE10_LITE_Default|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1594965644308 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPSnp:MIPSnp0\|DM:DMi\|DataMemory " "RAM logic \"MIPSnp:MIPSnp0\|DM:DMi\|DataMemory\" is uninferred due to asynchronous read logic" {  } { { "dm.vhd" "DataMemory" { Text "C:/DE10_LITE_Default/dm.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1594965644543 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1594965644543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594965645643 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1594965645720 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1594965645720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[0\] " "Latch MIPSnp:MIPSnp0\|regD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[1\] " "Latch MIPSnp:MIPSnp0\|regD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[2\] " "Latch MIPSnp:MIPSnp0\|regD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[3\] " "Latch MIPSnp:MIPSnp0\|regD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[4\] " "Latch MIPSnp:MIPSnp0\|regD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[5\] " "Latch MIPSnp:MIPSnp0\|regD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[6\] " "Latch MIPSnp:MIPSnp0\|regD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[7\] " "Latch MIPSnp:MIPSnp0\|regD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[8\] " "Latch MIPSnp:MIPSnp0\|regD\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[9\] " "Latch MIPSnp:MIPSnp0\|regD\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[10\] " "Latch MIPSnp:MIPSnp0\|regD\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645728 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[11\] " "Latch MIPSnp:MIPSnp0\|regD\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[12\] " "Latch MIPSnp:MIPSnp0\|regD\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[13\] " "Latch MIPSnp:MIPSnp0\|regD\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[14\] " "Latch MIPSnp:MIPSnp0\|regD\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|regD\[15\] " "Latch MIPSnp:MIPSnp0\|regD\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[0\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[1\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[2\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[3\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[4\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[5\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[6\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[7\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[8\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645729 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[9\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[10\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[11\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[12\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[13\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[14\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[15\] " "Latch MIPSnp:MIPSnp0\|RF:RFi\|RegOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594965645730 ""}  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594965645730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594965646690 "|DE10_LITE_Default|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594965646690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594965646857 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ClkGen:CG0\|i\[31\] Low " "Register ClkGen:CG0\|i\[31\] will power up to Low" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 267 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594965646984 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ClkGen:CG0\|i\[0\] Low " "Register ClkGen:CG0\|i\[0\] will power up to Low" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 267 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594965646984 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1594965646984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DE10_LITE_Default/DE10_LITE_Default.map.smsg " "Generated suppressed messages file C:/DE10_LITE_Default/DE10_LITE_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965649025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594965649871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594965649871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594965651138 "|DE10_LITE_Default|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594965651138 "|DE10_LITE_Default|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594965651138 "|DE10_LITE_Default|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594965651138 "|DE10_LITE_Default|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594965651138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4635 " "Implemented 4635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594965651138 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594965651138 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1594965651138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4450 " "Implemented 4450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594965651138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594965651138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594965651164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 15:00:51 2020 " "Processing ended: Fri Jul 17 15:00:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594965651164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594965651164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594965651164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594965651164 ""}
