Fitter report for MSX
Fri Dec 24 22:54:10 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 22:54:09 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; MSX                                             ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 12,642 / 41,910 ( 30 % )                        ;
; Total registers                 ; 15280                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 400,381 / 5,662,720 ( 7 % )                     ;
; Total RAM Blocks                ; 78 / 553 ( 14 % )                               ;
; Total DSP Blocks                ; 43 / 112 ( 38 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add1~14                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add23~38                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Equal33~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add17~30                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add20~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add160~33                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add161~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add163~38                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN998_BDD999                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN998_RESYN1176_BDD1177                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN998_RESYN1178_BDD1179                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN1000_BDD1001                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan31~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan31~9                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~9_RESYN976_BDD977                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~25                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~26                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_NEW195_RTM0197                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM196                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM327                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM329                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM331                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_NEW192_RTM0194                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM193                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM321                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM323                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM325                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_NEW189_RTM0191                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM190                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM315                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM317                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM319                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_NEW186_RTM0188                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM187                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM309                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM311                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM313                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_NEW183_RTM0185                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM184                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM303                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM305                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM307                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_NEW180_RTM0182                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM181                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM297                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM299                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM301                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_NEW177_RTM0179                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM178                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM291                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM293                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM295                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_NEW174_RTM0176                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM175                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM279                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM281                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM283                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM285                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM287                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM289_OTERM602                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_NEW219_RTM0221                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM220                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM377                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM379                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM381                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_NEW216_RTM0218                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM217                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM371                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM373                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM375                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_NEW213_RTM0215                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM214                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM365                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM367                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM369                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_NEW210_RTM0212                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM211                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM359                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM361                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM363                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_NEW207_RTM0209                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM208                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM353                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM355                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM357                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_NEW204_RTM0206                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM205                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM347                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM349                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM351                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_NEW201_RTM0203                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM202                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM341                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM343                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM345                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_NEW198_RTM0200                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM199                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM333                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM335                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM337                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM339_OTERM604                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_NEW243_RTM0245                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM244                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM427                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM429                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM431                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_NEW240_RTM0242                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM241                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM421                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM423                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM425                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_NEW237_RTM0239                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM238                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM415                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM417                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM419                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_NEW234_RTM0236                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM235                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM409                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM411                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM413                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_NEW231_RTM0233                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM232                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM403                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM405                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM407                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_NEW228_RTM0230                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM229                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM397                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM399                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM401                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_NEW225_RTM0227                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM226                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM391                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM393                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM395                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_NEW222_RTM0224                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM223                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM383                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM385                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM387                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM389_OTERM606                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc~8                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|lev_dec_v~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|lev_dec_v~0_RESYN1052_BDD1053                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~8                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~8_RESYN978_BDD979                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~8_RESYN980_BDD981                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~5_RESYN1166_BDD1167                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN1168_BDD1169                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN1170_BDD1171                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN1172_BDD1173                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN1174_BDD1175                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[0]~3_RESYN1022_BDD1023                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[1]~7_RESYN1030_BDD1031                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; cnt[0]~9                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|state~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add3~14                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Mux12~0                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal5~0                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal5~0_OTERM157                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal5~0_RTM0159                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal5~0_RTM0159                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~1_OTERM149                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~1_OTERM151                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~1_OTERM153                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~1_OTERM155                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~2_OTERM161                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~2_OTERM163                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~2_OTERM171                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~3                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~3_OTERM165                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~3_OTERM173                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4_NEW_REG166_RTM0168                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4_NEW_REG166_RTM0168                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4_OTERM167                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4_RTM0169                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Equal17~4_RTM0169                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|HardRst_cnt[2]~5                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|HardRst_cnt[3]~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|HardRst_cnt[3]~3                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|HardRst_cnt~6                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|LogoRstCnt~0                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|LogoRstCnt~0_RTM0158                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|LogoRstCnt~0_RTM0158                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[0]~9                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[1]~8                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[3]~6                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[4]~7                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|Slot1Mode~0                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add1~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add2~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add3~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add4~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add5~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add7~13                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add7~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add8~13                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add8~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add9~14                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add10~14                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add11~14                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add13~14                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Add16~25                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|A~16                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Equal29~0                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC~21                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC~22                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC~23                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC~24                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC~28                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|SP~9                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_ALU:alu|Add3~2                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_ALU:alu|Add5~2                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_ALU:alu|DAA_Q[1]~0                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_ALU:alu|DAA_Q[1]~1                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ~30                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ~31                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ~35                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|Add1~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|Add2~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR~1                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Add2~10                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Add3~14                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Add6~14                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Add7~10                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE~52                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE~53                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[0]~19                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Selector22~1                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Selector22~2                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Add2~18                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Add3~18                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|W_G[1]~3                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|W_R[1]~3                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|Add9~17                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTER_YP_V~4                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|Add0~1                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|Add0~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|ADDR_E[1]~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|ADDR_O[1]~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|Add0~18                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|counter~5                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|Add0~2                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|w_addr1[1]~1                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Add0~17                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Add0~18                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux12~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux12~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux13~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux14~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux14~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux14~3                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux15~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux15~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux16~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux16~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux16~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux16~3                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux17~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux17~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux17~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|Mux17~3                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|w_addr1[6]~3                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Add1~46                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|dphase~12                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|Add0~2                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[0]~2                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|Add0~6                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[0]~2                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|Add0~6                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[0]~3                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add6~37                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add6~60                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add7~18                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add9~17                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add12~0                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add12~1                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Add0~13                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Add0~14                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux9~1                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux10~2                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux10~3                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux11~1                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux11~4                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux12~0                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux12~3                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux12~4                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux12~5                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux12~6                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux13~0                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux13~1                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|Mux13~3                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~2                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~3                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~5                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~6                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~8                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~9                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft0~10                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~2                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~3                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~5                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~6                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~8                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~9                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~10                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~12                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ShiftLeft1~15                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_rst_seq[1]~1                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|DecSccA~1                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|DecSccA~1_OTERM275                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[0]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[0]_OTERM259                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[1]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[1]_OTERM247                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[1]_OTERM249                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[2]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[2]_OTERM251                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[3]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[3]_OTERM253                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[4]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[4]_OTERM255                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[5]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[5]_OTERM257                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2~0                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccModeB[5]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccModeB[5]_OTERM261                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|DecSccA~0                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|DecSccA~0_OTERM277                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[0]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[0]_OTERM273                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[1]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[1]_OTERM263                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[2]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[2]_OTERM265                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[3]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[3]_OTERM267                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[4]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2[4]_OTERM269                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2~8                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeB[5]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeB[5]_OTERM271                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|Add3~38                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|Add5~46                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|Add7~30                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|Add9~62                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|LessThan1~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|LessThan2~5                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|LessThan3~3                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|LessThan4~6                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|ff_1sec_cnt[0]~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|process_8~0                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|w_1sec~1                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|CustomSpeed[2]~3                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|Mux9~1                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add2~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~1                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Decoder2~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Decoder2~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Decoder2~2                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Decoder4~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[63]~7                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[2]~4                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw~3                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|Add0~57                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|Add3~2                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|LessThan0~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|LessThan0~6                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sum[7]~0                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|tconv~0                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|Add0~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|Mux7~4                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|Selector18~1                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|Selector18~4                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr~5                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|miso~4                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|miso~12                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|miso~12_RESYN1044_BDD1045                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|miso~12_RESYN1046_BDD1047                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~2                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~3                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~4                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~5                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~5_RESYN942_BDD943                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~5_RESYN944_BDD945                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|rx_finish~5_RESYN946_BDD947                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|tx_finish~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|tx_finish~2                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|tx_finish~3                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|tx_finish~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|tx_finish~4_RESYN948_BDD949                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add3~18                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add5~26                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan1~4                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan3~1                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Add0~29                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Add0~30                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|LessThan1~2                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~19                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux22~0                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux24~25                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM505                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM503                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM501                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM499                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM497                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM495                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM493                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM491                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM489                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM487                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM485                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM483                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM481                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM479                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM477                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM475                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM473                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM471                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM469                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM467                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM465                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM463                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG458_RTM0460                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM459                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0461                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0461                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add19~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add20~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add22~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add24~10                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN956_BDD957                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN958_BDD959                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~4_RESYN1064_BDD1065                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~11_RESYN1074_BDD1075                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN1058_BDD1059                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3_RESYN1060_BDD1061                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN1062_BDD1063                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~1                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~2                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~2_RESYN1066_BDD1067                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~3                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~5_RESYN972_BDD973                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~5_RESYN974_BDD975                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~7_RESYN1068_BDD1069                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~3                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~0_RESYN1054_BDD1055                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~0_RESYN1056_BDD1057                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~4                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~0_RESYN962_BDD963                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~0_RESYN964_BDD965                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~3_RESYN966_BDD967                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]~3_RESYN968_BDD969                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~3                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~3_RESYN1070_BDD1071                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~3_RESYN1072_BDD1073                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~8                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~8_RESYN1080_BDD1081                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[0]~8_RESYN1082_BDD1083                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[7]~6                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[7]~7                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~8                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~8_RESYN1076_BDD1077                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~8_RESYN1078_BDD1079                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~9                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~10                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~14                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~14_RESYN1084_BDD1085                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~14_RESYN1086_BDD1087                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~14_RESYN1088_BDD1089                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~14_RESYN1090_BDD1091                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~26                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~27                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~27_RESYN1092_BDD1093                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~27_RESYN1094_BDD1095                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~27_RESYN1096_BDD1097                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~31                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~32                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~32_RESYN1098_BDD1099                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~32_RESYN1100_BDD1101                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~32_RESYN1102_BDD1103                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~36                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~37                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~37_RESYN1104_BDD1105                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~37_RESYN1106_BDD1107                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~37_RESYN1108_BDD1109                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~39                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~42                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~42_RESYN1110_BDD1111                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~42_RESYN1112_BDD1113                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~42_RESYN1114_BDD1115                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~46                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1116_BDD1117                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1118_BDD1119                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1120_BDD1121                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~51                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~52                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~52_RESYN1122_BDD1123                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~52_RESYN1124_BDD1125                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~52_RESYN1126_BDD1127                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~56                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~57                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~57_RESYN1128_BDD1129                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~57_RESYN1130_BDD1131                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~57_RESYN1132_BDD1133                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~64                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~68                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~68_RESYN1134_BDD1135                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~68_RESYN1136_BDD1137                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~68_RESYN1138_BDD1139                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~72                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~73                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~73_RESYN1140_BDD1141                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~73_RESYN1142_BDD1143                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~73_RESYN1144_BDD1145                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~77                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~78                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~78_RESYN1146_BDD1147                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~78_RESYN1148_BDD1149                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~78_RESYN1150_BDD1151                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~82                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1152_BDD1153                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1154_BDD1155                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1156_BDD1157                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~90                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~90_RESYN1158_BDD1159                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~90_RESYN1160_BDD1161                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~90_RESYN1162_BDD1163                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add17~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add19~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add20~54                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add22~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add24~38                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Equal12~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_osd_start~3                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_vcnt~15                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|v_cnt~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~7                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~114                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~128                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~131                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~133                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~134                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~136                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~37                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~137                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~352                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~353                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~354                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~376                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~377                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~378                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~390                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~417                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~418                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~480                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~13               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~14               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~22               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~4 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~62                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~5                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~9                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add0~0                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add0~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM708                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM710                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM712                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM714                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM716                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM718                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM720                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM666_OTERM754                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5_OTERM664_OTERM726                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5_OTERM664_OTERM730                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9_RTM01551                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9_RTM01551                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~13                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~13_OTERM660_OTERM734                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~17                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~21                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~25                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~30                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~33                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37_OTERM1458_OTERM1522                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37_OTERM1458_OTERM1524                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~41                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1452_OTERM1520                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1452_OTERM1528                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1452_OTERM1530                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53_OTERM1450_OTERM1526                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53_OTERM1450_OTERM1532                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~58                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~61                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~66                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69_OTERM1446_OTERM1534                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69_OTERM1446_OTERM1536                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~74                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~77                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~82                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85_OTERM1442_OTERM1538                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85_OTERM1442_OTERM1540                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~90                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~93                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~98                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101_OTERM1438_OTERM1516                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101_OTERM1438_OTERM1518                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~106                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM0548                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM01270                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM01513                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM01513                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~27                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~27_RESYN1048_BDD1049                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~32                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~32_RESYN1050_BDD1051                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM1355_OTERM1476                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM1355_OTERM1478                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM1355_OTERM1480                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM1355_OTERM1482                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_OTERM1351_OTERM1512                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM0549                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM01271                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM01514                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM1347_OTERM1472                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM1347_OTERM1474                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM1347_OTERM1488                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM1347_OTERM1490                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM1345_OTERM1484                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM1345_OTERM1486                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM1345_OTERM1492                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM1345_OTERM1494                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~33                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM1341_OTERM1496                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM1341_OTERM1498                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM1341_OTERM1500                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM1341_OTERM1502                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM1339_OTERM1504                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM1339_OTERM1506                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM1339_OTERM1508                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM1339_OTERM1510                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~46                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~50                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~54                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add11~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add11~1_RESYN996_BDD997                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5_OTERM704_OTERM760                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5_OTERM704_OTERM764                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9_RTM01469                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9_RTM01469                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~13_OTERM700_OTERM768                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM694_OTERM774                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM694_OTERM778                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM694_OTERM782                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM694_OTERM786                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM694_OTERM790                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~34                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~38                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~42                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~46                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add14~3                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add14~3_RESYN1004_BDD1005                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~5_RTM0590                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~5_RTM0833                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~5_RTM01400                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~5_RTM01400                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~1_RESYN1002_BDD1003                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~4                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~8                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~8_RESYN1164_BDD1165                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM1295_OTERM1361                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM1295_OTERM1363                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM1295_OTERM1375                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM1295_OTERM1377                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM1293_OTERM1365                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM1293_OTERM1399                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM1293_OTERM1403                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM0591                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM0595                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM0834                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM0838                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM01401                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_RTM01405                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM0599                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM0842                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM01409                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM1287_OTERM1367                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM1287_OTERM1369                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM1287_OTERM1371                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM1287_OTERM1373                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_OTERM1283_OTERM1407                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM0600                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM0843                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM01410                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~37                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~41_RTM0594                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~41_RTM0837                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~41_RTM01404                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~41_RTM01404                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~45_RTM0598                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~45_RTM0841                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~45_RTM01408                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~45_RTM01408                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM1277_OTERM1379                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM1277_OTERM1381                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM1277_OTERM1383                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM1277_OTERM1385                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~77                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1387                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1389                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1391                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1393                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1395                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM1273_OTERM1397                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~94                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~102                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add22~5_RTM01545                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add22~5_RTM01545                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|WideAnd1~0                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|din2[19]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|din2[20]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|din2[21]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[2]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[2]_OTERM1335                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM1323                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM1325                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM1327                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM1329                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM1331                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1464                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1466                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1468                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[5]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[6]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb[7]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[10]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[11]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[12]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[13]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[14]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[15]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[16]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[17]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~0                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~1_RESYN1040_BDD1041                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~2_RESYN1042_BDD1043                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb~3_RTM01470                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]_OTERM1193                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]_OTERM1195_OTERM1542                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM1181                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM1183                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM1185                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM1187                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM1189                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]_OTERM1197                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]_OTERM1199                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]_OTERM1201_OTERM1544                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[5]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[6]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr[7]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM53                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM55                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM57                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM81                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM85                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM89                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM93                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM97                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM99                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM101                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]_OTERM69                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]_OTERM77                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[12]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[13]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[14]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[15]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[16]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[17]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[17]_OTERM61                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[18]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~0                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~1_RESYN1034_BDD1035                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~2_RESYN1036_BDD1037                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3_RESYN1038_BDD1039                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3_RESYN1038_RTM01546                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[2]_OTERM1556                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[3]_OTERM1554                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]_OTERM1548                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]_OTERM1550                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[5]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[6]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y[7]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM1                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM7                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[11]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[12]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[13]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[14]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[15]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|y~2_RTM01552                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a0                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a1                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a2                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a3                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a4                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a5                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a6                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a7                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a8                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a9                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a10                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a11                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a12                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a13                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a14                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a15                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a16                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a17                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a18                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a19                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a20                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a21                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a22                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a23                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a24                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a25                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a26                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a27                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a28                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a29                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a30                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a31                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a32                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a33                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a34                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ram_block1a35                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[0]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[1]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[2]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[3]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[4]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[5]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[6]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[7]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[8]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[9]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[10]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[11]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[12]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[13]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[14]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|MemDbi[15]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[0]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[1]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[2]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[2]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[2]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[3]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[4]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[5]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[6]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[6]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[6]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[7]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[7]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[7]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[8]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[8]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[8]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[9]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[10]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[11]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[11]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[11]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[11]~_Duplicate_1                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[12]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrAdr[12]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[12]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrAdr[12]~_Duplicate_1                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[0]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrCmd[0]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[0]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                                                                 ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[1]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrCmd[1]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[1]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[2]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|emsx_top:emsx|SdrCmd[2]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|emsx_top:emsx|SdrCmd[2]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[0]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[1]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[2]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[3]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[16]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[16]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[16]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[16]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[17]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[17]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[17]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[17]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[18]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[18]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[18]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[18]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[19]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[19]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[19]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[19]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[20]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[20]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[20]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[20]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[21]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[21]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[21]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[21]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[22]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[22]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[22]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[22]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[23]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[23]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[23]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[23]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[24]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[24]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[24]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[24]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[25]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[25]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[25]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[25]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[26]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[26]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[26]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[26]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[27]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[27]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[27]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[27]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[28]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[28]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[28]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[28]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[29]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[29]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[29]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[29]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[30]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[30]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[30]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[30]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[31]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_tmp[12]                                                                                                                                              ; BY               ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[31]                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[31]~_Duplicate_1                                                                                                                              ; Q                ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MULU_Prod32[31]~SCLR_LUT                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[0]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[1]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[2]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[3]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[4]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[5]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[6]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[7]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_weight[8]                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                                                                           ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[0]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[1]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[2]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[3]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[4]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_weight[5]                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8                                                                        ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[0]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[1]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[2]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[3]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[4]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[5]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[6]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[7]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[8]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                                                                              ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[0]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[1]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[2]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[3]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[4]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[5]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[6]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_w[7]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8                                                            ; AX               ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[0]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a0                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[1]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a1                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[2]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a2                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[3]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a3                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[4]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a4                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[5]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a5                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[6]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a6                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sd_card:sd_card|sdbuf:conf|q_b[7]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ram_block1a7                                                                                              ; PORTBDATAOUT     ;                       ;
; emu:emu|sdram_dq[0]~en                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_1                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_1                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_1                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_2                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_3                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_2                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_2                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_3                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_4                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_3                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_3                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_4                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_5                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_4                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_4                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_5                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_6                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_5                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_5                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_6                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_7                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_6                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_6                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_7                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_8                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_7                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_7                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_8                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_9                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_8                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_8                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_9                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_10                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_9                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_9                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_10                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_11                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_10                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_10                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_11                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_12                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_11                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_11                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_12                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_13                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_12                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_12                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_13                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_14                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_13                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_13                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_14                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_dq[0]~en_Duplicate_15                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_14                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_14                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_15                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_dq[0]~en_Duplicate_15                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_dq[8]                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[8]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; emu:emu|sdram_dq[8]                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[8]~_Duplicate_1                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[9]                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[9]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; emu:emu|sdram_dq[9]                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[9]~_Duplicate_1                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[10]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[10]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[10]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[10]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_dq[11]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[11]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[11]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[11]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_dq[12]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[12]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[12]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[12]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_dq[13]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[13]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[13]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[13]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_dq[14]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[14]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[14]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[14]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_dq[15]                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_dq[15]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_dq[15]                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_dq[15]~_Duplicate_1                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|video_freak:video_freak|arx[0]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AX               ;                       ;
; emu:emu|video_freak:video_freak|arx[0]                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|arx[0]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; emu:emu|video_freak:video_freak|arx[1]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AX               ;                       ;
; emu:emu|video_freak:video_freak|arx[1]                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|arx[1]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; emu:emu|video_freak:video_freak|ary[0]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AX               ;                       ;
; emu:emu|video_freak:video_freak|ary[0]                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_1                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AX               ;                       ;
; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_1                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_2                                                                                                                                              ; Q                ;                       ;
; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_2                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AX               ;                       ;
; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_2                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_3                                                                                                                                              ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[3]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[3]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[3]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[4]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[4]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[4]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[5]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[5]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[5]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[6]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[6]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[6]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[6]~_Duplicate_1                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[6]~_Duplicate_1                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[6]~_Duplicate_2                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vcrop[8]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult1~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vcrop[8]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vcrop[8]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[0]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[0]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[0]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[1]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[1]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[1]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[2]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[2]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[2]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[3]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[3]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[3]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[4]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[4]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[4]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[5]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[5]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[5]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[6]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[6]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[6]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[7]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[7]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[7]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[8]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[8]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[8]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[9]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[9]                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[9]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[10]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[10]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[10]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; emu:emu|video_freak:video_freak|vtot[11]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|Mult0~8                                                                                                                                                          ; AY               ;                       ;
; emu:emu|video_freak:video_freak|vtot[11]                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_freak:video_freak|vtot[11]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                ; I                ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM329                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM323                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM317                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM311                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM305                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM299                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM293                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM281                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM289_OTERM602                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM379                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM373                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM367                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM361                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM355                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM349                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM343                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM335                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM339_OTERM604                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM429                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM423                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM417                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM411                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM405                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM399                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM393                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM385                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM389_OTERM606                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; FB_FMT[1]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_FMT[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; FB_STRIDE[10]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_STRIDE[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; FB_STRIDE[11]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_STRIDE[11]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; HSET[4]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[4]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; LFB_BASE[14]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[14]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[29]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[29]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[30]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[30]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; acx_att[0]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; acx_att[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; acx_att[4]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[19]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[19]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[26]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[26]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[31]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[31]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_wptr[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|data2[3]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|data2[14]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[14]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[16]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[16]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[19]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[19]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[25]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[25]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[29]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[29]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[30]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[30]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[32]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[32]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[34]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[34]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[36]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[36]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[49]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[49]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[53]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[53]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[59]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[59]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|avl_o_vs                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_o_vs~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_acpt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_acpt[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_de_delay[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_de_pre                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_pre~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_divstart                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divstart~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_h_frac[9]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_h_frac[9]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hmax[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.b[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hpix1.b[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.b[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.r[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.r[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.r[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.r[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lrad[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM287                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pix.b[7]_OTERM287~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[28]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[28]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[32]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[32]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[33]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[33]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[35]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[35]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[36]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[36]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[38]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[38]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[39]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[39]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[40]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[40]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[44]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[44]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[55]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[55]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[61]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[61]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[63]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[63]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[72]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[72]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[74]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[74]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[75]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[75]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[76]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[76]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[78]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[78]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[81]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[81]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[84]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[84]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[86]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[86]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[91]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[91]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[92]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[92]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[93]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[93]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[94]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[94]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[95]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[95]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[96]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[96]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[98]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[98]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[99]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[99]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[100]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[100]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[104]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[104]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[114]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[114]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[118]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[118]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_vacc[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vdivr[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vdivr[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vdown                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vdown~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vmax[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vs_pre                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vs_pre~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_acpt4[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_acpt4[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_dcptv[1][5]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][5]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_divstart                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divstart~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_hacc[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hacc[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hbcpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hsp                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsp~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_pshift[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_pshift[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_shift[136]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[136]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[141]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[141]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[142]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[142]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[8]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[8]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[11]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[11]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[4]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[4]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[15]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[15]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[8]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[8]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[11]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[11]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[12]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[12]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[16]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[16]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[17]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[17]~DUPLICATE                                                                                                                                ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[2]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[2]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; cfg_custom_p2[0]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[8]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[14]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[14]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[27]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[27]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[28]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[28]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[29]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[29]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cmd[5]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cmd[5]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cmd[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cmd[7]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[4]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[4]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; coef_addr[0]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_addr[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; csync:csync_hdmi|h_cnt[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[10]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[10]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|h_cnt[14]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[14]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_vga|h_cnt[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; csync:csync_vga|prev_hs                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|prev_hs~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|div[0]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|div[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[1]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[3]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[7]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[11]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[11]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|ClrAdr[12]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ClrAdr[12]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|HardRst_cnt[1]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|HardRst_cnt[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|Reso_v                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|Reso_v~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|RstSeq[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|RstSeq[3]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|RstSeq[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|ACC[3]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|ACC[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Arith16_r                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Arith16_r~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Auto_Wait_t1                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Auto_Wait_t1~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusA[7]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusA[7]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusB[3]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusB[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|F[2]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|F[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Halt_FF                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Halt_FF~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[3]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[4]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[7]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[7]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IntE_FF2                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IntE_FF2~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MCycle[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MCycle[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MCycle[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|MCycle[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|R[5]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|R[5]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[0][2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[0][2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[1][2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[4][1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[4][1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[4][3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[4][3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[5][3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[6][7]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[6][7]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[7][2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[7][2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[7][3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[7][3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[0][2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[0][2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[4][0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[4][0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[5][6]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[5][6]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|TState[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|TState[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|IRAMADR[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|IRAMADR[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[1]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[2]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[3]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[4]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[6]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[8]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[8]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[13]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[13]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[14]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[14]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[15]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[15]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[4]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[5]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[5]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[6]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[6]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[7]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIX                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIX~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIY                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIY~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[5]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[5]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[7]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[8]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[8]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[7]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STIDLE                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STIDLE~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STPRERDVRAM                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STPRERDVRAM~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDCPU                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDCPU~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDVRAM                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDVRAM~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITWRVRAM                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITWRVRAM~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[9]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[9]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[10]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[10]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TR                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TR~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TRCLRACK                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TRCLRACK~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[6]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[4]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[7]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[7]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[1]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_PIX2[1]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_PIX2[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_PIX2[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_PIX2[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOIN                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOIN~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_WR_REQ                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_WR_REQ~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_ON                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_ON~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_SIZE                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_SIZE~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_ZOOM                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_ZOOM~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[2]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R8_COL0_ON                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R8_COL0_ON~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R10R3_COL_ADDR[6]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R10R3_COL_ADDR[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[5]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[6]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[1]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[3]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[4]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[4]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[14]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[14]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[2]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[3]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[5]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPATTRTBLBASEADDR[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[6]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[7]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[7]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREEND                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREEND~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_PREPARE                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_PREPARE~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[7]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[8]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[8]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[5]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[5]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[6]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[6]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[7]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[7]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[8]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[8]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[10]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[10]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[1]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[1]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[2]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[2]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[6]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[6]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[7]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[7]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[1]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[1]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[3]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[3]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[7]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[7]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VrmDbi[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VrmDbi[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VrmDbi[6]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VrmDbi[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VrmDbi[9]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VrmDbi[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|VrmDbi[12]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VrmDbi[12]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|VrmDbi[15]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|VrmDbi[15]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|count[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|count[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|cpucen_5m                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|cpucen_5m~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_data0[7]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_data0[7]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[10]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[10]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[12]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[13]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[13]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[15]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[15]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[0]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[0]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[3]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[3]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[4]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[4]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[6]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[6]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[7]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[7]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[8]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|data.value[8]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_data0[3]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|ff_data0[3]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[12]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[12]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[3]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[6]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[11]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[1]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[2]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[2]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[3]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[3]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[3]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[3]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[4]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[4]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|blk[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|blk[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_d1[6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|ff_d1[6]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]~DUPLICATE                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]~DUPLICATE                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[6]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[8]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[10]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[12]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[13]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egstate[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egstate[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|oplldat[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|oplldat[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|oplldat[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|oplldat[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|MtxIdx[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseps2:U06|MtxIdx[9]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|MtxSeq.MtxIdle                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseps2:U06|MtxSeq.MtxIdle~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|MtxSeq.MtxRead                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseps2:U06|MtxSeq.MtxRead~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|Ps2Chg                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseps2:U06|Ps2Chg~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|stb                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|eseps2:U06|stb~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_clk21m_cnt[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_clk21m_cnt[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_clk21m_cnt[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_clk21m_cnt[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_clk21m_cnt[5]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_clk21m_cnt[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_clk21m_cnt[7]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_clk21m_cnt[7]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_clksel5m_n                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_clksel5m_n~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_dip_req[6]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_dip_req[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_rst_seq[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_rst_seq[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_sdr_seq[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_sdr_seq[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|ff_sdr_seq[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|ff_sdr_seq[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|hstartcount[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|hstartcount[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|iSltDat[2]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|iSltDat[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|jSltScc1                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|jSltScc1~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr2[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr2[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|WavCpy                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|WavCpy~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[2]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_req_dl                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_req_dl~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[6]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[10]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[8]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[9]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[11]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[10]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[5]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[6]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[9]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeA[4]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeA[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|WavCpy                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|WavCpy~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num_dl[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num_dl[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[9]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[6]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_req_dl                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_req_dl~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[11]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[5]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[7]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[8]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[11]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[0]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[3]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|megasd:U03|MmcSeq[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|addr[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|addr[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[4]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[6]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[6]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[11]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[13]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[13]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[14]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_gen_cnt[14]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_vol[1]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_vol[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_vol[3]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_vol[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|noise_gen_cnt[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|noise_gen_cnt[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|poly17[6]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|poly17[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[1][1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[1][1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[1][3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[1][3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[2][7]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[2][7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[2][11]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[2][11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[3][11]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[3][11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][0]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][1]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][2]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[2][0]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[2][0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[4][0]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[4][0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[8][3]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[8][3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][2]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][3]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][4]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][4]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[11][0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[11][0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[13][2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[13][2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[15][6]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[15][6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|ff_1sec_cnt[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|rtc:U07|ff_1sec_cnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_ptr[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|rtc:U07|reg_ptr[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_ptr[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|rtc:U07|reg_ptr[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|rtcbase_cnt[9]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|rtcbase_cnt[9]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|CustomSpeed[1]~reg0                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|CustomSpeed[1]~reg0DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|LastRst_sta~reg0                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|LastRst_sta~reg0DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|MegaSD_req~reg0                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|MegaSD_req~reg0DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|WarmMSXlogo~reg0                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|WarmMSXlogo~reg0DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|ff_dip_ack[3]~reg0                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|ff_dip_ack[3]~reg0DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io41_id008_n~reg0                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|io41_id008_n~reg0DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io42_id212[3]~reg0                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|io42_id212[3]~reg0DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io42_id212[4]~reg0                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|io42_id212[4]~reg0DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io43_id212[2]~reg0                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|io43_id212[2]~reg0DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|portF4_mode~reg0                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|portF4_mode~reg0DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|pseudoStereo~reg0                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|pseudoStereo~reg0DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|swioKmap~reg0                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|switched_io_ports:U35|swioKmap~reg0DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[1]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[3]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[5]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[7]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[7]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[11]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[11]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[13]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[13]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[15]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[15]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[0]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[3]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_da0[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_mute_off                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_mute_off~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|emsx_top:emsx|wrt                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|emsx_top:emsx|wrt~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|gamma_fast:gamma|HSync_out                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|HSync_out~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|gamma_fast:gamma|RGB_out[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|RGB_out[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|gamma_fast:gamma|gamma_index_b[1]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|gamma_index_b[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|go[5]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|go[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[3]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[4]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[0]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[1]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[4]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[5]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[6]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[6]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[8]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[8]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[2]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[12]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[20]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[20]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[4]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[16]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[16]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[17]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[17]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[10]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[20]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[20]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[6]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[6]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[12]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[12]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[18]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[18]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[21]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[21]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[23]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[23]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[29]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[29]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[10]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[10]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[31]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[31]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hso                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hso~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|act[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|act[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|data2[10]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|data2[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|data3[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|data3[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|dout                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|dout~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[2]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[4]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[4]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[5]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[5]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sck                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sck~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sum[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sum[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|tconv[1]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|tconv[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ro[3]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ro[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sd_card:sd_card|ack[5]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|ack[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|buffer_ptr[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|cmd[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|cmd[4]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|idle_cnt[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|idle_cnt[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[6]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[8]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[8]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[12]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[12]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[17]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[17]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[19]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[19]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[30]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|lba[30]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sd_card:sd_card|new_lba[29]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_card:sd_card|new_lba[29]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|timeout[15]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|timeout[15]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|timeout[17]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|timeout[17]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|vcrop[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcrop[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[14]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[17]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[18]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[16]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[16]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[17]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[18]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[20]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[20]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|arxo[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|arxo[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_3                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ary[0]~_Duplicate_3DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[10]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[10]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[4]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[4]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[7]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[8]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[10]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcrop[5]~_Duplicate_1                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcrop[5]~_Duplicate_1DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[8]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[8]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[12]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[12]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[14]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[14]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[12]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[12]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[14]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[14]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[15]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[15]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|run                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|run~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[0]~_Duplicate_1                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[0]~_Duplicate_1DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[1]~_Duplicate_1                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[1]~_Duplicate_1DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[3]~_Duplicate_1                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[3]~_Duplicate_1DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[8]~_Duplicate_1                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[8]~_Duplicate_1DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[11]~_Duplicate_1                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[11]~_Duplicate_1DUPLICATE                                                                                                                                   ;                  ;                       ;
; gotd2                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; gotd2~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                                                             ;                  ;                       ;
; hs_cnt[0]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hs_cnt[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; hs_cnt[1]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hs_cnt[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; hss[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hss[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; line_cnt[2]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; line_cnt[9]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|old_clk                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|old_clk~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|idx[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|idx[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM501                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~9_OTERM501DUPLICATE                                                                                                                                                            ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM499                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~13_OTERM499DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM493                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~25_OTERM493DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM487                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~37_OTERM487DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM485                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~41_OTERM485DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM483                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~45_OTERM483DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM481                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~49_OTERM481DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM477                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~57_OTERM477DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                ;                  ;                       ;
; osd:hdmi_osd|bcnt[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|bcnt[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[22]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|hs_out                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|hs_out~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|infox[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infox[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|infoy[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoy[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infoy[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoy[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_mux                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|osd_mux~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|bcnt[7]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|deD~reg1                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|deD~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|h_cnt[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[13]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_cnt[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_cnt[17]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|has_cmd                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|has_cmd~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|infoh[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infoh[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infow[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infow[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infow[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|nrdout1[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[6]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|nrdout1[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|nrdout1[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|nrdout1[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|pixcnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|pixcnt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|pixcnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[17]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[19]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[19]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|rdout[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|rdout[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|rdout[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[12]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[12]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[13]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[14]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[14]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[19]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[19]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[20]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[20]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|rdout[21]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[21]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                     ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|scanline[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; state[0]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sync_fix:sync_h|cnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[23]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[27]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|pos[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|pos[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_v|cnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[23]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[27]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[27]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[1]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[8]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[8]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[7]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[7]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[8]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[8]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[9]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[3]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[8]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[8]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[13]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage~DUPLICATE                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write~DUPLICATE                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                              ;                  ;                       ;
; sysmem_lite:sysmem|timeout[7]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|timeout[12]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[12]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[13]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[13]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[16]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[16]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[17]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[17]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[23]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[23]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[26]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[26]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vcnt[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[7]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[7]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[11]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[11]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pb_2[17]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[17]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pr_2[12]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[12]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pr_2[15]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[15]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pr_2[18]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[18]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|y_2[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]_OTERM1195_OTERM1542                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr[2]_OTERM1195_OTERM1542~DUPLICATE                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|y[7]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|y[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 36086 ) ; 0.00 % ( 0 / 36086 )       ; 0.00 % ( 0 / 36086 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 36086 ) ; 0.00 % ( 0 / 36086 )       ; 0.00 % ( 0 / 36086 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 36035 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 51 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/MSX_MiSTer-master/output_files/MSX.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12,642 / 41,910       ; 30 %  ;
; ALMs needed [=A-B+C]                                        ; 12,642                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14,548 / 41,910       ; 35 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,427                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,394                 ;       ;
;         [c] ALMs used for registers                         ; 2,727                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,007 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 101 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 92                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,915 / 4,191         ; 46 %  ;
;     -- Logic LABs                                           ; 1,915                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 19,918                ;       ;
;     -- 7 input functions                                    ; 311                   ;       ;
;     -- 6 input functions                                    ; 4,116                 ;       ;
;     -- 5 input functions                                    ; 3,089                 ;       ;
;     -- 4 input functions                                    ; 3,087                 ;       ;
;     -- <=3 input functions                                  ; 9,315                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,810                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 15,183                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 14,306 / 83,820       ; 17 %  ;
;         -- Secondary logic registers                        ; 877 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 14,306                ;       ;
;         -- Routing optimization registers                   ; 877                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 97                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 78 / 553              ; 14 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 400,381 / 5,662,720   ; 7 %   ;
; Total block memory implementation bits                      ; 798,720 / 5,662,720   ; 14 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 43 / 112              ; 38 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 10.1% / 10.2% / 9.8%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 25.0% / 26.7% / 23.0% ;       ;
; Maximum fan-out                                             ; 5580                  ;       ;
; Highest non-global fan-out                                  ; 2446                  ;       ;
; Total fan-out                                               ; 135934                ;       ;
; Average fan-out                                             ; 3.53                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12642 / 41910 ( 30 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 12642                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14548 / 41910 ( 35 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4427                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7394                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2727                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2007 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 101 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 92                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 1915 / 4191 ( 46 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1915                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 19918                  ; 0                              ;
;     -- 7 input functions                                    ; 311                    ; 0                              ;
;     -- 6 input functions                                    ; 4116                   ; 0                              ;
;     -- 5 input functions                                    ; 3089                   ; 0                              ;
;     -- 4 input functions                                    ; 3087                   ; 0                              ;
;     -- <=3 input functions                                  ; 9315                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2810                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 14306 / 83820 ( 17 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 877 / 83820 ( 1 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 14306                  ; 0                              ;
;         -- Routing optimization registers                   ; 877                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 139                    ; 6                              ;
; I/O registers                                               ; 93                     ; 4                              ;
; Total block memory bits                                     ; 400381                 ; 0                              ;
; Total block memory implementation bits                      ; 798720                 ; 0                              ;
; M10K block                                                  ; 78 / 553 ( 14 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 43 / 112 ( 38 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 10 / 116 ( 8 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 61 / 400 ( 15 % )      ; 2 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 16036                  ; 282                            ;
;     -- Registered Input Connections                         ; 15452                  ; 0                              ;
;     -- Output Connections                                   ; 313                    ; 16005                          ;
;     -- Registered Output Connections                        ; 28                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 139323                 ; 16431                          ;
;     -- Registered Connections                               ; 72826                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 16287                          ;
;     -- hard_block:auto_generated_inst                       ; 16287                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 285                            ;
;     -- Output Ports                                         ; 104                    ; 254                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 24                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1226                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 346                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 14                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)           ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]    ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)             ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SW[3]~input                         ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SW[3]~input                         ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en              ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_10 ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_11 ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_12 ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_13 ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_14 ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_15 ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_1  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_2  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_3  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_4  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_5  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_6  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_7  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_8  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_dq[0]~en_Duplicate_9  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)               ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)               ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)               ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                   ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 429.5454 MHz               ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 93.121704 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 2537930535 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 85.90908 MHz               ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 21.47727 MHz               ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 20                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 12641.5 (697.2)      ; 14546.5 (943.6)                  ; 2005.5 (259.6)                                    ; 100.5 (13.2)                     ; 0.0 (0.0)            ; 19918 (1095)        ; 15183 (1264)              ; 97 (97)       ; 400381            ; 78    ; 43         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 274.0 (274.0)        ; 387.0 (387.0)                    ; 114.5 (114.5)                                     ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 410 (410)           ; 544 (544)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1627.5 (1623.1)      ; 2101.2 (2097.2)                  ; 484.6 (485.0)                                     ; 10.9 (10.9)                      ; 0.0 (0.0)            ; 2375 (2367)         ; 2640 (2634)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                            ; shift_taps_tuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_pfm1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_pfm1:auto_generated                                                                                                                                             ; altsyncram_pfm1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_e6n1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated                                                                                                                                             ; altsyncram_e6n1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 808.7 (75.6)         ; 893.8 (88.6)                     ; 102.7 (13.0)                                      ; 17.6 (0.0)                       ; 0.0 (0.0)            ; 1299 (136)          ; 943 (132)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 69.3 (69.3)          ; 70.0 (70.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 69.3 (69.3)          ; 69.3 (69.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 428.9 (49.1)         ; 464.2 (74.7)                     ; 52.3 (33.0)                                       ; 17.1 (7.4)                       ; 0.0 (0.0)            ; 699 (57)            ; 356 (116)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 113.3 (113.3)        ; 130.0 (130.0)                    ; 19.5 (19.5)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 134.3 (134.3)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 132.1 (132.1)        ; 129.0 (129.0)                    ; 0.0 (0.0)                                         ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 44.2 (44.2)          ; 53.2 (53.2)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 44.8 (44.8)          ; 55.3 (55.3)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 24.6 (24.6)          ; 34.0 (34.0)                      ; 9.5 (9.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 32.4 (32.4)          ; 39.7 (39.7)                      ; 7.7 (7.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.5 (23.5)          ; 29.0 (29.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 23.0 (23.0)          ; 28.3 (28.3)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 32.0 (32.0)          ; 86.5 (86.5)                      ; 58.5 (58.5)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 5721.1 (79.0)        ; 6356.1 (91.2)                    ; 674.5 (12.2)                                      ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 9170 (160)          ; 6084 (106)                ; 0 (0)         ; 73306             ; 29    ; 9          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |altddio_out:sdramclk_ddr|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altddio_out:sdramclk_ddr                                                                                                                                                                                 ; altddio_out                ; work         ;
;          |ddio_out_b2j:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                     ; ddio_out_b2j               ; work         ;
;       |emsx_top:emsx|                                                                          ; 4609.4 (447.6)       ; 5046.7 (487.1)                   ; 473.8 (45.0)                                      ; 36.6 (5.5)                       ; 0.0 (0.0)            ; 7509 (765)          ; 4247 (319)                ; 0 (0)         ; 58970             ; 24    ; 7          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx                                                                                                                                                                                            ; emsx_top                   ; work         ;
;          |T80pa:U01|                                                                           ; 1152.6 (35.2)        ; 1194.2 (40.3)                    ; 56.5 (5.2)                                        ; 15.0 (0.0)                       ; 0.0 (0.0)            ; 1722 (53)           ; 447 (31)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|T80pa:U01                                                                                                                                                                                  ; T80pa                      ; work         ;
;             |T80:u0|                                                                           ; 1117.5 (528.8)       ; 1153.8 (540.6)                   ; 51.3 (24.9)                                       ; 15.0 (13.2)                      ; 0.0 (0.0)            ; 1669 (810)          ; 416 (277)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|T80pa:U01|T80:u0                                                                                                                                                                           ; T80                        ; work         ;
;                |T80_ALU:alu|                                                                   ; 101.0 (101.0)        ; 104.5 (104.5)                    ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (163)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_ALU:alu                                                                                                                                                               ; T80_ALU                    ; work         ;
;                |T80_MCode:mcode|                                                               ; 351.0 (351.0)        ; 361.1 (361.1)                    ; 10.1 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 536 (536)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_MCode:mcode                                                                                                                                                           ; T80_MCode                  ; work         ;
;                |T80_Reg:Regs|                                                                  ; 136.6 (136.6)        ; 147.7 (147.7)                    ; 12.8 (12.8)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 160 (160)           ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs                                                                                                                                                              ; T80_Reg                    ; work         ;
;          |VDP:U20|                                                                             ; 1189.9 (184.5)       ; 1349.8 (194.1)                   ; 167.5 (12.0)                                      ; 7.6 (2.4)                        ; 0.0 (0.0)            ; 2050 (342)          ; 1391 (84)                 ; 0 (0)         ; 25736             ; 9     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20                                                                                                                                                                                    ; VDP                        ; work         ;
;             |VDP_COLORDEC:U_VDP_COLORDEC|                                                      ; 31.7 (31.7)          ; 37.2 (37.2)                      ; 6.3 (6.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 40 (40)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC                                                                                                                                                        ; VDP_COLORDEC               ; work         ;
;             |VDP_COMMAND:U_VDP_COMMAND|                                                        ; 258.6 (258.6)        ; 274.5 (274.5)                    ; 17.0 (17.0)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 466 (466)           ; 210 (210)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND                                                                                                                                                          ; VDP_COMMAND                ; work         ;
;             |VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|                                                ; 30.3 (30.3)          ; 46.6 (46.6)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M                                                                                                                                                  ; VDP_GRAPHIC123M            ; work         ;
;             |VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|                                                ; 88.7 (88.7)          ; 118.4 (118.4)                    ; 30.1 (30.1)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 157 (157)           ; 162 (162)                 ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567                                                                                                                                                  ; VDP_GRAPHIC4567            ; work         ;
;                |ram:U_FIFOMEM|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM                                                                                                                                    ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_fka1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                             ; altsyncram_fka1            ; work         ;
;             |VDP_INTERRUPT:U_INTERRUPT|                                                        ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_INTERRUPT:U_INTERRUPT                                                                                                                                                          ; VDP_INTERRUPT              ; work         ;
;             |VDP_NTSC_PAL:U_VDP_NTSC_PAL|                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL                                                                                                                                                        ; VDP_NTSC_PAL               ; work         ;
;             |VDP_REGISTER:U_VDP_REGISTER|                                                      ; 145.5 (145.5)        ; 176.5 (176.5)                    ; 31.2 (31.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 240 (240)           ; 265 (265)                 ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER                                                                                                                                                        ; VDP_REGISTER               ; work         ;
;                |ram:U_PALETTEMEMG|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG                                                                                                                                      ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_gia1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated                                                                               ; altsyncram_gia1            ; work         ;
;                |ram:U_PALETTEMEMRB|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB                                                                                                                                     ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0                                                                                                             ; altsyncram                 ; work         ;
;                      |altsyncram_jia1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated                                                                              ; altsyncram_jia1            ; work         ;
;             |VDP_SPRITE:U_SPRITE|                                                              ; 194.2 (194.2)        ; 228.1 (228.1)                    ; 36.4 (36.4)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 294 (294)           ; 302 (302)                 ; 0 (0)         ; 4344              ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE                                                                                                                                                                ; VDP_SPRITE                 ; work         ;
;                |VDP_SPINFORAM:ISPINFORAM|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM                                                                                                                                       ; VDP_SPINFORAM              ; work         ;
;                   |altsyncram:IMEM_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0                                                                                                                 ; altsyncram                 ; work         ;
;                      |altsyncram_hia1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated                                                                                  ; altsyncram_hia1            ; work         ;
;                |ram:U_EVEN_LINE_BUF|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF                                                                                                                                            ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0                                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_fka1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                                     ; altsyncram_fka1            ; work         ;
;                |ram:U_ODD_LINE_BUF|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF                                                                                                                                             ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0                                                                                                                     ; altsyncram                 ; work         ;
;                      |altsyncram_fka1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                                      ; altsyncram_fka1            ; work         ;
;             |VDP_SSG:U_SSG|                                                                    ; 90.6 (62.0)          ; 93.3 (62.0)                      ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (109)           ; 117 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG                                                                                                                                                                      ; VDP_SSG                    ; work         ;
;                |VDP_HVCOUNTER:U_HVCOUNTER|                                                     ; 28.2 (28.2)          ; 31.3 (31.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER                                                                                                                                            ; VDP_HVCOUNTER              ; work         ;
;             |VDP_TEXT12:U_VDP_TEXT12|                                                          ; 63.0 (63.0)          ; 74.3 (74.3)                      ; 11.6 (11.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 111 (111)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12                                                                                                                                                            ; VDP_TEXT12                 ; work         ;
;             |VDP_VGA:U_VDP_VGA|                                                                ; 50.5 (41.0)          ; 51.0 (41.0)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (76)             ; 20 (20)                   ; 0 (0)         ; 19200             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA                                                                                                                                                                  ; VDP_VGA                    ; work         ;
;                |VDP_DOUBLEBUF:DBUF|                                                            ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 19200             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF                                                                                                                                               ; VDP_DOUBLEBUF              ; work         ;
;                   |VDP_LINEBUF:U_BUF_BE|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;                   |VDP_LINEBUF:U_BUF_BO|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;                   |VDP_LINEBUF:U_BUF_GE|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;                   |VDP_LINEBUF:U_BUF_GO|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;                   |VDP_LINEBUF:U_BUF_RE|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;                   |VDP_LINEBUF:U_BUF_RO|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO                                                                                                                          ; VDP_LINEBUF                ; work         ;
;                      |altsyncram:IMEM_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_ila1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                                                                     ; altsyncram_ila1            ; work         ;
;             |VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|                                              ; 46.9 (46.9)          ; 50.3 (50.3)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL                                                                                                                                                ; VDP_WAIT_CONTROL           ; work         ;
;          |eseopll:U32|                                                                         ; 814.0 (13.3)         ; 877.1 (22.3)                     ; 69.2 (9.0)                                        ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 1292 (25)           ; 784 (30)                  ; 0 (0)         ; 4178              ; 8     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32                                                                                                                                                                                ; eseopll                    ; work         ;
;             |opll:U1|                                                                          ; 800.7 (4.3)          ; 854.8 (8.0)                      ; 60.2 (3.7)                                        ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 1267 (3)            ; 754 (19)                  ; 0 (0)         ; 4178              ; 8     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1                                                                                                                                                                        ; opll                       ; work         ;
;                |Operator:op|                                                                   ; 131.4 (51.5)         ; 133.2 (52.7)                     ; 2.7 (2.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 204 (87)            ; 92 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op                                                                                                                                                            ; Operator                   ; work         ;
;                   |SineTable:u_sine_table|                                                     ; 79.8 (79.8)          ; 80.5 (80.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (117)           ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table                                                                                                                                     ; SineTable                  ; work         ;
;                      |interpolate_mul:u_interpolate_mul|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul                                                                                                   ; interpolate_mul            ; work         ;
;                |OutputGenerator:og|                                                            ; 115.2 (33.2)         ; 119.3 (34.2)                     ; 4.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (61)            ; 81 (31)                   ; 0 (0)         ; 470               ; 3     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og                                                                                                                                                     ; OutputGenerator            ; work         ;
;                   |FeedbackMemory:Fmem|                                                        ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 6 (6)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem                                                                                                                                 ; FeedbackMemory             ; work         ;
;                      |altsyncram:data_array_rtl_0|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                                                                                                     ; altsyncram                 ; work         ;
;                         |altsyncram_osp1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated                                                                      ; altsyncram_osp1            ; work         ;
;                   |LinearTable:Ltbl|                                                           ; 63.7 (63.7)          ; 65.8 (65.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl                                                                                                                                    ; LinearTable                ; work         ;
;                      |linear_table_mul:u_linear_table_mul|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul                                                                                                ; linear_table_mul           ; work         ;
;                   |OutputMemory:Mmem|                                                          ; 8.5 (8.5)            ; 10.1 (10.1)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 8 (8)                     ; 0 (0)         ; 380               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem                                                                                                                                   ; OutputMemory               ; work         ;
;                      |altsyncram:data_array_rtl_0|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                                                                                                       ; altsyncram                 ; work         ;
;                         |altsyncram_svp1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated                                                                        ; altsyncram_svp1            ; work         ;
;                      |altsyncram:data_array_rtl_1|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                                                                                                       ; altsyncram                 ; work         ;
;                         |altsyncram_svp1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated                                                                        ; altsyncram_svp1            ; work         ;
;                |PhaseGenerator:pg|                                                             ; 104.2 (89.2)         ; 114.7 (99.7)                     ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (161)           ; 78 (72)                   ; 0 (0)         ; 324               ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg                                                                                                                                                      ; PhaseGenerator             ; work         ;
;                   |PhaseMemory:MEM|                                                            ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 6 (6)                     ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM                                                                                                                                      ; PhaseMemory                ; work         ;
;                      |altsyncram:phase_array_rtl_0|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                         |altsyncram_a0q1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated                                                                          ; altsyncram_a0q1            ; work         ;
;                |SlotCounter:s0|                                                                ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0                                                                                                                                                         ; SlotCounter                ; work         ;
;                |SlotCounter:s2|                                                                ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2                                                                                                                                                         ; SlotCounter                ; work         ;
;                |SlotCounter:s5|                                                                ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5                                                                                                                                                         ; SlotCounter                ; work         ;
;                |SlotCounter:s8|                                                                ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8                                                                                                                                                         ; SlotCounter                ; work         ;
;                |TemporalMixer:tm|                                                              ; 28.2 (28.2)          ; 27.6 (27.6)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 38 (38)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm                                                                                                                                                       ; TemporalMixer              ; work         ;
;                |controller:ct|                                                                 ; 167.8 (99.6)         ; 190.7 (118.8)                    ; 23.0 (19.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 239 (121)           ; 221 (161)                 ; 0 (0)         ; 2934              ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct                                                                                                                                                          ; controller                 ; work         ;
;                   |RegisterMemory:u_register_memory|                                           ; 14.3 (14.3)          ; 15.5 (15.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 7 (7)                     ; 0 (0)         ; 198               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory                                                                                                                         ; RegisterMemory             ; work         ;
;                      |altsyncram:regs_array_rtl_0|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 198               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0                                                                                             ; altsyncram                 ; work         ;
;                         |altsyncram_2tp1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 198               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated                                                              ; altsyncram_2tp1            ; work         ;
;                   |VoiceMemory:vmem|                                                           ; 53.8 (25.2)          ; 56.3 (26.3)                      ; 2.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (51)             ; 53 (18)                   ; 0 (0)         ; 2736              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem                                                                                                                                         ; VoiceMemory                ; work         ;
;                      |VoiceRom:ROM2413|                                                        ; 28.7 (28.7)          ; 30.0 (30.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413                                                                                                                        ; VoiceRom                   ; work         ;
;                      |altsyncram:voices_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1368              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                                                                                                                 ; altsyncram                 ; work         ;
;                         |altsyncram_g0q1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1368              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated                                                                                  ; altsyncram_g0q1            ; work         ;
;                      |altsyncram:voices_rtl_1|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1368              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                                                                                                                 ; altsyncram                 ; work         ;
;                         |altsyncram_g0q1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1368              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated                                                                                  ; altsyncram_g0q1            ; work         ;
;                |envelopegenerator:eg|                                                          ; 222.7 (156.0)        ; 234.5 (166.0)                    ; 16.3 (14.5)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 343 (228)           ; 189 (154)                 ; 0 (0)         ; 450               ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg                                                                                                                                                   ; envelopegenerator          ; work         ;
;                   |AttackTable:u_attack_table|                                                 ; 48.5 (48.5)          ; 52.7 (52.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table                                                                                                                        ; AttackTable                ; work         ;
;                      |attack_table_mul:u_attack_table_mul|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul                                                                                    ; attack_table_mul           ; work         ;
;                   |EnvelopeMemory:u_envelope_memory|                                           ; 15.8 (15.8)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 7 (7)                     ; 0 (0)         ; 450               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory                                                                                                                  ; EnvelopeMemory             ; work         ;
;                      |altsyncram:egdata_set_rtl_0|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 450               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0                                                                                      ; altsyncram                 ; work         ;
;                         |altsyncram_60q1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 450               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated                                                       ; altsyncram_60q1            ; work         ;
;          |eseps2:U06|                                                                          ; 42.8 (42.5)          ; 49.7 (48.7)                      ; 6.8 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (69)             ; 68 (68)                   ; 0 (0)         ; 16512             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06                                                                                                                                                                                 ; eseps2                     ; work         ;
;             |keymap:U2|                                                                        ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|keymap:U2                                                                                                                                                                       ; keymap                     ; work         ;
;                |altsyncram:Mux7_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|keymap:U2|altsyncram:Mux7_rtl_0                                                                                                                                                 ; altsyncram                 ; work         ;
;                   |altsyncram_ji51:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_ji51:auto_generated                                                                                                                  ; altsyncram_ji51            ; work         ;
;             |ram:U1|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|ram:U1                                                                                                                                                                          ; ram                        ; work         ;
;                |altsyncram:blkram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|ram:U1|altsyncram:blkram_rtl_0                                                                                                                                                  ; altsyncram                 ; work         ;
;                   |altsyncram_fka1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|eseps2:U06|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                                                                   ; altsyncram_fka1            ; work         ;
;          |iplrom:U02|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|iplrom:U02                                                                                                                                                                                 ; iplrom                     ; work         ;
;             |altsyncram:Mux2_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|iplrom:U02|altsyncram:Mux2_rtl_0                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_3h51:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|iplrom:U02|altsyncram:Mux2_rtl_0|altsyncram_3h51:auto_generated                                                                                                                            ; altsyncram_3h51            ; work         ;
;          |kanji:U08|                                                                           ; 22.9 (22.9)          ; 24.0 (24.0)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|kanji:U08                                                                                                                                                                                  ; kanji                      ; work         ;
;          |mapper:U05|                                                                          ; 24.1 (24.1)          ; 27.3 (27.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|mapper:U05                                                                                                                                                                                 ; mapper                     ; work         ;
;          |megaram:U31_1|                                                                       ; 143.2 (22.7)         ; 188.0 (29.8)                     ; 44.8 (7.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 251 (34)            ; 290 (37)                  ; 0 (0)         ; 2048              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1                                                                                                                                                                              ; megaram                    ; work         ;
;             |scc_wave:SccCh|                                                                   ; 120.5 (120.5)        ; 158.2 (158.2)                    ; 37.7 (37.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (217)           ; 253 (253)                 ; 0 (0)         ; 2048              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh                                                                                                                                                               ; scc_wave                   ; work         ;
;                |ram:wavemem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ram:wavemem                                                                                                                                                   ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_fka1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                                            ; altsyncram_fka1            ; work         ;
;                |scc_wave_mul:u_mul|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|scc_wave_mul:u_mul                                                                                                                                            ; scc_wave_mul               ; work         ;
;          |megaram:U31_2|                                                                       ; 177.7 (49.3)         ; 214.7 (51.1)                     ; 37.0 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 307 (80)            ; 303 (43)                  ; 0 (0)         ; 2048              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2                                                                                                                                                                              ; megaram                    ; work         ;
;             |scc_wave:SccCh|                                                                   ; 128.3 (128.3)        ; 163.6 (163.6)                    ; 35.2 (35.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 227 (227)           ; 260 (260)                 ; 0 (0)         ; 2048              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh                                                                                                                                                               ; scc_wave                   ; work         ;
;                |ram:wavemem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ram:wavemem                                                                                                                                                   ; ram                        ; work         ;
;                   |altsyncram:blkram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_fka1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                                                                            ; altsyncram_fka1            ; work         ;
;                |scc_wave_mul:u_mul|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|scc_wave_mul:u_mul                                                                                                                                            ; scc_wave_mul               ; work         ;
;          |megasd:U03|                                                                          ; 37.8 (37.8)          ; 48.0 (48.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|megasd:U03                                                                                                                                                                                 ; megasd                     ; work         ;
;          |psg:U30|                                                                             ; 201.2 (7.0)          ; 218.5 (7.5)                      ; 18.5 (0.5)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 344 (14)            ; 247 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|psg:U30                                                                                                                                                                                    ; psg                        ; work         ;
;             |ym2149:ym2149_inst|                                                               ; 194.2 (194.2)        ; 211.0 (211.0)                    ; 18.0 (18.0)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 330 (330)           ; 247 (247)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst                                                                                                                                                                 ; ym2149                     ; work         ;
;          |rtc:U07|                                                                             ; 130.8 (130.8)        ; 133.8 (133.8)                    ; 3.8 (3.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 224 (224)           ; 60 (60)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|rtc:U07                                                                                                                                                                                    ; rtc                        ; work         ;
;             |ram:u_mem|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|rtc:U07|ram:u_mem                                                                                                                                                                          ; ram                        ; work         ;
;                |altsyncram:blkram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0                                                                                                                                                  ; altsyncram                 ; work         ;
;                   |altsyncram_mia1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated                                                                                                                   ; altsyncram_mia1            ; work         ;
;          |switched_io_ports:U35|                                                               ; 179.3 (179.3)        ; 186.3 (186.3)                    ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 296 (296)           ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|switched_io_ports:U35                                                                                                                                                                      ; switched_io_ports          ; work         ;
;          |system_timer:U34|                                                                    ; 12.9 (12.9)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|system_timer:U34                                                                                                                                                                           ; system_timer               ; work         ;
;          |tr_pcm:U40|                                                                          ; 32.3 (32.3)          ; 35.5 (35.5)                      ; 3.3 (3.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 51 (51)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|emsx_top:emsx|tr_pcm:U40                                                                                                                                                                                 ; tr_pcm                     ; work         ;
;       |gamma_fast:gamma|                                                                       ; 14.3 (14.3)          ; 25.5 (25.5)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (51)                   ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma                                                                                                                                                                                         ; gamma_fast                 ; work         ;
;          |altsyncram:gamma_curve_b_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;          |altsyncram:gamma_curve_g_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;          |altsyncram:gamma_curve_r_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;       |hps_io:hps_io|                                                                          ; 461.2 (248.0)        ; 548.0 (281.3)                    ; 88.8 (33.3)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 679 (344)           ; 799 (304)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                               ; 213.2 (213.2)        ; 266.7 (266.7)                    ; 55.5 (55.5)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 335 (335)           ; 495 (495)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |ltc2308_tape:ltc2308_tape|                                                              ; 104.1 (41.6)         ; 129.0 (57.7)                     ; 25.3 (16.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 189 (78)            ; 178 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ltc2308_tape:ltc2308_tape                                                                                                                                                                                ; ltc2308_tape               ; work         ;
;          |ltc2308:adc|                                                                         ; 62.5 (62.5)          ; 71.3 (71.3)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc                                                                                                                                                                    ; ltc2308                    ; work         ;
;       |pll:pll|                                                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |ps2mouse:mouse|                                                                         ; 36.7 (36.7)          ; 40.5 (40.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ps2mouse:mouse                                                                                                                                                                                           ; ps2mouse                   ; work         ;
;       |sd_card:sd_card|                                                                        ; 149.2 (149.2)        ; 171.0 (171.0)                    ; 21.7 (21.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (249)           ; 160 (160)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card                                                                                                                                                                                          ; sd_card                    ; work         ;
;          |sdbuf:buffer|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer                                                                                                                                                                             ; sdbuf                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_cdt1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0|altsyncram_cdt1:auto_generated                                                                                                                         ; altsyncram_cdt1            ; work         ;
;          |sdbuf:conf|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf                                                                                                                                                                               ; sdbuf                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_o6j1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated                                                                                                                           ; altsyncram_o6j1            ; work         ;
;       |video_freak:video_freak|                                                                ; 266.8 (110.1)        ; 303.8 (121.4)                    ; 37.5 (11.3)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 314 (128)           ; 488 (206)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                  ; video_freak                ; work         ;
;          |video_scale_int:scale|                                                               ; 156.7 (104.2)        ; 182.3 (115.8)                    ; 26.2 (11.7)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 186 (131)           ; 282 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                            ; video_scale_int            ; work         ;
;             |sys_udiv:div|                                                                     ; 25.3 (25.3)          ; 34.3 (34.3)                      ; 8.9 (8.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                               ; sys_udiv                   ; work         ;
;             |sys_umul:mul|                                                                     ; 27.2 (27.2)          ; 32.3 (32.3)                      ; 5.6 (5.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 30 (30)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                               ; sys_umul                   ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 149.7 (92.9)         ; 153.7 (95.8)                     ; 4.0 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (128)           ; 76 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 56.7 (56.7)          ; 57.9 (57.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 91.5 (30.2)          ; 94.8 (30.3)                      ; 3.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (56)            ; 110 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 61.3 (61.3)          ; 64.6 (64.6)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 556.8 (553.4)        ; 583.8 (580.3)                    ; 27.6 (27.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 917 (910)           ; 589 (584)                 ; 0 (0)         ; 32843             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                       ; 3.3 (0.8)            ; 3.5 (1.5)                        ; 0.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                            ; shift_taps_vuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                                ; altsyncram_kr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 538.3 (535.3)        ; 589.7 (586.7)                    ; 51.4 (51.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 890 (884)           ; 666 (662)                 ; 0 (0)         ; 32800             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout3_rtl_0|                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                             ; shift_taps_ftu             ; work         ;
;             |altsyncram_no91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4                                                                                                                 ; altsyncram_no91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1                                                                                                                              ; cntr_phf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1032.8 (0.0)         ; 1105.2 (0.0)                     ; 79.3 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1555 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1032.8 (0.0)         ; 1105.2 (0.0)                     ; 79.3 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1555 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1032.8 (906.0)       ; 1105.2 (969.4)                   ; 79.3 (68.2)                                       ; 7.0 (4.8)                        ; 0.0 (0.0)            ; 1555 (1329)         ; 635 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 66.6 (66.6)          ; 71.9 (71.9)                      ; 6.2 (6.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 117 (117)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 40.7 (36.7)          ; 42.8 (37.8)                      ; 3.5 (2.5)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 75 (70)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 520.2 (520.2)        ; 556.8 (556.8)                    ; 42.8 (42.8)                                       ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 788 (788)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 33.0 (30.0)          ; 39.7 (36.7)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 16 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                 ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 36.4 (36.4)          ; 48.3 (48.3)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |sync_fix:sync_h|                                                                           ; 42.2 (42.2)          ; 53.5 (53.5)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 39.8 (39.8)          ; 52.5 (52.5)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 51.9 (0.3)           ; 64.0 (0.5)                       ; 12.1 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 24.7 (24.7)          ; 30.5 (30.5)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 26.9 (26.9)          ; 33.0 (33.0)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 98.3 (22.4)          ; 114.5 (22.5)                     ; 16.2 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (43)            ; 162 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 18.5 (18.5)          ; 19.4 (19.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 56.7 (56.7)          ; 71.5 (71.5)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 104.8 (104.8)        ; 115.9 (115.9)                    ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 201 (201)           ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 135.3 (135.3)        ; 145.3 (145.3)                    ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (241)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                 ;
+------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------+-------------------+---------+
; SW[2]                                                            ;                   ;         ;
; IO_SDA                                                           ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0                      ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0                     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1                     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2                     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1                      ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2                      ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3                      ; 1                 ; 0       ;
; SDIO_DAT[0]                                                      ;                   ;         ;
;      - emu:emu|sdmiso~0                                          ; 1                 ; 0       ;
;      - emu:emu|sdmiso~1                                          ; 1                 ; 0       ;
; HDMI_I2C_SDA                                                     ;                   ;         ;
;      - hdmi_i2c                                                  ; 1                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0                  ; 1                 ; 0       ;
; VGA_HS                                                           ;                   ;         ;
; SDCD_SPDIF                                                       ;                   ;         ;
; USER_IO[2]                                                       ;                   ;         ;
; USER_IO[4]                                                       ;                   ;         ;
; USER_IO[5]                                                       ;                   ;         ;
; SDRAM_DQ[0]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[0]                           ; 0                 ; 0       ;
; SDRAM_DQ[1]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[1]                           ; 0                 ; 0       ;
; SDRAM_DQ[2]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[2]                           ; 0                 ; 0       ;
; SDRAM_DQ[3]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[3]                           ; 0                 ; 0       ;
; SDRAM_DQ[4]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[4]                           ; 0                 ; 0       ;
; SDRAM_DQ[5]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[5]                           ; 0                 ; 0       ;
; SDRAM_DQ[6]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[6]                           ; 0                 ; 0       ;
; SDRAM_DQ[7]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[7]                           ; 0                 ; 0       ;
; SDRAM_DQ[8]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[8]                           ; 0                 ; 0       ;
; SDRAM_DQ[9]                                                      ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[9]                           ; 0                 ; 0       ;
; SDRAM_DQ[10]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[10]                          ; 0                 ; 0       ;
; SDRAM_DQ[11]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[11]                          ; 0                 ; 0       ;
; SDRAM_DQ[12]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[12]                          ; 0                 ; 0       ;
; SDRAM_DQ[13]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[13]                          ; 0                 ; 0       ;
; SDRAM_DQ[14]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[14]                          ; 0                 ; 0       ;
; SDRAM_DQ[15]                                                     ;                   ;         ;
;      - emu:emu|emsx_top:emsx|MemDbi[15]                          ; 0                 ; 0       ;
; SDIO_DAT[3]                                                      ;                   ;         ;
; SDIO_CMD                                                         ;                   ;         ;
; SDIO_DAT[1]                                                      ;                   ;         ;
; SDIO_DAT[2]                                                      ;                   ;         ;
; USER_IO[0]                                                       ;                   ;         ;
; USER_IO[1]                                                       ;                   ;         ;
; USER_IO[3]                                                       ;                   ;         ;
; USER_IO[6]                                                       ;                   ;         ;
; BTN_RESET                                                        ;                   ;         ;
;      - btn_r                                                     ; 1                 ; 0       ;
; SW[3]                                                            ;                   ;         ;
;      - AUDIO_L~output                                            ; 0                 ; 0       ;
;      - AUDIO_R~output                                            ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                                        ; 0                 ; 0       ;
;      - SDIO_DAT[3]~output                                        ; 0                 ; 0       ;
;      - SDIO_CMD~output                                           ; 0                 ; 0       ;
;      - SDIO_CLK~output                                           ; 0                 ; 0       ;
;      - LED_POWER~output                                          ; 0                 ; 0       ;
;      - comb~17                                                   ; 0                 ; 0       ;
;      - VGA_R~8                                                   ; 0                 ; 0       ;
;      - LED_USER~1                                                ; 0                 ; 0       ;
;      - LED_HDD~1                                                 ; 0                 ; 0       ;
;      - emu:emu|sdmiso~0                                          ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                                              ; 0                 ; 0       ;
;      - emu:emu|sdmiso~1                                          ; 0                 ; 0       ;
; FPGA_CLK3_50                                                     ;                   ;         ;
; FPGA_CLK2_50                                                     ;                   ;         ;
; FPGA_CLK1_50                                                     ;                   ;         ;
; VGA_EN                                                           ;                   ;         ;
;      - VGA_R~8                                                   ; 0                 ; 0       ;
;      - SD_SPI_CS~2                                               ; 0                 ; 0       ;
; SW[0]                                                            ;                   ;         ;
;      - AUDIO_L~1                                                 ; 1                 ; 0       ;
;      - AUDIO_R~1                                                 ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                                             ; 1                 ; 0       ;
; BTN_OSD                                                          ;                   ;         ;
;      - deb_osd~0                                                 ; 1                 ; 0       ;
; KEY[0]                                                           ;                   ;         ;
;      - deb_osd~0                                                 ; 0                 ; 0       ;
; BTN_USER                                                         ;                   ;         ;
;      - deb_user~0                                                ; 1                 ; 0       ;
; KEY[1]                                                           ;                   ;         ;
;      - deb_user~0                                                ; 1                 ; 0       ;
; HDMI_TX_INT                                                      ;                   ;         ;
;      - comb~21                                                   ; 1                 ; 0       ;
; SD_SPI_MISO                                                      ;                   ;         ;
;      - emu:emu|sdmiso~0                                          ; 0                 ; 0       ;
;      - emu:emu|sdmiso~1                                          ; 0                 ; 0       ;
; SW[1]                                                            ;                   ;         ;
;      - USER_IO~14                                                ; 0                 ; 0       ;
;      - USER_IO~15                                                ; 0                 ; 0       ;
;      - USER_IO~16                                                ; 0                 ; 0       ;
; ADC_SDO                                                          ;                   ;         ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|Selector3~0 ; 0                 ; 0       ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[0]    ; 0                 ; 0       ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[0]~3   ; 0                 ; 0       ;
+------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                                                          ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X30_Y42_N18                          ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X33_Y54_N41                               ; 50      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1225    ; Clock                                                                          ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 345     ; Clock                                                                          ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~2                                                                                                                                                                                                ; LABCELL_X33_Y50_N18                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~2                                                                                                                                                                                             ; MLABCELL_X34_Y47_N30                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[11]~3                                                                                                                                                                                               ; LABCELL_X36_Y48_N57                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X36_Y36_N6                           ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~3                                                                                                                                                                                                 ; LABCELL_X37_Y48_N3                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y38_N0                           ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; LABCELL_X35_Y38_N36                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X30_Y42_N14                               ; 86      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FMT[0]~0                                                                                                                                                                                            ; LABCELL_X35_Y38_N45                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; LABCELL_X35_Y38_N30                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y38_N24                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[11]~0                                                                                                                                                                                          ; MLABCELL_X34_Y36_N27                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                         ; LABCELL_X35_Y38_N18                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y38_N42                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y38_N33                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~1                                                                                                                                                                                          ; LABCELL_X35_Y38_N39                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; MLABCELL_X65_Y6_N48                          ; 33      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                             ; LABCELL_X33_Y42_N36                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                             ; LABCELL_X30_Y45_N36                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~2                                                                                                                                                                                             ; LABCELL_X35_Y22_N27                          ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 14      ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~2                                                                                                                                                                                                ; MLABCELL_X34_Y51_N24                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~1                                                                                                                                                                                                ; LABCELL_X35_Y49_N3                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                 ; LABCELL_X83_Y1_N12                           ; 20      ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X36_Y36_N39                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~0                                                                                                                                                                                                 ; MLABCELL_X34_Y51_N33                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~1                                                                                                                                                                                              ; LABCELL_X37_Y48_N0                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; MLABCELL_X65_Y6_N6                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[11]~24                                                                                                                                                                                              ; MLABCELL_X34_Y36_N57                         ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[19]~2                                                                                                                                                                                               ; MLABCELL_X34_Y36_N39                         ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[31]~0                                                                                                                                                                                               ; MLABCELL_X34_Y35_N3                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[32]~3                                                                                                                                                                                               ; MLABCELL_X34_Y36_N33                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[3]~12                                                                                                                                                                                               ; MLABCELL_X34_Y34_N15                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[3]~1                                                                                                                                                                                            ; MLABCELL_X34_Y36_N6                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[17]~0                                                                                                                                                                                          ; LABCELL_X18_Y17_N3                           ; 37      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X18_Y17_N50                               ; 44      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~28                                                                                                                                                                                     ; LABCELL_X45_Y38_N33                          ; 63      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X45_Y40_N54                          ; 31      ; Clock enable, Sync. load                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X46_Y36_N15                          ; 61      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; LABCELL_X48_Y42_N18                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~1                                                                                                                                                                                   ; LABCELL_X48_Y43_N24                          ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~2                                                                                                                                                                                   ; LABCELL_X48_Y43_N54                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~1                                                                                                                                                                                     ; MLABCELL_X47_Y41_N57                         ; 9       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                     ; MLABCELL_X47_Y43_N3                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_r[15]~1                                                                                                                                                                                   ; MLABCELL_X47_Y43_N51                         ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~1                                                                                                                                                                                     ; MLABCELL_X47_Y43_N39                         ; 30      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[1]~1                                                                                                                                                                                 ; MLABCELL_X47_Y43_N30                         ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[63]~0                                                                                                                                                                                ; LABCELL_X45_Y43_N36                          ; 33      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X47_Y43_N14                               ; 57      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~0                                                                                                                                                                                              ; LABCELL_X37_Y23_N45                          ; 17      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; LABCELL_X37_Y33_N48                          ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; MLABCELL_X52_Y36_N0                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~0                                                                                                                                                                                               ; LABCELL_X19_Y17_N51                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; LABCELL_X18_Y17_N54                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~1                                                                                                                                                                                               ; LABCELL_X18_Y17_N9                           ; 37      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_mul2[1]~0                                                                                                                                                                                         ; LABCELL_X30_Y42_N21                          ; 36      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start                                                                                                                                                                                             ; FF_X30_Y42_N8                                ; 77      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; MLABCELL_X34_Y38_N57                         ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                              ; LABCELL_X35_Y38_N48                          ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                              ; LABCELL_X35_Y38_N6                           ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X35_Y38_N9                           ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ary[5]~4                                                                                                                                                                                                ; LABCELL_X31_Y41_N42                          ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; LABCELL_X23_Y59_N57                          ; 18      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; LABCELL_X31_Y63_N51                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X33_Y59_N51                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; LABCELL_X31_Y73_N51                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; LABCELL_X31_Y49_N51                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; LABCELL_X19_Y55_N51                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; MLABCELL_X21_Y64_N39                         ; 18      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; MLABCELL_X25_Y51_N30                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; MLABCELL_X25_Y51_N57                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; MLABCELL_X25_Y51_N33                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; MLABCELL_X25_Y51_N12                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~0                                                                                                                                                                                   ; MLABCELL_X25_Y62_N3                          ; 48      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; LABCELL_X29_Y53_N6                           ; 30      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                   ; LABCELL_X33_Y56_N21                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X27_Y63_N54                          ; 15      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~2                                                                                                                                                                                      ; LABCELL_X37_Y65_N36                          ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                      ; MLABCELL_X25_Y62_N51                         ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~12                                                                                                                                                                               ; LABCELL_X29_Y52_N48                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                ; LABCELL_X30_Y51_N54                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~10                                                                                                                                                                               ; MLABCELL_X34_Y53_N42                         ; 24      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X45_Y55_N45                          ; 28      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X36_Y53_N56                               ; 64      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                          ; LABCELL_X42_Y54_N36                          ; 64      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X45_Y55_N51                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X43_Y58_N45                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X50_Y55_N17                               ; 187     ; Async. clear, Clock enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X45_Y55_N2                                ; 34      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X43_Y58_N36                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X46_Y63_N27                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X43_Y58_N32                               ; 4       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; LABCELL_X36_Y63_N33                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~2                                                                                                                                                                               ; MLABCELL_X34_Y64_N51                         ; 20      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[1]~0                                                                                                                                                                                ; LABCELL_X36_Y66_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_de_pre~0                                                                                                                                                                                  ; MLABCELL_X25_Y62_N54                         ; 351     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; LABCELL_X37_Y65_N3                           ; 128     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; MLABCELL_X34_Y64_N48                         ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X23_Y61_N32                               ; 56      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[11]~0                                                                                                                                                                               ; MLABCELL_X25_Y62_N30                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[3]~0                                                                                                                                                                               ; LABCELL_X19_Y63_N42                          ; 9       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[3]~0                                                                                                                                                                               ; MLABCELL_X21_Y69_N51                         ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[2]~0                                                                                                                                                                               ; LABCELL_X22_Y67_N51                          ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; MLABCELL_X15_Y67_N36                         ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~1                                                                                                                                                                                ; MLABCELL_X15_Y66_N54                         ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X37_Y65_N14                               ; 20      ; Sync. clear, Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X23_Y54_N25                               ; 25      ; Read enable                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X25_Y63_N5                                ; 82      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X28_Y57_N17                               ; 188     ; Async. clear, Clock enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; LABCELL_X37_Y65_N6                           ; 175     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; LABCELL_X24_Y64_N18                          ; 27      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X24_Y64_N3                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; MLABCELL_X25_Y61_N45                         ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; MLABCELL_X25_Y63_N57                         ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; MLABCELL_X25_Y63_N51                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; MLABCELL_X25_Y63_N24                         ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                  ; LABCELL_X35_Y64_N24                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                               ; LABCELL_X36_Y64_N18                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X35_Y64_N6                           ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X36_Y64_N57                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X35_Y64_N29                               ; 4       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; MLABCELL_X34_Y64_N18                         ; 40      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[0]~0                                                                                                                                                                                 ; LABCELL_X31_Y58_N54                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[16]~12                                                                                                                                                                               ; LABCELL_X33_Y56_N48                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                ; LABCELL_X33_Y57_N54                          ; 29      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                 ; LABCELL_X33_Y57_N33                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X31_Y57_N56                               ; 63      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X31_Y57_N59                               ; 30      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X31_Y57_N0                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X31_Y59_N2                                ; 49      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y67_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y61_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                           ; LABCELL_X31_Y59_N36                          ; 36      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; LABCELL_X30_Y59_N54                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X25_Y55_N59                               ; 24      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y60_N48                          ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y60_N54                          ; 73      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.g[1]~0                                                                                                                                                                              ; LABCELL_X40_Y59_N12                          ; 24      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; LABCELL_X37_Y53_N48                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X37_Y53_N42                          ; 26      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~1                                                                                                                                                                             ; LABCELL_X30_Y59_N39                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last2~1                                                                                                                                                                                   ; LABCELL_X30_Y58_N12                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_lastv[2]~2                                                                                                                                                                                ; MLABCELL_X28_Y57_N24                         ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; LABCELL_X37_Y53_N51                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X29_Y48_N41                               ; 24      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                ; LABCELL_X29_Y57_N27                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                ; LABCELL_X29_Y57_N24                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; MLABCELL_X28_Y57_N27                         ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; LABCELL_X33_Y57_N36                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X34_Y57_N26                               ; 401     ; Async. clear, Clock enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[120]~5                                                                                                                                                                              ; MLABCELL_X39_Y58_N54                         ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[8]~1                                                                                                                                                                                ; LABCELL_X37_Y60_N3                           ; 165     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y47_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y53_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y47_N0                               ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; LABCELL_X31_Y55_N3                           ; 27      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                ; LABCELL_X29_Y53_N30                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X29_Y52_N24                          ; 48      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                ; LABCELL_X24_Y53_N54                          ; 26      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                ; MLABCELL_X28_Y53_N0                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X25_Y55_N56                               ; 24      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X30_Y56_N55                               ; 5       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X30_Y56_N1                                ; 5       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X30_Y56_N34                               ; 5       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X30_Y56_N28                               ; 5       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X25_Y51_N41                               ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X25_Y51_N38                               ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; LABCELL_X29_Y53_N15                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 129     ; Clock                                                                          ; yes    ; Regional Clock       ; RCLK76           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 83      ; Async. clear, Clock enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; MLABCELL_X39_Y33_N21                         ; 39      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; MLABCELL_X39_Y28_N33                         ; 39      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~6                                                                                                                                                                            ; MLABCELL_X39_Y25_N3                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X33_Y36_N26                               ; 142     ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                      ; LABCELL_X33_Y32_N12                          ; 136     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0]~0                                                                                                                                                    ; LABCELL_X33_Y32_N33                          ; 168     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; MLABCELL_X34_Y33_N54                         ; 17      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; LABCELL_X22_Y34_N54                          ; 17      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; LABCELL_X43_Y34_N15                          ; 12      ; Clock enable, Sync. load                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                             ; LABCELL_X33_Y34_N3                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X40_Y31_N59                               ; 32      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                             ; LABCELL_X40_Y31_N54                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; LABCELL_X42_Y38_N18                          ; 16      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0~0                                                                                                                                                  ; MLABCELL_X39_Y37_N48                         ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; MLABCELL_X39_Y36_N51                         ; 16      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|cl1[6]~0                                                                                                                                                                            ; LABCELL_X42_Y21_N27                          ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; LABCELL_X33_Y34_N12                          ; 20      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; LABCELL_X40_Y31_N48                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[5]~0                                                                                                                                                                ; LABCELL_X43_Y35_N27                          ; 7       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[5]~1                                                                                                                                                                ; LABCELL_X43_Y35_N0                           ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                  ; LABCELL_X43_Y35_N36                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X42_Y33_N14                               ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X43_Y34_N5                                ; 343     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X42_Y32_N42                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X42_Y33_N8                                ; 34      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X42_Y34_N6                           ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X42_Y32_N2                                ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg[8]~0                                                                                                                                                                                                ; LABCELL_X35_Y35_N0                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                               ; MLABCELL_X28_Y35_N21                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[1]~0                                                                                                                                                                                                ; LABCELL_X35_Y36_N15                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_addr[0]~0                                                                                                                                                                                          ; LABCELL_X35_Y36_N42                          ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~21                                                                                                                                                                                                 ; LABCELL_X22_Y17_N27                          ; 12      ; Async. clear                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~22                                                                                                                                                                                                 ; LABCELL_X40_Y23_N27                          ; 27      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                 ; LABCELL_X43_Y36_N27                          ; 361     ; Async. clear                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; LABCELL_X24_Y18_N33                          ; 24      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[2]~0                                                                                                                                                                            ; LABCELL_X24_Y18_N6                           ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[0]~0                                                                                                                                                                          ; LABCELL_X24_Y18_N51                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X36_Y22_N45                          ; 17      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[2]~0                                                                                                                                                                             ; LABCELL_X36_Y22_N57                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                           ; LABCELL_X36_Y22_N15                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                ; LABCELL_X46_Y54_N42                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                ; LABCELL_X45_Y54_N36                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; LABCELL_X46_Y54_N39                          ; 31      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                    ; LABCELL_X45_Y54_N27                          ; 30      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X45_Y54_N33                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X45_Y54_N56                               ; 2       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; LABCELL_X45_Y54_N48                          ; 65      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                 ; LABCELL_X45_Y54_N12                          ; 49      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X45_Y58_N56                               ; 16      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|LessThan0~6                                                                                                                                                                                     ; MLABCELL_X47_Y16_N54                         ; 35      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~0                                                                                                                                                                                       ; LABCELL_X55_Y16_N6                           ; 32      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ce_pix                                                                                                                                                                                          ; FF_X46_Y30_N8                                ; 117     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|CpuAdr[0]                                                                                                                                                                         ; MLABCELL_X59_Y16_N24                         ; 11      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|CpuAdr[1]~7                                                                                                                                                                       ; LABCELL_X63_Y16_N39                          ; 20      ; Latch enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|Equal10~0                                                                                                                                                                         ; MLABCELL_X52_Y14_N54                         ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|Equal17~4_NEW_REG166_RTM0168                                                                                                                                                      ; MLABCELL_X59_Y13_N57                         ; 34      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|Equal87~0                                                                                                                                                                         ; MLABCELL_X59_Y14_N57                         ; 25      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|Equal88~0                                                                                                                                                                         ; MLABCELL_X59_Y14_N15                         ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ExpSlot0[0]~0                                                                                                                                                                     ; MLABCELL_X59_Y18_N42                         ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ExpSlot0[0]~1                                                                                                                                                                     ; LABCELL_X64_Y18_N3                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ExpSlot3[5]~1                                                                                                                                                                     ; LABCELL_X64_Y18_N48                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|FirstBoot_n~0                                                                                                                                                                     ; LABCELL_X66_Y19_N45                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|HoldRst_ena~0                                                                                                                                                                     ; LABCELL_X66_Y17_N12                          ; 6       ; Async. clear                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|PpiPortA[2]~1                                                                                                                                                                     ; LABCELL_X57_Y20_N42                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|RamDbi[7]~0                                                                                                                                                                       ; LABCELL_X60_Y13_N6                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|SdrAdr[11]~11                                                                                                                                                                     ; LABCELL_X60_Y13_N18                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|SdrAdr[1]~2                                                                                                                                                                       ; MLABCELL_X59_Y14_N0                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|SdrSta~0                                                                                                                                                                          ; LABCELL_X60_Y14_N0                           ; 36      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|Slot1Mode~0                                                                                                                                                                       ; LABCELL_X70_Y17_N36                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|DI_Reg[1]~0                                                                                                                                                             ; LABCELL_X73_Y19_N54                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|ACC[7]~10                                                                                                                                                        ; LABCELL_X73_Y19_N36                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|A[13]~10                                                                                                                                                         ; LABCELL_X71_Y20_N0                           ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|A[7]~11                                                                                                                                                          ; MLABCELL_X72_Y17_N57                         ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Ap[7]~0                                                                                                                                                          ; LABCELL_X75_Y19_N27                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BTR_r~0                                                                                                                                                          ; LABCELL_X80_Y19_N48                          ; 21      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BTR_r~2                                                                                                                                                          ; LABCELL_X73_Y22_N54                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusA[1]~3                                                                                                                                                        ; LABCELL_X79_Y21_N21                          ; 9       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusA[1]~4                                                                                                                                                        ; LABCELL_X79_Y21_N18                          ; 9       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|BusB[5]~6                                                                                                                                                        ; LABCELL_X80_Y21_N36                          ; 9       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|DO[7]~5                                                                                                                                                          ; LABCELL_X74_Y20_N0                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Equal0~3                                                                                                                                                         ; MLABCELL_X72_Y21_N18                         ; 67      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|F[5]~68                                                                                                                                                          ; LABCELL_X73_Y20_N36                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[3]~2                                                                                                                                                          ; LABCELL_X73_Y21_N51                          ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IR[7]~3                                                                                                                                                          ; LABCELL_X73_Y21_N18                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|ISet[1]~3                                                                                                                                                        ; LABCELL_X75_Y21_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IStatus[1]~0                                                                                                                                                     ; LABCELL_X73_Y21_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|I[7]~0                                                                                                                                                           ; LABCELL_X73_Y18_N36                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|IntCycle~0                                                                                                                                                       ; LABCELL_X74_Y21_N36                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|PC[15]~14                                                                                                                                                        ; LABCELL_X74_Y17_N42                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Pre_XY_F_M[2]~1                                                                                                                                                  ; LABCELL_X80_Y19_N54                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|R[6]~1                                                                                                                                                           ; MLABCELL_X72_Y18_N24                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|R~0                                                                                                                                                              ; LABCELL_X71_Y21_N3                           ; 10      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|SP[15]~5                                                                                                                                                         ; LABCELL_X75_Y18_N54                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|SP[7]~10                                                                                                                                                         ; LABCELL_X79_Y18_N33                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_MCode:mcode|I_MULUB~1                                                                                                                                        ; LABCELL_X80_Y23_N54                          ; 24      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[0][0]~4                                                                                                                                       ; LABCELL_X75_Y16_N54                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[1][0]~5                                                                                                                                       ; LABCELL_X75_Y16_N0                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[2][0]~6                                                                                                                                       ; LABCELL_X75_Y16_N27                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[3][0]~7                                                                                                                                       ; LABCELL_X75_Y16_N45                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[4][0]~0                                                                                                                                       ; LABCELL_X73_Y16_N6                           ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[5][0]~1                                                                                                                                       ; LABCELL_X73_Y16_N18                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[6][0]~2                                                                                                                                       ; LABCELL_X79_Y16_N42                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsH[7][0]~3                                                                                                                                       ; LABCELL_X75_Y16_N33                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[0][0]~4                                                                                                                                       ; LABCELL_X81_Y17_N27                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[1][0]~5                                                                                                                                       ; LABCELL_X83_Y17_N42                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[2][0]~6                                                                                                                                       ; LABCELL_X83_Y17_N57                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[3][0]~7                                                                                                                                       ; MLABCELL_X78_Y17_N51                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[4][0]~0                                                                                                                                       ; MLABCELL_X78_Y15_N45                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[5][0]~1                                                                                                                                       ; MLABCELL_X78_Y15_N27                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[6][0]~2                                                                                                                                       ; LABCELL_X79_Y17_N18                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|T80_Reg:Regs|RegsL[7][0]~3                                                                                                                                       ; MLABCELL_X78_Y15_N9                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ[12]~2                                                                                                                                                         ; LABCELL_X71_Y21_N54                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ[15]~21                                                                                                                                                        ; LABCELL_X73_Y14_N0                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ[7]~38                                                                                                                                                         ; LABCELL_X74_Y15_N24                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|WZ~71                                                                                                                                                            ; LABCELL_X80_Y22_N24                          ; 9       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|T80pa:U01|comb~0                                                                                                                                                                  ; LABCELL_X74_Y17_N48                          ; 112     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|BWINDOW_Y~10                                                                                                                                                              ; LABCELL_X55_Y13_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|Equal20~0                                                                                                                                                                 ; MLABCELL_X59_Y10_N21                         ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|Equal21~1                                                                                                                                                                 ; LABCELL_X57_Y9_N24                           ; 10      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|Equal28~2                                                                                                                                                                 ; MLABCELL_X65_Y12_N21                         ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|IRAMADR[9]~26                                                                                                                                                             ; LABCELL_X64_Y11_N21                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|PRAMDBO[7]~1                                                                                                                                                              ; LABCELL_X64_Y12_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|PREWINDOW_X~0                                                                                                                                                             ; LABCELL_X57_Y11_N42                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|PREWINDOW_X~3                                                                                                                                                             ; LABCELL_X53_Y13_N3                           ; 10      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|PREWINDOW_X~4                                                                                                                                                             ; LABCELL_X57_Y11_N15                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[7]~0                                                                                                                                                     ; LABCELL_X63_Y11_N33                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[6]~3                                                                                                                                                    ; MLABCELL_X65_Y12_N12                         ; 21      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR~9                                                                                                                                                       ; MLABCELL_X65_Y12_N0                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[7]~0                                                                                                                                                        ; LABCELL_X63_Y12_N42                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDPVRAMREADINGR~0                                                                                                                                                         ; MLABCELL_X65_Y12_N36                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_SPRITECOLOROUT~0                                                                                                                           ; LABCELL_X55_Y11_N33                          ; 27      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[5]~0                                                                                                                                 ; LABCELL_X51_Y12_N45                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|W_EVEN_DOTSTATE~0                                                                                                                             ; LABCELL_X50_Y12_N12                          ; 35      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|process_0~0                                                                                                                                   ; LABCELL_X51_Y10_N48                          ; 18      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[0]~3                                                                                                                                        ; LABCELL_X70_Y7_N24                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[3]~12                                                                                                                                       ; LABCELL_X70_Y7_N54                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[7]~17                                                                                                                                       ; LABCELL_X70_Y7_N57                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR~0                                                                                                                                           ; LABCELL_X71_Y7_N3                            ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[2]~0                                                                                                                                      ; MLABCELL_X72_Y9_N12                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[8]~4                                                                                                                                      ; LABCELL_X74_Y9_N48                           ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[7]~0                                                                                                                                         ; LABCELL_X73_Y9_N24                           ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[5]~2                                                                                                                                         ; MLABCELL_X72_Y9_N3                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[9]~5                                                                                                                                         ; MLABCELL_X72_Y9_N30                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|MM~0                                                                                                                                            ; LABCELL_X73_Y9_N45                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[0]~2                                                                                                                                      ; LABCELL_X70_Y6_N3                            ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[0]~4                                                                                                                                      ; LABCELL_X71_Y6_N39                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[3]~1                                                                                                                                      ; LABCELL_X74_Y9_N33                           ; 18      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[7]~1                                                                                                                                         ; LABCELL_X73_Y9_N27                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[9]~2                                                                                                                                         ; LABCELL_X73_Y9_N6                            ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY~2                                                                                                                                            ; LABCELL_X75_Y8_N21                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY~5                                                                                                                                            ; LABCELL_X75_Y8_N0                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDXLOW[1]~0                                                                                                                                     ; LABCELL_X73_Y7_N12                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[7]~0                                                                                                                                         ; LABCELL_X73_Y9_N9                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY~2                                                                                                                                            ; LABCELL_X73_Y9_N0                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY~4                                                                                                                                            ; LABCELL_X73_Y9_N54                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR~3                                                                                                                                ; LABCELL_X66_Y10_N30                          ; 14      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRREQ~0                                                                                                                                     ; MLABCELL_X72_Y7_N57                          ; 52      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRREQ~1                                                                                                                                     ; MLABCELL_X72_Y8_N36                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|process_0~0                                                                                                                                     ; MLABCELL_X72_Y8_N48                          ; 62      ; Clock enable, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[1]~1                                                                                                                         ; LABCELL_X51_Y8_N9                            ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[0]~2                                                                                                                        ; LABCELL_X61_Y9_N21                           ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|process_2~0                                                                                                                             ; LABCELL_X60_Y8_N48                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|process_3~0                                                                                                                             ; LABCELL_X51_Y8_N15                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|process_4~0                                                                                                                             ; MLABCELL_X52_Y10_N57                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]~0                                                                                                                ; MLABCELL_X65_Y10_N33                         ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_FIFO0[0]~0                                                                                                                           ; LABCELL_X48_Y8_N9                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[0]~0                                                                                                                        ; LABCELL_X51_Y9_N57                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[7]~1                                                                                                                       ; LABCELL_X51_Y9_N9                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOIN~DUPLICATE                                                                                                                        ; FF_X50_Y8_N49                                ; 2       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1]~0                                                                                                                   ; LABCELL_X57_Y9_N54                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux10~0                                                                                                                                 ; LABCELL_X48_Y8_N42                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux10~1                                                                                                                                 ; LABCELL_X48_Y8_N6                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux10~2                                                                                                                                 ; LABCELL_X48_Y8_N15                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux49~0                                                                                                                                 ; LABCELL_X51_Y10_N0                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[4]~3                                                                                                                         ; LABCELL_X50_Y9_N27                           ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|W_BLINK_SYNC~2                                                                                                                          ; LABCELL_X63_Y10_N33                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|process_1~0                                                                                                                             ; LABCELL_X48_Y8_N36                           ; 34      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|process_9~0                                                                                                                             ; LABCELL_X51_Y9_N3                            ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_IN                                                                                                                                 ; FF_X53_Y12_N7                                ; 6       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R9_2PAGE_MODE~0                                                                                                                            ; LABCELL_X61_Y11_N54                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[0]~0                                                                                                                         ; LABCELL_X53_Y12_N18                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEWRNUM[3]~0                                                                                                                             ; LABCELL_X53_Y12_N45                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[7]~0                                                                                                                       ; LABCELL_X61_Y11_N0                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]~0                                                                                                                     ; LABCELL_X61_Y11_N30                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_ADJ[4]~0                                                                                                                              ; LABCELL_X60_Y11_N57                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_ON~0                                                                                                                              ; LABCELL_X57_Y10_N57                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_SIZE~0                                                                                                                              ; LABCELL_X62_Y10_N57                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[7]~0                                                                                                                         ; LABCELL_X60_Y11_N30                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R8_SP_OFF~0                                                                                                                               ; LABCELL_X61_Y11_N3                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[3]~0                                                                                                                             ; LABCELL_X61_Y12_N0                           ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[6]~0                                                                                                                                ; LABCELL_X62_Y12_N3                           ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP2IS1STBYTE~0                                                                                                                              ; LABCELL_X62_Y12_N21                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR0DISPNUMX[3]~0                                                                                                                            ; LABCELL_X62_Y11_N54                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[3]~0                                                                                                                       ; LABCELL_X61_Y11_N57                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[5]~1                                                                                                                             ; LABCELL_X60_Y12_N18                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[3]~0                                                                                                                                ; LABCELL_X57_Y12_N57                          ; 37      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[5]~2                                                                                                                                ; LABCELL_X60_Y12_N3                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]~4                                                                                                                    ; LABCELL_X61_Y11_N27                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[7]~0                                                                                                                        ; MLABCELL_X59_Y12_N36                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|process_5~0                                                                                                                                   ; LABCELL_X62_Y12_N57                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~11                                                                                                                                           ; MLABCELL_X59_Y6_N6                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~13                                                                                                                                           ; MLABCELL_X59_Y6_N3                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~15                                                                                                                                           ; MLABCELL_X59_Y6_N51                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~17                                                                                                                                           ; MLABCELL_X59_Y6_N0                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~3                                                                                                                                            ; MLABCELL_X59_Y6_N45                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~5                                                                                                                                            ; MLABCELL_X59_Y6_N48                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~7                                                                                                                                            ; MLABCELL_X59_Y6_N42                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Decoder0~9                                                                                                                                            ; MLABCELL_X59_Y6_N9                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Equal14~0                                                                                                                                             ; LABCELL_X53_Y9_N27                           ; 33      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|Equal19~0                                                                                                                                             ; LABCELL_X51_Y9_N21                           ; 11      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[3]~1                                                                                                                                ; MLABCELL_X59_Y6_N54                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_VDPS0RESETACK~0                                                                                                                                    ; LABCELL_X63_Y7_N54                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_VDPS5RESETACK~0                                                                                                                                    ; LABCELL_X63_Y7_N57                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2]~1                                                                                                                            ; LABCELL_X61_Y6_N48                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[16]~0                                                                                                                                  ; LABCELL_X61_Y9_N0                            ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[4]~8                                                                                                                                   ; LABCELL_X50_Y6_N36                           ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLOROUT                                                                                                                                            ; FF_X52_Y5_N11                                ; 11      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[3]~0                                                                                                                                      ; LABCELL_X55_Y6_N54                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[15]~0                                                                                                                                   ; LABCELL_X51_Y6_N0                            ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWX[8]~1                                                                                                                                          ; LABCELL_X51_Y6_N45                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMCOLOR_IN[3]~0                                                                                                                                ; MLABCELL_X52_Y7_N45                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[15]~1                                                                                                                             ; LABCELL_X50_Y6_N48                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[7]~2                                                                                                                              ; LABCELL_X50_Y6_N51                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMWE                                                                                                                                           ; FF_X52_Y7_N32                                ; 3       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[4]~3                                                                                                                                    ; MLABCELL_X52_Y7_N54                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[7]~4                                                                                                                                    ; MLABCELL_X52_Y7_N48                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[6]~0                                                                                                                               ; LABCELL_X53_Y5_N54                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[7]~0                                                                                                                                   ; LABCELL_X51_Y6_N6                            ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFWE_E~0                                                                                                                                       ; LABCELL_X55_Y5_N48                           ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFWE_O~0                                                                                                                                       ; LABCELL_X55_Y5_N33                           ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREEND~0                                                                                                                                        ; MLABCELL_X59_Y10_N42                         ; 56      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELINENUM[3]~1                                                                                                                                 ; LABCELL_X55_Y7_N30                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[1]~0                                                                                                                           ; MLABCELL_X52_Y9_N21                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREPATTERNNUM[7]~0                                                                                                                              ; LABCELL_X55_Y7_N36                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREPLANENUM[0]~6                                                                                                                                ; MLABCELL_X59_Y7_N21                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW                                                                                                                            ; FF_X55_Y9_N41                                ; 27      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV~0                                                                                                                          ; LABCELL_X56_Y5_N33                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV~1                                                                                                                                ; LABCELL_X53_Y5_N36                           ; 37      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|process_0~0                                                                                                                                           ; LABCELL_X60_Y9_N6                            ; 33      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|process_16~1                                                                                                                                          ; LABCELL_X63_Y7_N24                           ; 37      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|ENAHSYNC~0                                                                                                                                                  ; LABCELL_X57_Y10_N39                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|Equal11~0                                                                                                                                                   ; LABCELL_X57_Y11_N45                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|Equal13~0                                                                                                                                                   ; LABCELL_X57_Y11_N36                          ; 11      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|Equal14~1                                                                                                                                                   ; LABCELL_X55_Y10_N9                           ; 18      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_DOTSTATE[0]                                                                                                                                              ; FF_X59_Y10_N38                               ; 31      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_DOTSTATE[1]                                                                                                                                              ; FF_X59_Y10_N59                               ; 60      ; Clock enable, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_EIGHTDOTSTATE[2]                                                                                                                                         ; FF_X57_Y11_N26                               ; 35      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|HSYNC~0                                                                                                                                                     ; LABCELL_X57_Y11_N12                          ; 26      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|Equal1~0                                                                                                                          ; MLABCELL_X52_Y9_N48                          ; 21      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|Equal2~2                                                                                                                          ; LABCELL_X62_Y13_N33                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_FIELD~0                                                                                                                        ; LABCELL_X57_Y13_N24                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[1]~DUPLICATE                                                                                                    ; FF_X56_Y13_N4                                ; 44      ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|process_0~0                                                                                                                       ; LABCELL_X57_Y13_N57                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|process_2~0                                                                                                                       ; LABCELL_X51_Y13_N36                          ; 27      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|process_4~0                                                                                                                       ; LABCELL_X57_Y13_N51                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|W_V_BLANKING_END~1                                                                                                                                          ; LABCELL_X57_Y11_N48                          ; 15      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|process_7~4                                                                                                                                                 ; LABCELL_X56_Y12_N33                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[4]~4                                                                                                                                 ; LABCELL_X51_Y9_N45                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Equal4~0                                                                                                                                          ; LABCELL_X61_Y8_N51                           ; 34      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Equal8~0                                                                                                                                          ; LABCELL_X53_Y9_N18                           ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]~0                                                                                                                          ; LABCELL_X63_Y10_N3                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Mux120~1                                                                                                                                          ; LABCELL_X53_Y8_N54                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Mux50~0                                                                                                                                           ; LABCELL_X55_Y8_N33                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Mux76~1                                                                                                                                           ; LABCELL_X56_Y10_N36                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|Mux88~0                                                                                                                                           ; MLABCELL_X52_Y8_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[2]~0                                                                                                                                   ; LABCELL_X57_Y8_N0                            ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[3]~0                                                                                                                                      ; MLABCELL_X59_Y10_N48                         ; 27      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[3]~2                                                                                                                                      ; MLABCELL_X52_Y8_N9                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[8]~0                                                                                                                                      ; LABCELL_X55_Y8_N48                           ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREPATTERN[7]~0                                                                                                                                   ; MLABCELL_X52_Y8_N51                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[0]~1                                                                                                                               ; LABCELL_X55_Y8_N30                           ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|W_BLINK_SYNC~0                                                                                                                                    ; LABCELL_X63_Y10_N30                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|process_3~0                                                                                                                                             ; LABCELL_X53_Y13_N15                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2]~0                                                                                                                      ; MLABCELL_X65_Y10_N15                         ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|VrmDbi[15]~0                                                                                                                                                                      ; LABCELL_X60_Y13_N30                          ; 21      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|comb~0                                                                                                                                                                            ; LABCELL_X68_Y17_N36                          ; 202     ; Async. clear, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|cpucen                                                                                                                                                                            ; FF_X74_Y17_N14                               ; 215     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|A_buf~1                                                                                                                                                               ; LABCELL_X46_Y14_N24                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|D[7]~0                                                                                                                                                                ; MLABCELL_X34_Y14_N15                         ; 22      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|Add3~5                                                                                                                                            ; LABCELL_X35_Y14_N39                          ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|ff_wf                                                                                                                      ; FF_X36_Y14_N38                               ; 14      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[11]~0                                                                                                                                        ; MLABCELL_X34_Y11_N12                         ; 18      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|addr[16]~3                                                                                                                                        ; MLABCELL_X39_Y11_N30                         ; 22      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|faddr[0]~1                                                                                                                                        ; MLABCELL_X39_Y11_N54                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[12]~0                                                                                                                                    ; LABCELL_X37_Y12_N45                          ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[12]                                                                                                                                         ; FF_X35_Y14_N38                               ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[13]~0                                                                                                                                       ; LABCELL_X37_Y12_N39                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|data_array~15                                                                                                          ; LABCELL_X37_Y13_N54                          ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array~16                                                                                                            ; LABCELL_X35_Y13_N48                          ; 2       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|fb_wdata.value[0]~0                                                                                                                        ; LABCELL_X37_Y13_N36                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|mo_wdata.value[0]~0                                                                                                                        ; LABCELL_X37_Y13_N12                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~0                                                                                                                                  ; MLABCELL_X28_Y11_N27                         ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~10                                                                                                                                 ; LABCELL_X27_Y11_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~11                                                                                                                                 ; MLABCELL_X28_Y10_N51                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~12                                                                                                                                 ; LABCELL_X27_Y11_N18                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~13                                                                                                                                 ; LABCELL_X29_Y10_N39                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~14                                                                                                                                 ; MLABCELL_X28_Y10_N12                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~15                                                                                                                                 ; MLABCELL_X28_Y10_N45                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~16                                                                                                                                 ; MLABCELL_X28_Y10_N15                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~17                                                                                                                                 ; MLABCELL_X28_Y10_N42                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~18                                                                                                                                 ; MLABCELL_X28_Y10_N39                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~19                                                                                                                                 ; LABCELL_X29_Y10_N45                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~2                                                                                                                                  ; LABCELL_X29_Y10_N42                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~20                                                                                                                                 ; LABCELL_X27_Y11_N6                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~21                                                                                                                                 ; LABCELL_X29_Y11_N33                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~4                                                                                                                                  ; MLABCELL_X28_Y10_N27                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~5                                                                                                                                  ; MLABCELL_X28_Y10_N36                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~6                                                                                                                                  ; MLABCELL_X28_Y10_N6                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Decoder0~8                                                                                                                                  ; MLABCELL_X28_Y10_N48                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Equal0~0                                                                                                                                    ; LABCELL_X27_Y11_N21                          ; 35      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array~24                                                                                                              ; LABCELL_X27_Y11_N9                           ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|memin[0]~0                                                                                                                                  ; MLABCELL_X28_Y11_N12                         ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|memin[0]~1                                                                                                                                  ; LABCELL_X29_Y10_N36                          ; 74      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|process_0~2                                                                                                                                 ; LABCELL_X29_Y11_N51                          ; 18      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|Equal0~0                                                                                                                                     ; LABCELL_X35_Y18_N30                          ; 19      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mix[13]~0                                                                                                                                    ; LABCELL_X35_Y18_N33                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|wav[13]~1                                                                                                                                    ; LABCELL_X35_Y18_N0                           ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Add3~5                                                                                                                                          ; MLABCELL_X25_Y15_N18                         ; 7       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~1                                                                                                                                      ; LABCELL_X31_Y17_N0                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~2                                                                                                                                      ; LABCELL_X31_Y17_N45                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~3                                                                                                                                      ; LABCELL_X31_Y17_N3                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~4                                                                                                                                      ; LABCELL_X31_Y17_N21                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~5                                                                                                                                      ; LABCELL_X33_Y17_N21                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~6                                                                                                                                      ; LABCELL_X33_Y17_N12                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~7                                                                                                                                      ; LABCELL_X31_Y17_N39                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~8                                                                                                                                      ; LABCELL_X33_Y17_N57                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Decoder0~9                                                                                                                                      ; LABCELL_X31_Y17_N42                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Mux11~0                                                                                                                                         ; LABCELL_X33_Y14_N3                           ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Mux31~0                                                                                                                                         ; MLABCELL_X25_Y17_N54                         ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Mux39~0                                                                                                                                         ; MLABCELL_X34_Y14_N39                         ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Mux61~0                                                                                                                                         ; LABCELL_X33_Y14_N33                          ; 9       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|Mux61~1                                                                                                                                         ; LABCELL_X29_Y14_N24                          ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|regs_array~29                                                                                                  ; LABCELL_X33_Y14_N42                          ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|Equal0~0                                                                                                                       ; MLABCELL_X28_Y16_N42                         ; 45      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[0]                                                                                                                    ; FF_X28_Y16_N47                               ; 35      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[2]                                                                                                                    ; FF_X28_Y16_N14                               ; 34      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[3]                                                                                                                    ; FF_X28_Y16_N56                               ; 33      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[5]                                                                                                                    ; FF_X28_Y16_N59                               ; 30      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[5]~0                                                                                                                  ; LABCELL_X27_Y16_N6                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|voices~43                                                                                                                      ; LABCELL_X27_Y16_N24                          ; 2       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_addr[3]~0                                                                                                                                  ; LABCELL_X35_Y18_N15                          ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_wdata[0]~4                                                                                                                                 ; MLABCELL_X34_Y14_N21                         ; 22      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[5]~0                                                                                                                                      ; LABCELL_X33_Y14_N6                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|user_voice_wdata.RR[0]~1                                                                                                                        ; MLABCELL_X34_Y14_N30                         ; 36      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|wf~0                                                                                                                                            ; LABCELL_X33_Y14_N48                          ; 47      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Add9~5                                                                                                                                   ; MLABCELL_X28_Y15_N42                         ; 44      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set~31                                                                                           ; LABCELL_X27_Y11_N57                          ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|Equal8~0                                                                                                                                 ; MLABCELL_X28_Y15_N48                         ; 6       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|aridx[21]                                                                                                                                ; FF_X34_Y16_N41                               ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[21]~0                                                                                                                            ; LABCELL_X27_Y11_N27                          ; 36      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|oplldat[7]~0                                                                                                                                                  ; MLABCELL_X34_Y14_N48                         ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|opllptr[7]~0                                                                                                                                                  ; MLABCELL_X34_Y14_N42                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|KeyId[7]~0                                                                                                                                                             ; LABCELL_X53_Y22_N6                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|KeyRow[0]~2                                                                                                                                                            ; LABCELL_X53_Y22_N33                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|KeyWe                                                                                                                                                                  ; FF_X56_Y22_N13                               ; 2       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|MtxIdx[0]~0                                                                                                                                                            ; LABCELL_X50_Y21_N42                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|MtxSeq.MtxClean                                                                                                                                                        ; FF_X50_Y21_N29                               ; 15      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|Ps2Dat[3]~2                                                                                                                                                            ; LABCELL_X51_Y21_N15                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|Ps2Shif~0                                                                                                                                                              ; MLABCELL_X52_Y25_N12                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|Ps2xE0~0                                                                                                                                                               ; LABCELL_X51_Y21_N42                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|eseps2:U06|pKeyX[7]~1                                                                                                                                                             ; LABCELL_X53_Y22_N15                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ff_clksel~1                                                                                                                                                                       ; MLABCELL_X72_Y17_N0                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ff_rst_seq[1]~1                                                                                                                                                                   ; LABCELL_X66_Y19_N9                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|ff_sdr_seq[2]                                                                                                                                                                     ; FF_X59_Y14_N20                               ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|iSltDat[7]                                                                                                                                                                        ; FF_X66_Y20_N59                               ; 128     ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[16]~4                                                                                                                                                         ; LABCELL_X56_Y16_N45                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[2]~2                                                                                                                                                          ; LABCELL_X57_Y16_N54                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr1[7]~9                                                                                                                                                          ; LABCELL_X56_Y16_N39                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr2[12]~3                                                                                                                                                         ; LABCELL_X56_Y16_N48                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr2[4]~2                                                                                                                                                          ; LABCELL_X57_Y16_N57                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|kanjiptr2[7]~7                                                                                                                                                          ; LABCELL_X56_Y16_N30                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|process_5~0                                                                                                                                                             ; LABCELL_X56_Y16_N54                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|kanji:U08|updatereq~0                                                                                                                                                             ; LABCELL_X56_Y16_N3                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|mapper:U05|MapBank0[1]~0                                                                                                                                                          ; MLABCELL_X59_Y18_N6                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|mapper:U05|MapBank1[2]~1                                                                                                                                                          ; MLABCELL_X59_Y18_N3                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|mapper:U05|MapBank2[1]~1                                                                                                                                                          ; MLABCELL_X59_Y18_N21                         ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|mapper:U05|MapBank3[4]~0                                                                                                                                                          ; MLABCELL_X59_Y18_N0                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank0[2]~0                                                                                                                                                       ; LABCELL_X60_Y17_N18                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank1[2]~0                                                                                                                                                       ; LABCELL_X60_Y17_N24                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank2[0]~1                                                                                                                                                       ; LABCELL_X56_Y17_N15                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccBank3[7]~0                                                                                                                                                       ; LABCELL_X60_Y17_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccModeA[6]~0                                                                                                                                                       ; MLABCELL_X59_Y17_N36                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|SccModeB[5]~0                                                                                                                                                       ; MLABCELL_X59_Y17_N21                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[0]~1                                                                                                                                             ; LABCELL_X55_Y17_N30                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[1]~1                                                                                                                                       ; LABCELL_X55_Y17_N9                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[14]~0                                                                                                                                         ; LABCELL_X56_Y19_N0                           ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[14]~1                                                                                                                                         ; MLABCELL_X52_Y16_N36                         ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[0]~2                                                                                                                                     ; LABCELL_X61_Y23_N48                          ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[0]~3                                                                                                                                     ; LABCELL_X61_Y23_N57                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[3]~2                                                                                                                                     ; LABCELL_X55_Y24_N36                          ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[3]~3                                                                                                                                     ; LABCELL_X55_Y24_N45                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0]~2                                                                                                                                     ; MLABCELL_X59_Y24_N48                         ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0]~3                                                                                                                                     ; LABCELL_X60_Y24_N9                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[4]~2                                                                                                                                     ; LABCELL_X57_Y24_N42                          ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[4]~3                                                                                                                                     ; LABCELL_X57_Y24_N57                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[3]~2                                                                                                                                     ; LABCELL_X61_Y24_N48                          ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[3]~3                                                                                                                                     ; LABCELL_X60_Y24_N48                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[5]~0                                                                                                                                         ; LABCELL_X56_Y19_N24                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[1]~0                                                                                                                                      ; LABCELL_X56_Y19_N39                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[0]~0                                                                                                                                   ; LABCELL_X57_Y23_N39                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[9]~1                                                                                                                                   ; LABCELL_X57_Y23_N42                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[6]~0                                                                                                                                   ; LABCELL_X56_Y24_N54                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[8]~1                                                                                                                                   ; LABCELL_X57_Y23_N21                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[0]~0                                                                                                                                   ; LABCELL_X56_Y23_N18                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[8]~1                                                                                                                                   ; LABCELL_X57_Y23_N48                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[10]~1                                                                                                                                  ; LABCELL_X57_Y23_N12                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[7]~0                                                                                                                                   ; LABCELL_X56_Y24_N57                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[4]~0                                                                                                                                   ; LABCELL_X57_Y23_N0                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[8]~1                                                                                                                                   ; LABCELL_X57_Y23_N54                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[1]~0                                                                                                                                    ; LABCELL_X57_Y19_N18                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[3]~0                                                                                                                                    ; LABCELL_X57_Y19_N0                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[1]~0                                                                                                                                    ; LABCELL_X57_Y19_N15                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[0]~0                                                                                                                                    ; LABCELL_X57_Y19_N21                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[0]~0                                                                                                                                    ; LABCELL_X57_Y19_N3                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|w_wave_we~0                                                                                                                                          ; LABCELL_X57_Y17_N48                          ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank0[2]~4                                                                                                                                                       ; LABCELL_X62_Y16_N42                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank1[1]~4                                                                                                                                                       ; LABCELL_X66_Y15_N0                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank2~2                                                                                                                                                          ; LABCELL_X64_Y15_N21                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank3[4]~9                                                                                                                                                       ; LABCELL_X64_Y15_N54                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBank3~6                                                                                                                                                          ; LABCELL_X63_Y15_N27                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBankL~0                                                                                                                                                          ; LABCELL_X63_Y15_N0                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccBankM~0                                                                                                                                                          ; LABCELL_X63_Y15_N36                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeA[6]~0                                                                                                                                                       ; LABCELL_X61_Y17_N51                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|SccModeB[4]~1                                                                                                                                                       ; LABCELL_X61_Y17_N15                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[0]~1                                                                                                                                             ; LABCELL_X67_Y19_N57                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[1]~1                                                                                                                                       ; MLABCELL_X65_Y19_N54                         ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[2]~0                                                                                                                                     ; LABCELL_X57_Y24_N36                          ; 133     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[6]~0                                                                                                                                          ; LABCELL_X55_Y19_N48                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[6]~1                                                                                                                                          ; MLABCELL_X59_Y19_N6                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[3]~2                                                                                                                                     ; MLABCELL_X65_Y24_N48                         ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[3]~3                                                                                                                                     ; MLABCELL_X65_Y23_N27                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[3]~2                                                                                                                                     ; MLABCELL_X59_Y22_N48                         ; 14      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[3]~3                                                                                                                                     ; LABCELL_X35_Y18_N3                           ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[2]~2                                                                                                                                     ; MLABCELL_X65_Y23_N12                         ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[2]~3                                                                                                                                     ; MLABCELL_X65_Y23_N57                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0]~2                                                                                                                                     ; LABCELL_X61_Y22_N36                          ; 14      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0]~3                                                                                                                                     ; LABCELL_X67_Y22_N54                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[4]~2                                                                                                                                     ; LABCELL_X64_Y25_N36                          ; 15      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[4]~3                                                                                                                                     ; LABCELL_X60_Y24_N0                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[12]~0                                                                                                                                        ; LABCELL_X60_Y19_N3                           ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[0]~1                                                                                                                                      ; LABCELL_X61_Y19_N33                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[10]~1                                                                                                                                  ; MLABCELL_X59_Y23_N48                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[5]~0                                                                                                                                   ; MLABCELL_X59_Y23_N30                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[11]~1                                                                                                                                  ; MLABCELL_X59_Y22_N45                         ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[1]~0                                                                                                                                   ; LABCELL_X60_Y22_N45                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[11]~1                                                                                                                                  ; MLABCELL_X59_Y23_N21                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[2]~0                                                                                                                                   ; MLABCELL_X59_Y23_N36                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[0]~0                                                                                                                                   ; LABCELL_X56_Y22_N39                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[10]~1                                                                                                                                  ; LABCELL_X61_Y22_N45                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[0]~0                                                                                                                                   ; MLABCELL_X59_Y23_N45                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[9]~1                                                                                                                                   ; MLABCELL_X59_Y23_N15                         ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[3]~0                                                                                                                                    ; MLABCELL_X59_Y23_N3                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[3]~0                                                                                                                                    ; LABCELL_X61_Y19_N42                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[0]~0                                                                                                                                    ; LABCELL_X61_Y19_N45                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[2]~0                                                                                                                                    ; MLABCELL_X59_Y23_N54                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[0]~0                                                                                                                                    ; LABCELL_X60_Y20_N42                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|w_wave_we~0                                                                                                                                          ; MLABCELL_X59_Y19_N51                         ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|ErmBank0[7]~0                                                                                                                                                          ; LABCELL_X57_Y15_N57                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|ErmBank1[4]~0                                                                                                                                                          ; LABCELL_X57_Y15_N24                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|ErmBank2[0]~1                                                                                                                                                          ; LABCELL_X57_Y15_N36                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|ErmBank3[4]~0                                                                                                                                                          ; LABCELL_X57_Y15_N9                           ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|MmcDbo[0]~1                                                                                                                                                            ; LABCELL_X53_Y15_N36                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|megasd:U03|mmcdbi[3]~1                                                                                                                                                            ; MLABCELL_X52_Y15_N0                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|pDac_VB[4]~0                                                                                                                                                                      ; LABCELL_X48_Y14_N15                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|LessThan4~11                                                                                                                                           ; LABCELL_X45_Y19_N54                          ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|addr[6]~0                                                                                                                                              ; LABCELL_X51_Y19_N21                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|env_vol[3]~1                                                                                                                                           ; MLABCELL_X47_Y21_N9                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|noise_gen_op[0]~0                                                                                                                                      ; LABCELL_X51_Y21_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|poly17[0]~0                                                                                                                                            ; LABCELL_X43_Y19_N6                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[1][4]~2                                                                                                                                   ; LABCELL_X43_Y20_N45                          ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[2][0]~1                                                                                                                                   ; LABCELL_X43_Y20_N3                           ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_cnt[3][5]~0                                                                                                                                   ; LABCELL_X51_Y20_N39                          ; 13      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|tone_gen_op[1]~1                                                                                                                                       ; LABCELL_X51_Y21_N57                          ; 68      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[0][0]~0                                                                                                                                          ; LABCELL_X50_Y19_N18                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[10][4]~13                                                                                                                                        ; LABCELL_X48_Y19_N6                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[11][5]~2                                                                                                                                         ; LABCELL_X48_Y19_N30                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[12][0]~4                                                                                                                                         ; LABCELL_X48_Y19_N42                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[13][1]~15                                                                                                                                        ; LABCELL_X50_Y19_N0                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[14][0]~6                                                                                                                                         ; LABCELL_X50_Y19_N39                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[15][4]~7                                                                                                                                         ; LABCELL_X50_Y19_N12                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[1][3]~9                                                                                                                                          ; LABCELL_X50_Y19_N54                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[2][0]~1                                                                                                                                          ; LABCELL_X50_Y19_N15                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[3][2]~11                                                                                                                                         ; LABCELL_X50_Y19_N27                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[4][3]~3                                                                                                                                          ; LABCELL_X50_Y19_N33                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[5][0]~10                                                                                                                                         ; LABCELL_X50_Y19_N24                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[6][0]~8                                                                                                                                          ; LABCELL_X50_Y19_N57                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[7][4]~5                                                                                                                                          ; LABCELL_X50_Y19_N36                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[8][0]~12                                                                                                                                         ; LABCELL_X50_Y19_N6                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|psg:U30|ym2149:ym2149_inst|ymreg[9][1]~14                                                                                                                                         ; LABCELL_X50_Y19_N9                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|reset                                                                                                                                                                             ; FF_X68_Y17_N26                               ; 2446    ; Async. clear, Clock enable, Latch enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|ff_1sec_cnt[0]~2                                                                                                                                                          ; LABCELL_X53_Y23_N15                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_day_h[4]~7                                                                                                                                                            ; LABCELL_X45_Y24_N51                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_day_l[3]~5                                                                                                                                                            ; MLABCELL_X47_Y24_N39                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_hou_l[3]~3                                                                                                                                                            ; LABCELL_X46_Y25_N24                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_leap[1]~1                                                                                                                                                             ; LABCELL_X45_Y25_N36                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_min_h[6]~4                                                                                                                                                            ; LABCELL_X45_Y25_N6                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_min_l[2]~4                                                                                                                                                            ; LABCELL_X46_Y25_N54                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_mode[0]~0                                                                                                                                                             ; LABCELL_X53_Y23_N33                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_mon_l[0]~6                                                                                                                                                            ; LABCELL_X45_Y24_N48                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_ptr[3]~0                                                                                                                                                              ; LABCELL_X56_Y21_N12                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_sec_h[6]~6                                                                                                                                                            ; LABCELL_X51_Y25_N6                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_sec_l[1]~3                                                                                                                                                            ; MLABCELL_X47_Y24_N36                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_wee[0]~4                                                                                                                                                              ; LABCELL_X43_Y24_N48                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_yea_h[5]~2                                                                                                                                                            ; LABCELL_X43_Y24_N12                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|reg_yea_l[1]~2                                                                                                                                                            ; LABCELL_X48_Y24_N30                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|rtc:U07|w_mem_we~0                                                                                                                                                                ; LABCELL_X56_Y21_N30                          ; 51      ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|CustomSpeed[2]~5                                                                                                                                            ; MLABCELL_X65_Y20_N12                         ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|JIS2_ena~0                                                                                                                                                  ; LABCELL_X63_Y20_N45                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|MstrVol[2]~3                                                                                                                                                ; LABCELL_X60_Y23_N9                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|OFFSET_Y_5_~2                                                                                                                                               ; LABCELL_X64_Y23_N24                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|OpllVol[1]~5                                                                                                                                                ; LABCELL_X63_Y22_N57                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|PsgVol[1]~4                                                                                                                                                 ; LABCELL_X60_Y23_N27                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|RatioMode[1]~2                                                                                                                                              ; MLABCELL_X65_Y21_N6                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|SccVol[2]~5                                                                                                                                                 ; LABCELL_X63_Y22_N54                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|Slot0_req~1                                                                                                                                                 ; LABCELL_X66_Y19_N24                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|centerYJK_R25_n~0                                                                                                                                           ; MLABCELL_X65_Y22_N15                         ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io40_n[3]~0                                                                                                                                                 ; MLABCELL_X65_Y21_N12                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io41_id212_n[7]~0                                                                                                                                           ; LABCELL_X60_Y22_N42                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io43_id212[5]~0                                                                                                                                             ; LABCELL_X63_Y20_N3                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io43_id212[5]~reg0                                                                                                                                          ; FF_X63_Y22_N23                               ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io43_id212~8                                                                                                                                                ; LABCELL_X63_Y22_N9                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io44_id212[2]~1                                                                                                                                             ; LABCELL_X64_Y20_N21                          ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|io44_id212[2]~2                                                                                                                                             ; LABCELL_X64_Y20_N18                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|portF4_mode~0                                                                                                                                               ; LABCELL_X63_Y20_N9                           ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|vram_slot_ids[3]~1                                                                                                                                          ; MLABCELL_X65_Y20_N6                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|switched_io_ports:U35|warmRESET~reg0                                                                                                                                              ; FF_X63_Y20_N32                               ; 43      ; Clock enable, Sync. load                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|system_timer:U34|Equal0~1                                                                                                                                                         ; LABCELL_X55_Y19_N30                          ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|system_timer:U34|ff_freerun_counter[5]~0                                                                                                                                          ; LABCELL_X55_Y19_N42                          ; 23      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|Equal0~2                                                                                                                                                               ; MLABCELL_X52_Y22_N42                         ; 21      ; Clock enable, Sync. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|always0~0                                                                                                                                                              ; LABCELL_X53_Y20_N48                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|always4~0                                                                                                                                                              ; LABCELL_X53_Y21_N42                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_filt                                                                                                                                                                ; FF_X53_Y21_N8                                ; 9       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|tr_pcm:U40|ff_smpl                                                                                                                                                                ; FF_X53_Y21_N14                               ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|trueCen~0                                                                                                                                                                         ; LABCELL_X74_Y17_N18                          ; 63      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|emsx_top:emsx|vram_page[7]~0                                                                                                                                                                    ; LABCELL_X62_Y14_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_b~0                                                                                                                                                                ; LABCELL_X43_Y30_N48                          ; 1       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_g~0                                                                                                                                                                ; LABCELL_X43_Y30_N18                          ; 1       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_r~0                                                                                                                                                                ; LABCELL_X43_Y30_N21                          ; 1       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~1                                                                                                                                                                        ; MLABCELL_X47_Y28_N36                         ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~2                                                                                                                                                                        ; MLABCELL_X47_Y28_N33                         ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder5~3                                                                                                                                                                        ; LABCELL_X46_Y30_N36                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder5~4                                                                                                                                                                        ; MLABCELL_X47_Y30_N45                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder5~5                                                                                                                                                                        ; MLABCELL_X47_Y30_N48                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~0                                                                                                                                                                         ; LABCELL_X45_Y30_N30                          ; 47      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[16]~2                                                                                                                                                                         ; LABCELL_X45_Y27_N21                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[1]~1                                                                                                                                                                          ; LABCELL_X45_Y27_N48                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[32]~3                                                                                                                                                                         ; LABCELL_X45_Y27_N24                          ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[48]~4                                                                                                                                                                         ; LABCELL_X45_Y27_N33                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[6]~2                                                                                                                                                                     ; LABCELL_X43_Y32_N3                           ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~0                                                                                                                                                                          ; LABCELL_X46_Y30_N27                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X42_Y30_N47                               ; 25      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X46_Y30_N51                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[0]~0                                                                                                                                                                ; LABCELL_X43_Y30_N45                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_mounted[0]                                                                                                                                                                    ; FF_X46_Y31_N47                               ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[0]~32                                                                                                                                                                    ; LABCELL_X46_Y29_N3                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[2]~2                                                                                                                                                                      ; LABCELL_X48_Y33_N27                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[8]~19                                                                                                                                                                     ; MLABCELL_X47_Y30_N18                         ; 13      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                   ; MLABCELL_X47_Y30_N54                         ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~1                                                                                                                                                                   ; MLABCELL_X47_Y30_N51                         ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~2                                                                                                                                                                      ; MLABCELL_X47_Y30_N39                         ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[2]~4                                                                                                                                                                  ; MLABCELL_X47_Y30_N30                         ; 35      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[24]~0                                                                                                                                                                   ; MLABCELL_X47_Y30_N36                         ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[2]~0                                                                                                                                                                 ; MLABCELL_X47_Y27_N27                         ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[2]~1                                                                                                                                                                 ; MLABCELL_X47_Y27_N18                         ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_dout[0]~0                                                                                                                                                                 ; MLABCELL_X47_Y27_N12                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[10]~0                                                                                                                                                               ; LABCELL_X48_Y31_N12                          ; 19      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X55_Y34_N39                          ; 81      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X50_Y33_N24                          ; 75      ; Clock enable, Sync. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; MLABCELL_X52_Y32_N3                          ; 114     ; Clock enable, Sync. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; MLABCELL_X52_Y32_N57                         ; 39      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; MLABCELL_X52_Y32_N39                         ; 70      ; Clock enable, Sync. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12]~6                                                                                                                                                  ; LABCELL_X51_Y32_N54                          ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]~3                                                                                                                                                   ; LABCELL_X50_Y33_N57                          ; 8       ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~0                                                                                                                                                  ; LABCELL_X55_Y34_N9                           ; 38      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~1                                                                                                                                                  ; MLABCELL_X52_Y32_N15                         ; 39      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X55_Y34_N42                          ; 83      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[25]~0                                                                                                                                                  ; LABCELL_X55_Y34_N36                          ; 40      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X53_Y34_N3                           ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|LessThan2~9                                                                                                                                                           ; LABCELL_X70_Y13_N18                          ; 32      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|always0~0                                                                                                                                                             ; MLABCELL_X8_Y1_N51                           ; 64      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|LessThan0~5                                                                                                                                               ; LABCELL_X10_Y3_N0                            ; 25      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|bitcnt~0                                                                                                                                                  ; LABCELL_X11_Y1_N27                           ; 19      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|cfg[4]~2                                                                                                                                                  ; LABCELL_X11_Y1_N9                            ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[0]~2                                                                                                                                                 ; MLABCELL_X8_Y1_N48                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[4]~0                                                                                                                                                 ; LABCELL_X10_Y1_N54                           ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[8]~1                                                                                                                                                 ; LABCELL_X10_Y1_N48                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|pin[0]~1                                                                                                                                                  ; LABCELL_X10_Y1_N51                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 2       ; Clock                                                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 3722    ; Clock                                                                          ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~0                                                                                                                              ; LABCELL_X23_Y42_N24                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 5580    ; Clock                                                                          ; yes    ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|data[1]~3                                                                                                                                                                        ; LABCELL_X45_Y23_N6                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|data[4]~9                                                                                                                                                                        ; LABCELL_X45_Y23_N9                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|dy[10]~0                                                                                                                                                                         ; LABCELL_X45_Y23_N30                          ; 17      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|dy[10]~1                                                                                                                                                                         ; LABCELL_X48_Y22_N12                          ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|mx[0]~0                                                                                                                                                                          ; LABCELL_X45_Y23_N24                          ; 27      ; Clock enable, Sync. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ps2mouse:mouse|timer[14]~1                                                                                                                                                                      ; LABCELL_X48_Y22_N27                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|bit_cnt[0]~5                                                                                                                                                                    ; LABCELL_X51_Y26_N24                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_wr                                                                                                                                                                       ; FF_X50_Y26_N26                               ; 5       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_wr~0                                                                                                                                                                     ; LABCELL_X51_Y28_N42                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|cmd[0]~0                                                                                                                                                                        ; LABCELL_X53_Y27_N30                          ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|comb~0                                                                                                                                                                          ; MLABCELL_X47_Y28_N48                         ; 1       ; Write enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|comb~1                                                                                                                                                                          ; MLABCELL_X47_Y28_N51                         ; 1       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|lba[4]~3                                                                                                                                                                        ; LABCELL_X51_Y28_N0                           ; 40      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|lba[4]~5                                                                                                                                                                        ; LABCELL_X51_Y28_N15                          ; 40      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[0]~1                                                                                                                                                                    ; MLABCELL_X52_Y26_N24                         ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[16]~3                                                                                                                                                                   ; MLABCELL_X52_Y26_N0                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[24]~4                                                                                                                                                                   ; MLABCELL_X52_Y26_N27                         ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[8]~6                                                                                                                                                                    ; MLABCELL_X52_Y26_N3                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|reply2[0]~0                                                                                                                                                                     ; LABCELL_X51_Y28_N45                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|sbuf[3]~2                                                                                                                                                                       ; LABCELL_X51_Y26_N21                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|wait_m_cnt[0]~1                                                                                                                                                                 ; LABCELL_X51_Y28_N48                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en                                                                                                                                                                                  ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_1                                                                                                                                                                      ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_10                                                                                                                                                                     ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_11                                                                                                                                                                     ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_12                                                                                                                                                                     ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_13                                                                                                                                                                     ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_14                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_15                                                                                                                                                                     ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_2                                                                                                                                                                      ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_3                                                                                                                                                                      ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_4                                                                                                                                                                      ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_5                                                                                                                                                                      ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_6                                                                                                                                                                      ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_7                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_8                                                                                                                                                                      ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_dq[0]~en_Duplicate_9                                                                                                                                                                      ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|timeout[24]~0                                                                                                                                                                                   ; LABCELL_X55_Y16_N36                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|LessThan1~15                                                                                                                                                            ; LABCELL_X24_Y37_N54                          ; 8       ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                               ; MLABCELL_X34_Y38_N48                         ; 37      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~1                                                                                                                                                               ; LABCELL_X27_Y37_N33                          ; 47      ; Clock enable, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|aryo~0                                                                                                                                                                  ; LABCELL_X27_Y41_N3                           ; 84      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[11]~3                                                                                                                                                             ; MLABCELL_X21_Y37_N54                         ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vadj[11]                                                                                                                                                                ; FF_X23_Y37_N35                               ; 13      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc                                                                                                                                                                   ; FF_X23_Y39_N44                               ; 59      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[11]~0                                                                                                                                                              ; LABCELL_X22_Y37_N39                          ; 19      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcrop[8]~4                                                                                                                                                              ; LABCELL_X22_Y37_N6                           ; 26      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|always0~2                                                                                                                                         ; LABCELL_X27_Y39_N30                          ; 38      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|always0~3                                                                                                                                         ; MLABCELL_X25_Y40_N27                         ; 44      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]~2                                                                                                                                        ; MLABCELL_X28_Y38_N54                         ; 25      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|aryf~0                                                                                                                                            ; MLABCELL_X28_Y38_N15                         ; 13      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                            ; FF_X28_Y40_N14                               ; 27      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[0]~2                                                                                                                                      ; LABCELL_X33_Y40_N33                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[16]~3                                                                                                                                     ; LABCELL_X29_Y39_N18                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[23]~1                                                                                                                                     ; MLABCELL_X28_Y40_N6                          ; 36      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                         ; FF_X28_Y40_N11                               ; 49      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg1[11]~0                                                                                                                                    ; MLABCELL_X28_Y40_N18                         ; 23      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                         ; FF_X28_Y40_N53                               ; 81      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|oheight[11]~1                                                                                                                                     ; MLABCELL_X28_Y38_N24                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|oheight[8]~0                                                                                                                                      ; MLABCELL_X28_Y38_N30                         ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                          ; LABCELL_X33_Y39_N0                           ; 25      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]~0                                                                                                                          ; MLABCELL_X25_Y40_N54                         ; 33      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[9]~0                                                                                                                                                                                              ; LABCELL_X30_Y42_N0                           ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; LABCELL_X30_Y25_N54                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~1                                                                                                                                                                  ; LABCELL_X30_Y25_N36                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X27_Y24_N54                          ; 25      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X31_Y25_N15                          ; 30      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_height~4                                                                                                                                                                                           ; LABCELL_X31_Y45_N48                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                                                          ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~22        ; VCC            ;
; hdmi_width~4                                                                                                                                                                                            ; LABCELL_X31_Y44_N42                          ; 12      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hmini[11]~0                                                                                                                                                                                             ; LABCELL_X30_Y42_N36                          ; 48      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; io_uio                                                                                                                                                                                                  ; MLABCELL_X34_Y36_N24                         ; 122     ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~2                                                                                                                                                                                          ; LABCELL_X36_Y36_N24                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X56_Y1_N48                           ; 31      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[2]~1                                                                                                                                                                              ; LABCELL_X55_Y3_N30                           ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[0]~1                                                                                                                                                                              ; LABCELL_X55_Y3_N18                           ; 11      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X61_Y2_N54                           ; 25      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X61_Y3_N0                            ; 30      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|sd_cd                                                                                                                                                                                 ; FF_X55_Y3_N37                                ; 7       ; Output enable                                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; LABCELL_X37_Y23_N57                          ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                                 ; LABCELL_X12_Y38_N48                          ; 27      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X11_Y37_N45                          ; 32      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X11_Y36_N24                          ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X19_Y40_N48                          ; 23      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X19_Y40_N21                          ; 31      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; LABCELL_X9_Y38_N6                            ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; LABCELL_X10_Y39_N18                          ; 80      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[5]~0                                                                                                                                                                                  ; LABCELL_X19_Y38_N30                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[9]~2                                                                                                                                                                                  ; LABCELL_X19_Y38_N3                           ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X19_Y40_N56                               ; 412     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[5]~1                                                                                                                                                                                   ; LABCELL_X19_Y38_N12                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[17]~1                                                                                                                                                                          ; LABCELL_X10_Y39_N21                          ; 22      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X17_Y38_N5                                ; 90      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X17_Y38_N18                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X17_Y36_N15                          ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~5                                                                                                                                                                                 ; LABCELL_X17_Y38_N48                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X17_Y38_N36                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                     ; LABCELL_X17_Y38_N3                           ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X19_Y38_N36                          ; 4       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[21]~18                                                                                                                                                                            ; LABCELL_X12_Y37_N51                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[9]~4                                                                                                                                                                                ; MLABCELL_X21_Y40_N48                         ; 28      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~2                                                                                                                                                                                    ; LABCELL_X23_Y40_N57                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~1                                                                                                                                                                                   ; LABCELL_X17_Y38_N12                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[0]~8                                                                                                                                                                                 ; LABCELL_X9_Y38_N18                           ; 21      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; MLABCELL_X15_Y45_N3                          ; 44      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; MLABCELL_X15_Y47_N57                         ; 28      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X16_Y45_N54                          ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X10_Y54_N15                          ; 23      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X10_Y54_N12                          ; 22      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; LABCELL_X13_Y47_N48                          ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~3                                                                                                                                                                                   ; LABCELL_X13_Y47_N9                           ; 78      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                   ; LABCELL_X17_Y44_N21                          ; 11      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[8]~2                                                                                                                                                                                   ; LABCELL_X17_Y44_N54                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X12_Y54_N5                                ; 409     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[7]~2                                                                                                                                                                                    ; LABCELL_X17_Y44_N39                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[13]~1                                                                                                                                                                           ; LABCELL_X18_Y47_N57                          ; 22      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X15_Y46_N2                                ; 109     ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; LABCELL_X19_Y48_N21                          ; 8       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; LABCELL_X19_Y48_N18                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~0                                                                                                                                                                                  ; LABCELL_X19_Y48_N36                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; LABCELL_X19_Y48_N0                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info~0                                                                                                                                                                                      ; LABCELL_X17_Y44_N36                          ; 1       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X17_Y44_N6                           ; 4       ; Clock enable, Write enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X39_Y30_N17                               ; 24      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[14]~11                                                                                                                                                                             ; LABCELL_X9_Y47_N30                           ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[12]~4                                                                                                                                                                                ; LABCELL_X11_Y54_N6                           ; 27      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~4                                                                                                                                                                                     ; LABCELL_X10_Y53_N57                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~4                                                                                                                                                                                    ; LABCELL_X19_Y48_N39                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[2]~4                                                                                                                                                                                  ; LABCELL_X13_Y47_N15                          ; 21      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1587    ; Clock                                                                          ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X10_Y11_N0                           ; 18      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37                                             ; LABCELL_X18_Y11_N57                          ; 17      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~42                                             ; LABCELL_X18_Y11_N0                           ; 17      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X18_Y11_N51                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X18_Y11_N21                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X12_Y14_N12                          ; 16      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X11_Y15_N48                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X11_Y15_N39                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X16_Y15_N48                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X4_Y10_N0                            ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X3_Y13_N53                                ; 10      ; Async. clear                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~0                        ; LABCELL_X22_Y16_N42                          ; 10      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                        ; LABCELL_X22_Y16_N54                          ; 10      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X17_Y4_N12                           ; 512     ; Async. clear, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X17_Y8_N27                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; LABCELL_X17_Y8_N0                            ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; LABCELL_X17_Y8_N45                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X17_Y8_N33                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X17_Y8_N51                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; LABCELL_X19_Y9_N24                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; LABCELL_X19_Y9_N18                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; LABCELL_X17_Y8_N57                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X17_Y8_N9                            ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; LABCELL_X17_Y8_N42                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; LABCELL_X17_Y8_N24                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; LABCELL_X17_Y8_N15                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; LABCELL_X17_Y8_N3                            ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; LABCELL_X17_Y8_N12                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X17_Y8_N30                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; LABCELL_X17_Y8_N48                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; LABCELL_X17_Y8_N54                           ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X17_Y8_N6                            ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X12_Y13_N3                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; LABCELL_X12_Y13_N21                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~5                                               ; LABCELL_X10_Y14_N0                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X16_Y13_N54                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X12_Y13_N0                           ; 23      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X12_Y13_N36                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X12_Y13_N18                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X12_Y14_N54                          ; 18      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X12_Y13_N39                          ; 17      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2037    ; Clock                                                                          ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X23_Y42_N51                          ; 15      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X23_Y42_N30                          ; 12      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~27                                                                                                                                                                    ; MLABCELL_X21_Y23_N30                         ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~28                                                                                                                                                                    ; MLABCELL_X15_Y24_N6                          ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~29                                                                                                                                                                    ; MLABCELL_X15_Y24_N9                          ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; MLABCELL_X15_Y17_N45                         ; 41      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; LABCELL_X16_Y21_N0                           ; 4       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X17_Y20_N54                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X23_Y25_N50                               ; 26      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~6                                                                                                                                                                  ; LABCELL_X24_Y42_N51                          ; 14      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X23_Y42_N12                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; MLABCELL_X21_Y23_N42                         ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~0                                                                                                                                                                   ; LABCELL_X16_Y22_N42                          ; 28      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; LABCELL_X12_Y17_N45                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X12_Y17_N42                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X12_Y17_N0                           ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X12_Y17_N33                          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; LABCELL_X12_Y17_N9                           ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X12_Y17_N6                           ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; LABCELL_X12_Y18_N54                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; MLABCELL_X21_Y23_N18                         ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; LABCELL_X23_Y25_N3                           ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; MLABCELL_X21_Y25_N57                         ; 24      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; LABCELL_X12_Y17_N12                          ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X18_Y17_N23                               ; 22      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X12_Y17_N20                               ; 21      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X16_Y22_N38                               ; 36      ; Sync. clear, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; LABCELL_X16_Y25_N6                           ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~6                                                                                                                                                                ; LABCELL_X16_Y22_N15                          ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X16_Y22_N36                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; MLABCELL_X21_Y23_N3                          ; 48      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X16_Y21_N36                          ; 50      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X50_Y38_N53                               ; 274     ; Async. clear, Clock enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X36_Y36_N42                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X28_Y46_N17                               ; 231     ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; MLABCELL_X28_Y34_N42                         ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~1                                                                                                                                                                                            ; MLABCELL_X28_Y35_N12                         ; 6       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[1]~1                                                                                                                                                                  ; MLABCELL_X28_Y47_N21                         ; 2       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[0]~1                                                                                                                                                                   ; LABCELL_X37_Y33_N12                          ; 3       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                     ; FF_X36_Y30_N17                               ; 25      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[1]                                                                                                                                                                                                ; FF_X30_Y42_N59                               ; 56      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X30_Y42_N32                               ; 71      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X37_Y39_N0                           ; 33      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X37_Y39_N33                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X37_Y39_N36                          ; 40      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X50_Y64_N6                           ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X50_Y64_N36                          ; 32      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X50_Y64_N33                          ; 39      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X37_Y33_N51                          ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                         ; LABCELL_X37_Y33_N18                          ; 14      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                            ; MLABCELL_X25_Y43_N3                          ; 92      ; Clock enable, Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[33]~0                                                                                                                                                           ; LABCELL_X27_Y44_N30                          ; 37      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                         ; MLABCELL_X25_Y43_N9                          ; 15      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[15]~0                                                                                                                                                        ; MLABCELL_X25_Y43_N48                         ; 27      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; MLABCELL_X59_Y29_N45                         ; 40      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y53_N48                         ; 31      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                             ; LABCELL_X46_Y57_N45                          ; 37      ; Clock enable, Sync. load                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                          ; MLABCELL_X47_Y57_N51                         ; 36      ; Sync. load                                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[3]~0                                                                                                         ; LABCELL_X46_Y57_N39                          ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[7]~11                                                                                                   ; MLABCELL_X47_Y57_N36                         ; 7       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~0                                                                                                       ; LABCELL_X46_Y56_N27                          ; 34      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                         ; FF_X47_Y53_N44                               ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 738     ; Clock                                                                          ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[6]~3                                                                                                                                                                                               ; MLABCELL_X39_Y23_N57                         ; 16      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~0                                                                                                                                                                                            ; LABCELL_X36_Y36_N57                          ; 5       ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X40_Y37_N20                               ; 34      ; Sync. clear                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                            ; LABCELL_X36_Y36_N3                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; LABCELL_X37_Y23_N42                          ; 13      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[1]~0                                                                                                                                                                                              ; LABCELL_X30_Y42_N3                           ; 12      ; Clock enable                                                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1225    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 345     ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 129     ; Regional Clock       ; RCLK76           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 3722    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                         ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 5580    ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~22        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1587    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2037    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 92      ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 738     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; emu:emu|emsx_top:emsx|reset                                                                                                                                               ; 2446    ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 512     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                ; Location                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88    ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                               ; M10K_X26_Y56_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                               ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                               ; M10K_X14_Y63_N0, M10K_X14_Y64_N0, M10K_X14_Y67_N0, M10K_X14_Y66_N0, M10K_X14_Y65_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                               ; M10K_X41_Y59_N0, M10K_X41_Y61_N0, M10K_X41_Y60_N0, M10K_X41_Y58_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_pfm1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/MSX.ram0_ascal_3ec5c344.hdl.mif ; M10K_X26_Y59_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                               ; M10K_X26_Y53_N0, M10K_X41_Y56_N0, M10K_X14_Y55_N0, M10K_X41_Y52_N0, M10K_X38_Y52_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                               ; M10K_X26_Y52_N0, M10K_X38_Y56_N0, M10K_X14_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y54_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                               ; M10K_X26_Y54_N0, M10K_X38_Y57_N0, M10K_X14_Y54_N0, M10K_X41_Y54_N0, M10K_X38_Y53_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                               ; M10K_X26_Y55_N0, M10K_X38_Y55_N0, M10K_X14_Y53_N0, M10K_X41_Y55_N0, M10K_X38_Y51_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_e6n1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/MSX.ram1_ascal_3ec5c344.hdl.mif ; M10K_X26_Y51_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144  ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                               ; M10K_X38_Y61_N0, M10K_X38_Y59_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                               ; M10K_X49_Y8_N0                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 3            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 48    ; 16                          ; 3                           ; --                          ; --                          ; 48                  ; 1           ; 0          ; None                               ; M10K_X49_Y12_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port      ; Single Clock ; 16           ; 6            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 96    ; 16                          ; 6                           ; --                          ; --                          ; 96                  ; 1           ; 0          ; None                               ; M10K_X49_Y12_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; Single Clock ; 8            ; 31           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 248   ; 8                           ; 31                          ; --                          ; --                          ; 248                 ; 1           ; 0          ; None                               ; M10K_X49_Y6_N0                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                               ; M10K_X58_Y5_N0                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                               ; M10K_X49_Y5_N0                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y13_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y15_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y13_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y15_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y14_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; Single Clock ; 640          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3200  ; 640                         ; 5                           ; --                          ; --                          ; 3200                ; 1           ; 0          ; None                               ; M10K_X49_Y16_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 10           ; 9            ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 90    ; 9                           ; 10                          ; 9                           ; 10                          ; 90                  ; 1           ; 0          ; None                               ; M10K_X38_Y11_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Single Clock ; 19           ; 10           ; 19           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 190   ; 19                          ; 10                          ; 19                          ; 10                          ; 190                 ; 1           ; 0          ; None                               ; M10K_X41_Y13_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Single Clock ; 19           ; 10           ; 19           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 190   ; 19                          ; 10                          ; 19                          ; 10                          ; 190                 ; 1           ; 0          ; None                               ; M10K_X38_Y13_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Single Clock ; 18           ; 18           ; 18           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 324   ; 18                          ; 18                          ; 18                          ; 18                          ; 324                 ; 1           ; 0          ; None                               ; M10K_X26_Y9_N0                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 24           ; 9            ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 216   ; 9                           ; 22                          ; 9                           ; 22                          ; 198                 ; 1           ; 0          ; None                               ; M10K_X26_Y14_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Single Clock ; 38           ; 36           ; 38           ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 1368  ; 38                          ; 36                          ; 38                          ; 36                          ; 1368                ; 1           ; 0          ; None                               ; M10K_X26_Y17_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Single Clock ; 38           ; 36           ; 38           ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 1368  ; 38                          ; 36                          ; 38                          ; 36                          ; 1368                ; 1           ; 0          ; None                               ; M10K_X26_Y15_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 18           ; 25           ; 18           ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 450   ; 18                          ; 25                          ; 18                          ; 25                          ; 450                 ; 1           ; 0          ; None                               ; M10K_X26_Y13_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|emsx_top:emsx|eseps2:U06|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_ji51:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; Single Clock ; 1024         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 1024                        ; 16                          ; --                          ; --                          ; 16384               ; 2           ; 0          ; MSX.sys_top1.rtl.mif               ; M10K_X49_Y20_N0, M10K_X49_Y21_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|eseps2:U06|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1           ; 0          ; None                               ; M10K_X49_Y22_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|iplrom:U02|altsyncram:Mux2_rtl_0|altsyncram_3h51:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; MSX.sys_top0.rtl.mif               ; M10K_X58_Y18_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                               ; M10K_X58_Y17_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                               ; M10K_X58_Y19_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|emsx_top:emsx|rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port      ; Single Clock ; 64           ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 256   ; 64                          ; 4                           ; --                          ; --                          ; 256                 ; 1           ; 0          ; None                               ; M10K_X49_Y23_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                               ; M10K_X41_Y28_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                               ; M10K_X41_Y30_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                               ; M10K_X41_Y26_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0|altsyncram_cdt1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; True Dual Port   ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                               ; M10K_X49_Y27_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                               ; M10K_X49_Y26_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 25           ; 3            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 75    ; 3                           ; 25                          ; 3                           ; 25                          ; 75                  ; 1           ; 0          ; None                               ; M10K_X26_Y20_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                               ; M10K_X14_Y36_N0, M10K_X14_Y39_N0, M10K_X14_Y38_N0, M10K_X14_Y37_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32    ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0          ; None                               ; M10K_X38_Y26_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                               ; M10K_X14_Y45_N0, M10K_X14_Y47_N0, M10K_X14_Y44_N0, M10K_X14_Y46_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                               ; M10K_X26_Y46_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 4           ;
; Two Independent 18x18             ; 4           ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 9           ;
; Total number of DSP blocks        ; 43          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 30          ;
; Fixed Point Mixed Sign Multiplier ; 33          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                  ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|T80pa:U01|T80:u0|Mult0~mac                                                                                      ; Independent 18x18 plus 36 ; DSP_X86_Y18_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                                                  ; Two Independent 18x18     ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y71_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                                                  ; Two Independent 18x18     ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|video_freak:video_freak|Mult0~8                                                                                               ; Independent 27x27         ; DSP_X20_Y37_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|video_freak:video_freak|Mult1~8                                                                                               ; Independent 27x27         ; DSP_X20_Y39_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y71_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y73_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y61_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y59_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                                                            ; Independent 18x18 plus 36 ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                                                   ; Independent 27x27         ; DSP_X32_Y37_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~152                                                          ; Independent 27x27         ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~493                                                          ; Independent 27x27         ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~152                                                          ; Independent 27x27         ; DSP_X20_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~493                                                          ; Independent 27x27         ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|scc_wave_mul:u_mul|Mult0~mac                                                       ; Independent 9x9           ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|scc_wave_mul:u_mul|Mult0~mac                                                       ; Independent 9x9           ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                                                            ; Independent 27x27         ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                                                          ; Independent 27x27         ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|Mult0~8             ; Two Independent 18x18     ; DSP_X32_Y12_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|Mult0~8                ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|Mult0~8 ; Independent 9x9           ; DSP_X32_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|Mult0~8                                                                   ; Independent 9x9           ; DSP_X32_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 43,242 / 289,320 ( 15 % ) ;
; C12 interconnects                           ; 550 / 13,420 ( 4 % )      ;
; C2 interconnects                            ; 11,561 / 119,108 ( 10 % ) ;
; C4 interconnects                            ; 6,802 / 56,300 ( 12 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 5,922 / 289,320 ( 2 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 225 / 852 ( 26 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 22 / 32 ( 69 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 10,319 / 84,580 ( 12 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 647 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 1,035 / 20,720 ( 5 % )    ;
; R3 interconnects                            ; 16,125 / 130,992 ( 12 % ) ;
; R6 interconnects                            ; 22,696 / 266,960 ( 9 % )  ;
; Spine clocks                                ; 62 / 360 ( 17 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 63           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 82           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 127          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                 ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 660.5             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 629.4             ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                               ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 270.1             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 112.5             ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 110.6             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                              ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 82.7              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 78.3              ;
; FPGA_CLK1_50                                                                                                                                    ; FPGA_CLK1_50                                                                      ; 55.8              ;
; FPGA_CLK2_50                                                                                                                                    ; FPGA_CLK2_50                                                                      ; 52.8              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 39.1              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                     ;
+--------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; Source Register                                              ; Destination Register                                           ; Delay Added in ns ;
+--------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; osd:vga_osd|infoh[3]                                         ; osd:vga_osd|osd_hcnt2[6]                                       ; 2.120             ;
; osd:vga_osd|info                                             ; osd:vga_osd|osd_hcnt2[15]                                      ; 2.065             ;
; LFB_EN                                                       ; state[1]                                                       ; 1.950             ;
; emu:emu|emsx_top:emsx|pVideoVS                               ; emu:emu|vso                                                    ; 1.879             ;
; emu:emu|hps_io:hps_io|cfg[4]                                 ; emu:emu|ce_pix                                                 ; 1.778             ;
; osd:vga_osd|infow[3]                                         ; osd:vga_osd|osd_vcnt[4]                                        ; 1.677             ;
; osd:vga_osd|infow[8]                                         ; osd:vga_osd|osd_vcnt[8]                                        ; 1.671             ;
; emu:emu|emsx_top:emsx|pVideoHS                               ; emu:emu|vso                                                    ; 1.574             ;
; emu:emu|hps_io:hps_io|status[16]                             ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.552             ;
; emu:emu|emsx_top:emsx|xSltWr_n                               ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.551             ;
; emu:emu|emsx_top:emsx|Reso_v                                 ; emu:emu|deo                                                    ; 1.538             ;
; emu:emu|emsx_top:emsx|iSltMerq_n                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.527             ;
; emu:emu|hps_io:hps_io|status[17]                             ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.505             ;
; osd:vga_osd|infoh[5]                                         ; osd:vga_osd|osd_hcnt2[5]                                       ; 1.478             ;
; emu:emu|emsx_top:emsx|iack                                   ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.467             ;
; emu:emu|vsd_sel                                              ; emu:emu|sd_card:sd_card|write_state.WR_STATE_EXP_DTOKEN        ; 1.456             ;
; xy                                                           ; state[0]                                                       ; 1.436             ;
; state[2]                                                     ; state[0]                                                       ; 1.436             ;
; FREESCALE                                                    ; state[0]                                                       ; 1.436             ;
; ary[0]                                                       ; state[0]                                                       ; 1.436             ;
; ary[1]                                                       ; state[0]                                                       ; 1.436             ;
; ary[2]                                                       ; state[0]                                                       ; 1.436             ;
; ary[3]                                                       ; state[0]                                                       ; 1.436             ;
; ary[4]                                                       ; state[0]                                                       ; 1.436             ;
; ary[5]                                                       ; state[0]                                                       ; 1.436             ;
; ary[6]                                                       ; state[0]                                                       ; 1.436             ;
; ary[7]                                                       ; state[0]                                                       ; 1.436             ;
; ary[8]                                                       ; state[0]                                                       ; 1.436             ;
; ary[9]                                                       ; state[0]                                                       ; 1.436             ;
; ary[10]                                                      ; state[0]                                                       ; 1.436             ;
; ary[11]                                                      ; state[0]                                                       ; 1.436             ;
; arx[0]                                                       ; state[0]                                                       ; 1.436             ;
; arx[1]                                                       ; state[0]                                                       ; 1.436             ;
; arx[2]                                                       ; state[0]                                                       ; 1.436             ;
; arx[3]                                                       ; state[0]                                                       ; 1.436             ;
; arx[4]                                                       ; state[0]                                                       ; 1.436             ;
; arx[5]                                                       ; state[0]                                                       ; 1.436             ;
; arx[6]                                                       ; state[0]                                                       ; 1.436             ;
; arx[7]                                                       ; state[0]                                                       ; 1.436             ;
; arx[8]                                                       ; state[0]                                                       ; 1.436             ;
; arx[9]                                                       ; state[0]                                                       ; 1.436             ;
; arx[10]                                                      ; state[0]                                                       ; 1.436             ;
; arx[11]                                                      ; state[0]                                                       ; 1.436             ;
; state[1]                                                     ; state[0]                                                       ; 1.436             ;
; emu:emu|emsx_top:emsx|Equal17~4_OTERM167                     ; emu:emu|emsx_top:emsx|RstSeq[0]                                ; 1.417             ;
; osd:vga_osd|infow[5]                                         ; osd:vga_osd|osd_vcnt[5]                                        ; 1.397             ;
; emu:emu|emsx_top:emsx|xSltRd_n                               ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.364             ;
; osd:vga_osd|infow[6]                                         ; osd:vga_osd|osd_vcnt[7]                                        ; 1.359             ;
; osd:vga_osd|infow[4]                                         ; osd:vga_osd|osd_vcnt[7]                                        ; 1.342             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[3] ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[11]                     ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[10]                     ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[8]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[9]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[7]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[5]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[6]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[2]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[0]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[1]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[3]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|arxo[4]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[11]                     ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[1]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[0]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[10]                     ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[2]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[3]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[9]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[8]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[6]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[5]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[4]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|video_freak:video_freak|aryo[7]                      ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[11] ; 1.341             ;
; emu:emu|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_VIDEO_DL_CLK  ; emu:emu|emsx_top:emsx|SdrSta[2]                                ; 1.320             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]     ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[10]           ; 1.312             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[25]     ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]            ; 1.312             ;
; emu:emu|emsx_top:emsx|ExpSlot3[1]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|ExpSlot3[3]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|ExpSlot3[5]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[9]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|ExpSlot3[7]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltIorq_n                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[12]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[2]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[4]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[14]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[8]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[0]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[10]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[6]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[15]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[1]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[13]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[11]                            ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[5]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[3]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; emu:emu|emsx_top:emsx|iSltAdr[7]                             ; emu:emu|emsx_top:emsx|SdrSta[0]                                ; 1.309             ;
; osd:vga_osd|infow[7]                                         ; osd:vga_osd|osd_vcnt[7]                                        ; 1.303             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[31]     ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[15]           ; 1.297             ;
+--------------------------------------------------------------+----------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "MSX"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 8 clocks (7 global, 1 regional)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 92 fanout uses global clock CLKCTRL_G8
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R76
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2894 fanout uses global clock CLKCTRL_G4
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1599 fanout uses global clock CLKCTRL_G13
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3580 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 5605 fanout uses global clock CLKCTRL_G11
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G5
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 325 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Warning (335093): TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 256 -multiply_by 2199 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|emsx_top:emsx|ExpSlot0[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|emsx_top:emsx|CpuAdr[12] is being clocked by emu:emu|emsx_top:emsx|ExpSlot0[0]
Warning (332060): Node: emu:emu|emsx_top:emsx|reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE~1 is being clocked by emu:emu|emsx_top:emsx|reset
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.328 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   11.641 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   46.566 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 44 registers into blocks of type Block RAM
    Extra Info (176218): Packed 892 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 77 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 326 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3576 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:03:51
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 27 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:05:48
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:09:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:56
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:02:45
Info (11888): Total time spent on timing analysis during the Fitter is 125.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:39
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/MSX_MiSTer-master/sys/sys_top.v Line: 137
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/MSX_MiSTer-master/output_files/MSX.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 7783 megabytes
    Info: Processing ended: Fri Dec 24 22:54:25 2021
    Info: Elapsed time: 00:32:28
    Info: Total CPU time (on all processors): 00:24:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/MSX_MiSTer-master/output_files/MSX.fit.smsg.


