<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 7 devices have a regular I/O bank structure.  There are up to two I/O columns in the device: the left I/O column and the right I/O column.  They contain one I/O bank per region (with the exception of regions that are covered up by the PS or GT holes).</p>
<p>There are two genders of I/O banks:</p>
<ul>
<li>HP (high performance) banks, with 1.8V maximum voltage and DCI support</li>
<li>HR (high range) banks, with 3.3V maximum voltage and no DCI</li>
</ul>
<p>In both cases, banks are 50 rows high. They have the following structure:</p>
<ul>
<li>row 0: contains a <code>IO_HP_BOT</code> or <code>IO_HR_BOT</code> tile with a single unpaired IOB</li>
<li>rows 1-2, 3-4, 5-6, 7-8, …, 45-46, 47-48: contain <code>IO_HP_PAIR</code> or <code>IO_HR_PAIR</code> tiles, which are two rows high and contain two IOBs each, forming a differential pair; <code>IOB0</code> is located in the bottom (odd) row and is the “complemented” pin of the pair, while <code>IOB1</code> is in the top (even) row and is the “true” pin of the pair</li>
<li>row 49: contains another <code>IO_HP_TOP</code> or <code>IO_HR_TOP</code> tile</li>
<li>HCLK row: contains an <code>HCLK_IO_HP</code> or <code>HCLK_IO_HR</code> tile with common bank circuitry</li>
</ul>
<p>The single IOB in row 0 is the VRP pin for DCI. The single IOB in row 49 is VRN pin.</p>
<p>The <code>IOB1</code> pads in rows 24 and 26 are considered “multi-region clock capable”, and have dedicated routing to <code>BUFIO</code> and <code>BUFR</code> of this region and the two adjacent ones. The <code>IOB1</code> pads in rows 22 and 28 are considered “single-region clock capable”, and can drive <code>BUFIO</code> and <code>BUFR</code> only within their own region.</p>
<p>The <code>IOB0</code> pads in rows 11 and 37 can be used as VREF.</p>
<p>The <code>IOB1</code> pads in rows 8, 20, 32, 44 can be used as DQS for byte groups. The byte groups are:</p>
<ul>
<li>rows 1-12: byte group with DQS in row 8</li>
<li>rows 13-24: byte group with DQS in row 20</li>
<li>rows 25-36: byte group with DQS in row 32</li>
<li>rows 37-48: byte group with DQS in row 44</li>
</ul>
<p>The banks are numbered as follows, where <code>c</code> is the region with the <code>CFG</code> tile (for multi-die packages, the <code>CFG</code> tile of the primary device):</p>
<ul>
<li>the bank in left column region <code>c + i</code> is <code>14 + i</code></li>
<li>the bank in right column region <code>c + i</code> is <code>34 + i</code></li>
</ul>
<p>In case of multi-die packages, this numbering continues across devices within the package.</p>
<p>In parallel or SPI configuration modes, some I/O pads in banks 14 and 15 are borrowed for configuration use:</p>
<ul>
<li>bank 14 row 1: <code>A[0]/D[16]</code></li>
<li>bank 14 row 2: <code>A[1]/D[17]</code></li>
<li>bank 14 row 3: <code>A[2]/D[18]</code></li>
<li>bank 14 row 4: <code>A[3]/D[19]</code></li>
<li>bank 14 row 5: <code>A[4]/D[20]</code></li>
<li>bank 14 row 6: <code>A[5]/D[21]</code></li>
<li>bank 14 row 7: <code>A[6]/D[22]</code></li>
<li>bank 14 row 9: <code>A[7]/D[23]</code></li>
<li>bank 14 row 10: <code>A[8]/D[24]</code></li>
<li>bank 14 row 11: <code>A[9]/D[25]</code></li>
<li>bank 14 row 12: <code>A[10]/D[26]</code></li>
<li>bank 14 row 13: <code>A[11]/D[27]</code></li>
<li>bank 14 row 14: <code>A[12]/D[28]</code></li>
<li>bank 14 row 15: <code>A[13]/D[29]</code></li>
<li>bank 14 row 16: <code>A[14]/D[30]</code></li>
<li>bank 14 row 17: <code>A[15]/D[31]</code></li>
<li>bank 14 row 18: <code>CSI_B</code></li>
<li>bank 14 row 19: <code>DOUT/CSO_B</code></li>
<li>bank 14 row 20: <code>RDWR_B</code></li>
<li>bank 14 row 29: <code>D[15]</code></li>
<li>bank 14 row 30: <code>D[14]</code></li>
<li>bank 14 row 31: <code>D[13]</code></li>
<li>bank 14 row 33: <code>D[12]</code></li>
<li>bank 14 row 34: <code>D[11]</code></li>
<li>bank 14 row 36: <code>D[10]</code></li>
<li>bank 14 row 36: <code>D[9]</code></li>
<li>bank 14 row 37: <code>D[8]</code></li>
<li>bank 14 row 38: <code>FCS_B</code></li>
<li>bank 14 row 39: <code>D[7]</code></li>
<li>bank 14 row 40: <code>D[6]</code></li>
<li>bank 14 row 41: <code>D[5]</code></li>
<li>bank 14 row 42: <code>D[4]</code></li>
<li>bank 14 row 43: <code>EM_CCLK</code></li>
<li>bank 14 row 44: <code>PUDC_B</code></li>
<li>bank 14 row 45: <code>D[3]</code></li>
<li>bank 14 row 46: <code>D[2]</code></li>
<li>bank 14 row 47: <code>D[1]/DIN</code></li>
<li>bank 14 row 48: <code>D[0]/MOSI</code></li>
<li>bank 15 row 1: <code>RS[0]</code></li>
<li>bank 15 row 2: <code>RS[1]</code></li>
<li>bank 15 row 3: <code>FWE_B</code></li>
<li>bank 15 row 4: <code>FOE_B</code></li>
<li>bank 15 row 5: <code>A[16]</code></li>
<li>bank 15 row 6: <code>A[17]</code></li>
<li>bank 15 row 7: <code>A[18]</code></li>
<li>bank 15 row 9: <code>A[19]</code></li>
<li>bank 15 row 10: <code>A[20]</code></li>
<li>bank 15 row 11: <code>A[21]</code></li>
<li>bank 15 row 12: <code>A[22]</code></li>
<li>bank 15 row 13: <code>A[23]</code></li>
<li>bank 15 row 14: <code>A[24]</code></li>
<li>bank 15 row 15: <code>A[25]</code></li>
<li>bank 15 row 16: <code>A[26]</code></li>
<li>bank 15 row 17: <code>A[27]</code></li>
<li>bank 15 row 18: <code>A[28]</code></li>
<li>bank 15 row 19: <code>ADV_B</code></li>
</ul>
<p>The devices with Processing System are not configured by normal means, so the above list is inapplicable.  Furthermore, they do not have banks 14 and 15 at all — the place they would occupy is taken up by the PS itself.  They do, however, have a special pin in bank 34 instead:</p>
<ul>
<li>bank 34 row 44: <code>PUDC_B</code></li>
</ul>
<p>TODO: really, Wanda, how surprised would you be if it turned out that they <em>are</em> configurable by normal means by just substituting banks 34+35 and poking at the reserved mode pins that definitely aren’t <code>M0/M1/M2</code>?</p>
<p>The <code>XADC</code>, if present on the device, can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile.  Depending on device banks present on the device, there are three different arrangements possible:</p>
<ul>
<li>variant LR, used for devices that have both bank 15 and 35</li>
<li>variant L, used for devices without bank 35</li>
<li>variant R, used for devices without bank 15 (that is, devices with Processing System)</li>
</ul>
<p>The IOBs for variant LR are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 15 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 15 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 15 rows 35-36</li>
<li><code>VP3/VN3</code>: bank 15 rows 31-32</li>
<li><code>VP4/VN4</code>: bank 35 rows 47-48</li>
<li><code>VP5/VN5</code>: bank 35 rows 43-44</li>
<li><code>VP6/VN6</code>: bank 35 rows 35-31</li>
<li><code>VP7/VN7</code>: bank 35 rows 31-32</li>
<li><code>VP8/VN8</code>: bank 15 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 15 rows 39-40</li>
<li><code>VP10/VN10</code>: bank 15 rows 33-34</li>
<li><code>VP11/VN11</code>: bank 15 rows 29-30</li>
<li><code>VP12/VN12</code>: bank 35 rows 45-46</li>
<li><code>VP13/VN13</code>: bank 35 rows 39-40</li>
<li><code>VP14/VN14</code>: bank 35 rows 33-34</li>
<li><code>VP15/VN15</code>: bank 35 rows 29-30</li>
</ul>
<p>The IOBs for variant L are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 15 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 15 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 15 rows 39-40</li>
<li><code>VP3/VN3</code>: bank 15 rows 33-34</li>
<li><code>VP4/VN4</code>: bank 15 rows 29-30</li>
<li><code>VP5/VN5</code>: bank 15 rows 25-26</li>
<li><code>VP6/VN6</code>: unconnected</li>
<li><code>VP7/VN7</code>: unconnected</li>
<li><code>VP8/VN8</code>: bank 15 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 15 rows 41-42</li>
<li><code>VP10/VN10</code>: bank 15 rows 35-36</li>
<li><code>VP11/VN11</code>: bank 15 rows 31-32</li>
<li><code>VP12/VN12</code>: bank 15 rows 27-28</li>
<li><code>VP13/VN13</code>: unconnected</li>
<li><code>VP14/VN14</code>: unconnected</li>
<li><code>VP15/VN15</code>: unconnected</li>
</ul>
<p>The IOBs for variant R are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 35 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 35 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 35 rows 35-36</li>
<li><code>VP3/VN3</code>: bank 35 rows 31-32</li>
<li><code>VP4/VN4</code>: bank 35 rows 21-22</li>
<li><code>VP5/VN5</code>: bank 35 rows 15-16</li>
<li><code>VP6/VN6</code>: bank 35 rows 9-10</li>
<li><code>VP7/VN7</code>: bank 35 rows 5-6</li>
<li><code>VP8/VN8</code>: bank 35 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 35 rows 39-40</li>
<li><code>VP10/VN10</code>: bank 35 rows 33-34</li>
<li><code>VP11/VN11</code>: bank 35 rows 29-30</li>
<li><code>VP12/VN12</code>: bank 35 rows 19-20</li>
<li><code>VP13/VN13</code>: bank 35 rows 13-14</li>
<li><code>VP14/VN14</code>: bank 35 rows 7-8</li>
<li><code>VP15/VN15</code>: bank 35 rows 1-2</li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code>CFG</code> tile. It has the following pins:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CFGBVS</code></li>
<li><code>DONE</code></li>
<li><code>INIT_B</code></li>
<li><code>M0</code>, <code>M1</code>, <code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>TCK</code>, <code>TDI</code>, <code>TDO</code>, <code>TMS</code></li>
</ul>
<h2 id="tile-io_hp_pair"><a class="header" href="#tile-io_hp_pair">Tile IO_HP_PAIR</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_SPEC[0]</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[0].IMUX_SPEC[2]</td><td>CELL[0].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[2]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][51]">MAIN[0][28][51]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][52]">MAIN[0][29][52]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][46]">MAIN[0][29][46]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][53]">MAIN[0][28][53]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][49]">MAIN[0][28][49]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][47]">MAIN[0][28][47]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][50]">MAIN[0][29][50]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][13]">MAIN[1][28][13]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][12]">MAIN[1][29][12]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][16]">MAIN[1][29][16]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][14]">MAIN[1][29][14]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][17]">MAIN[1][28][17]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][15]">MAIN[1][28][15]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][1]">MAIN[1][28][1]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][2]">MAIN[1][29][2]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][3]">MAIN[1][28][3]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_ICLK</td><td>CELL[1].PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[22]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[1].IMUX_IMUX[22]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][51]">MAIN[0][31][51]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][52]">MAIN[0][30][52]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][46]">MAIN[0][30][46]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][48]">MAIN[0][30][48]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][53]">MAIN[0][31][53]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][49]">MAIN[0][31][49]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][47]">MAIN[0][31][47]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][50]">MAIN[0][30][50]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][62]">MAIN[0][30][62]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][61]">MAIN[0][31][61]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][60]">MAIN[0][30][60]</a></td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][13]">MAIN[1][31][13]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][12]">MAIN[1][30][12]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][11]">MAIN[1][31][11]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][16]">MAIN[1][30][16]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][14]">MAIN[1][30][14]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][17]">MAIN[1][31][17]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][15]">MAIN[1][31][15]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][10]">MAIN[1][30][10]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][1]">MAIN[1][31][1]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][2]">MAIN[1][30][2]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][3]">MAIN[1][31][3]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_ICLK</td><td>CELL[1].PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[22]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[1].IMUX_IMUX[22]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][28]">MAIN[0][29][28]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][35]">MAIN[1][28][35]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][34]">MAIN[1][29][34]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].PHASER_ICLKDIV</td><td>CELL[1].PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][35]">MAIN[0][28][35]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][39]">MAIN[0][28][39]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][34]">MAIN[0][29][34]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][33]">MAIN[0][28][33]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][29]">MAIN[1][28][29]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][28]">MAIN[1][29][28]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][30]">MAIN[1][29][30]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][33]">MAIN[1][28][33]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][31]">MAIN[1][28][31]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][20]">MAIN[1][29][20]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][18]">MAIN[1][29][18]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][19]">MAIN[1][28][19]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK90</td><td>CELL[1].PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[31]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][35]">MAIN[0][31][35]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][38]">MAIN[0][30][38]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][31]">MAIN[0][31][31]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][30]">MAIN[0][30][30]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][32]">MAIN[0][30][32]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][39]">MAIN[0][31][39]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][34]">MAIN[0][30][34]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][33]">MAIN[0][31][33]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][43]">MAIN[0][31][43]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][45]">MAIN[0][31][45]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][44]">MAIN[0][30][44]</a></td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][29]">MAIN[1][31][29]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][28]">MAIN[1][30][28]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][25]">MAIN[1][31][25]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][32]">MAIN[1][30][32]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][30]">MAIN[1][30][30]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][33]">MAIN[1][31][33]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][31]">MAIN[1][31][31]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][24]">MAIN[1][30][24]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][20]">MAIN[1][30][20]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][18]">MAIN[1][30][18]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][19]">MAIN[1][31][19]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK90</td><td>CELL[1].PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[31]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][16]">MAIN[0][29][16]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][17]">MAIN[0][28][17]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].PHASER_OCLKDIV</td><td>CELL[1].PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][16]">MAIN[0][30][16]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][17]">MAIN[0][31][17]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][47]">MAIN[1][31][47]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][46]">MAIN[1][30][46]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].PHASER_OCLKDIV</td><td>CELL[1].PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][8]">MAIN[0][29][8]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][6]">MAIN[0][29][6]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][2]">MAIN[0][29][2]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][1]">MAIN[0][28][1]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][28][3]">MAIN[0][28][3]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][29][4]">MAIN[0][29][4]</a></td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][55]">MAIN[1][28][55]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[0]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][8]">MAIN[0][30][8]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][9]">MAIN[0][31][9]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][6]">MAIN[0][30][6]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][2]">MAIN[0][30][2]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][1]">MAIN[0][31][1]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][31][3]">MAIN[0][31][3]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[0][30][4]">MAIN[0][30][4]</a></td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][57]">MAIN[1][31][57]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][55]">MAIN[1][31][55]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][54]">MAIN[1][30][54]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][61]">MAIN[1][31][61]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][31][59]">MAIN[1][31][59]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][62]">MAIN[1][30][62]</a></td><td id="virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HP_PAIR-bit-MAIN[1][30][60]">MAIN[1][30][60]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[0]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic"><a class="header" href="#bels-ilogic">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>CELL[1].IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[1]</td><td>CELL[1].IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>CELL[0].IMUX_IMUX[5]</td><td>CELL[1].IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>CELL[0].IMUX_IMUX[14]</td><td>CELL[1].IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td><td>CELL[1].IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[37]</td><td>CELL[1].IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[4]</td><td>CELL[1].IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[0].OUT_BEL[18]</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>CELL[0].OUT_BEL[0]</td><td>CELL[1].OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>CELL[0].OUT_BEL[23]</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>CELL[0].OUT_BEL[9]</td><td>CELL[1].OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>CELL[0].OUT_BEL[10]</td><td>CELL[1].OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>CELL[0].OUT_BEL[14]</td><td>CELL[1].OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>CELL[0].OUT_BEL[3]</td><td>CELL[1].OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>CELL[0].OUT_BEL[7]</td><td>CELL[1].OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>CELL[0].OUT_BEL[8]</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>CLKPAD</td><td>out</td><td>-</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic"><a class="header" href="#bels-ologic">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[0]</td><td>CELL[1].IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>CELL[0].IMUX_IMUX[29]</td><td>CELL[1].IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>CELL[0].IMUX_IMUX[1]</td><td>CELL[1].IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>CELL[0].IMUX_IMUX[34]</td><td>CELL[1].IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>CELL[0].IMUX_IMUX[40]</td><td>CELL[1].IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>CELL[0].IMUX_IMUX[44]</td><td>CELL[1].IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>CELL[0].IMUX_IMUX[42]</td><td>CELL[1].IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>CELL[0].IMUX_IMUX[43]</td><td>CELL[1].IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>CELL[0].IMUX_IMUX[45]</td><td>CELL[1].IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>CELL[0].IMUX_IMUX[46]</td><td>CELL[1].IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>CELL[0].IMUX_IMUX[47]</td><td>CELL[1].IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>CELL[0].IMUX_IMUX[15]</td><td>CELL[1].IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>CELL[0].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>CELL[0].IMUX_IMUX[13]</td><td>CELL[1].IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>CELL[0].IMUX_IMUX[21]</td><td>CELL[1].IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>CELL[0].OUT_BEL[2]</td><td>CELL[1].OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>CELL[0].OUT_BEL[5]</td><td>CELL[1].OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay"><a class="header" href="#bels-idelay">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th><th>IDELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>CELL[0].IMUX_CLK[1]</td><td>CELL[1].IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[6]</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[0].IMUX_IMUX[32]</td><td>CELL[1].IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>CELL[0].IMUX_IMUX[25]</td><td>CELL[1].IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>CELL[0].IMUX_IMUX[26]</td><td>CELL[1].IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>CELL[0].IMUX_IMUX[12]</td><td>CELL[1].IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>CELL[0].IMUX_IMUX[30]</td><td>CELL[1].IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>CELL[0].IMUX_IMUX[33]</td><td>CELL[1].IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[4]</td><td>CELL[1].IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[5]</td><td>CELL[1].IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[7]</td><td>CELL[1].IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[41]</td><td>CELL[1].IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[36]</td><td>CELL[1].IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[35]</td><td>CELL[1].IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[38]</td><td>CELL[1].IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>CELL[0].IMUX_IMUX[39]</td><td>CELL[1].IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>CELL[0].OUT_BEL[20]</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>CELL[0].OUT_BEL[1]</td><td>CELL[1].OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>CELL[0].OUT_BEL[19]</td><td>CELL[1].OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>CELL[0].OUT_BEL[15]</td><td>CELL[1].OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>CELL[0].OUT_BEL[11]</td><td>CELL[1].OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-odelay"><a class="header" href="#bels-odelay">Bels ODELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ODELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ODELAY[0]</th><th>ODELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>CELL[0].IMUX_CLK[1]</td><td>CELL[1].IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[2]</td><td>CELL[1].IMUX_BYP_SITE[2]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[0].IMUX_IMUX[2]</td><td>CELL[1].IMUX_IMUX[2]</td></tr>

<tr><td>INC</td><td>in</td><td>CELL[0].IMUX_IMUX[3]</td><td>CELL[1].IMUX_IMUX[3]</td></tr>

<tr><td>REGRST</td><td>in</td><td>CELL[0].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[11]</td></tr>

<tr><td>LD</td><td>in</td><td>CELL[0].IMUX_IMUX[28]</td><td>CELL[1].IMUX_IMUX[28]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>CELL[0].IMUX_IMUX[27]</td><td>CELL[1].IMUX_IMUX[27]</td></tr>

<tr><td>OFDLY[0]</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[0]</td><td>CELL[1].IMUX_BYP_SITE[0]</td></tr>

<tr><td>OFDLY[1]</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[1]</td><td>CELL[1].IMUX_BYP_SITE[1]</td></tr>

<tr><td>OFDLY[2]</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[5]</td><td>CELL[1].IMUX_BYP_SITE[5]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[23]</td><td>CELL[1].IMUX_IMUX[23]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[16]</td><td>CELL[1].IMUX_IMUX[16]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[17]</td><td>CELL[1].IMUX_IMUX[17]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[19]</td><td>CELL[1].IMUX_IMUX[19]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>CELL[0].IMUX_IMUX[18]</td><td>CELL[1].IMUX_IMUX[18]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>CELL[0].OUT_BEL[12]</td><td>CELL[1].OUT_BEL[12]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>CELL[0].OUT_BEL[4]</td><td>CELL[1].OUT_BEL[4]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>CELL[0].OUT_BEL[6]</td><td>CELL[1].OUT_BEL[6]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>CELL[0].OUT_BEL[17]</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>CELL[0].OUT_BEL[21]</td><td>CELL[1].OUT_BEL[21]</td></tr>

<tr><td>DATAOUT</td><td>out</td><td>CELL[0].IMUX_SPEC[1]</td><td>CELL[1].IMUX_SPEC[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob"><a class="header" href="#bels-iob">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[2]</td><td>CELL[1].IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[1]</td><td>CELL[1].IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[3]</td><td>CELL[1].IMUX_FAN_SITE[3]</td></tr>

<tr><td>DIFF_TERM_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[0]</td><td>-</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>CELL[0].IMUX_IMUX[9]</td><td>CELL[1].IMUX_IMUX[9]</td></tr>

<tr><td>DCITERMDISABLE</td><td>in</td><td>CELL[0].IMUX_IMUX[6]</td><td>CELL[1].IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>CELL[0].IMUX_CLK[1]</td><td>IDELAY[0].C, ODELAY[0].C</td></tr>

<tr><td>CELL[0].IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[0]</td><td>ODELAY[0].OFDLY[0]</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[1]</td><td>ODELAY[0].OFDLY[1]</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[2]</td><td>ODELAY[0].CINVCTRL</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[5]</td><td>ODELAY[0].OFDLY[2]</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[0]</td><td>IOB[0].DIFF_TERM_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>ODELAY[0].CE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>ODELAY[0].INC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>IOB[0].DCITERMDISABLE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[11]</td><td>ODELAY[0].REGRST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[16]</td><td>ODELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[17]</td><td>ODELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[18]</td><td>ODELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[19]</td><td>ODELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[23]</td><td>ODELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[27]</td><td>ODELAY[0].LDPIPEEN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[28]</td><td>ODELAY[0].LD</td></tr>

<tr><td>CELL[0].IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>CELL[0].IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>CELL[0].IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>CELL[0].IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>CELL[0].IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>CELL[0].OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>CELL[0].OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>CELL[0].OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>CELL[0].OUT_BEL[4]</td><td>ODELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>CELL[0].OUT_BEL[6]</td><td>ODELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>CELL[0].OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>CELL[0].OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>CELL[0].OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[0].OUT_BEL[12]</td><td>ODELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[0].OUT_BEL[17]</td><td>ODELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[0].OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>CELL[0].OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[21]</td><td>ODELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[0].OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>CELL[0].IMUX_SPEC[1]</td><td>ODELAY[0].DATAOUT</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

<tr><td>CELL[1].IMUX_CLK[0]</td><td>ILOGIC[1].CLKDIV</td></tr>

<tr><td>CELL[1].IMUX_CLK[1]</td><td>IDELAY[1].C, ODELAY[1].C</td></tr>

<tr><td>CELL[1].IMUX_CTRL[0]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_CTRL[1]</td><td>ILOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>ODELAY[1].OFDLY[0]</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[1]</td><td>ODELAY[1].OFDLY[1]</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>ODELAY[1].CINVCTRL</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[5]</td><td>ODELAY[1].OFDLY[2]</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>IDELAY[1].CINVCTRL</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[7]</td><td>IDELAY[1].IFDLY[2]</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[1]</td><td>IOB[1].PU_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[2]</td><td>IOB[1].PD_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[3]</td><td>IOB[1].KEEPER_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[4]</td><td>IDELAY[1].IFDLY[0]</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[5]</td><td>IDELAY[1].IFDLY[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>ODELAY[1].CE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>ODELAY[1].INC</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>ILOGIC[1].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>ILOGIC[1].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>IOB[1].DCITERMDISABLE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>IOB[1].IBUFDISABLE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>ILOGIC[1].DYNCLKDIVPSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[11]</td><td>ODELAY[1].REGRST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>IDELAY[1].REGRST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>ILOGIC[1].CE2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[15]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>ODELAY[1].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>ODELAY[1].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>ODELAY[1].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[19]</td><td>ODELAY[1].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[23]</td><td>ODELAY[1].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>IDELAY[1].DATAIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>IDELAY[1].INC</td></tr>

<tr><td>CELL[1].IMUX_IMUX[27]</td><td>ODELAY[1].LDPIPEEN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[28]</td><td>ODELAY[1].LD</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>IDELAY[1].LD</td></tr>

<tr><td>CELL[1].IMUX_IMUX[32]</td><td>IDELAY[1].CE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>IDELAY[1].LDPIPEEN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[35]</td><td>IDELAY[1].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>IDELAY[1].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>ILOGIC[1].DYNCLKSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[38]</td><td>IDELAY[1].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>IDELAY[1].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[40]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>IDELAY[1].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[43]</td><td>OLOGIC[1].D5</td></tr>

<tr><td>CELL[1].IMUX_IMUX[44]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[45]</td><td>OLOGIC[1].D6</td></tr>

<tr><td>CELL[1].IMUX_IMUX[46]</td><td>OLOGIC[1].D7</td></tr>

<tr><td>CELL[1].IMUX_IMUX[47]</td><td>OLOGIC[1].D8</td></tr>

<tr><td>CELL[1].OUT_BEL[0]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>CELL[1].OUT_BEL[1]</td><td>IDELAY[1].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[2]</td><td>OLOGIC[1].TFB</td></tr>

<tr><td>CELL[1].OUT_BEL[3]</td><td>ILOGIC[1].Q6</td></tr>

<tr><td>CELL[1].OUT_BEL[4]</td><td>ODELAY[1].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>OLOGIC[1].IOCLKGLITCH</td></tr>

<tr><td>CELL[1].OUT_BEL[6]</td><td>ODELAY[1].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[7]</td><td>ILOGIC[1].Q7</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>ILOGIC[1].Q8</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>CELL[1].OUT_BEL[11]</td><td>IDELAY[1].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[12]</td><td>ODELAY[1].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>ILOGIC[1].Q5</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>IDELAY[1].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>ODELAY[1].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>ILOGIC[1].O</td></tr>

<tr><td>CELL[1].OUT_BEL[19]</td><td>IDELAY[1].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>IDELAY[1].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[21]</td><td>ODELAY[1].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>CELL[1].IMUX_SPEC[1]</td><td>ODELAY[1].DATAOUT</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>ILOGIC[1].CLKPAD</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[0]</td><td>ILOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[1]</td><td>ILOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLKDIVP</td><td>ILOGIC[1].CLKDIVP</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[0]</td><td>OLOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[1]</td><td>OLOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[1].CLKDIV</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[1].CLKDIVB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[1].CLKDIVF</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[1].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][62]" title="MAIN[0][29][62]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][62]" title="MAIN[0][30][62]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][61]" title="MAIN[0][28][61]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][61]" title="MAIN[0][31][61]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][60]" title="MAIN[0][29][60]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][60]" title="MAIN[0][30][60]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][53]" title="MAIN[0][28][53]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][53]" title="MAIN[0][31][53]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][52]" title="MAIN[0][29][52]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][52]" title="MAIN[0][30][52]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][51]" title="MAIN[0][28][51]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][51]" title="MAIN[0][31][51]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][50]" title="MAIN[0][29][50]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][50]" title="MAIN[0][30][50]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][49]" title="MAIN[0][28][49]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][49]" title="MAIN[0][31][49]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][48]" title="MAIN[0][29][48]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][48]" title="MAIN[0][30][48]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][47]" title="MAIN[0][28][47]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][47]" title="MAIN[0][31][47]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][46]" title="MAIN[0][29][46]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][46]" title="MAIN[0][30][46]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][45]" title="MAIN[0][28][45]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][45]" title="MAIN[0][31][45]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][44]" title="MAIN[0][29][44]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][44]" title="MAIN[0][30][44]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][43]" title="MAIN[0][28][43]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][43]" title="MAIN[0][31][43]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][39]" title="MAIN[0][28][39]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][39]" title="MAIN[0][31][39]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][38]" title="MAIN[0][29][38]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][38]" title="MAIN[0][30][38]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][35]" title="MAIN[0][28][35]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][35]" title="MAIN[0][31][35]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][34]" title="MAIN[0][29][34]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][34]" title="MAIN[0][30][34]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][33]" title="MAIN[0][28][33]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][33]" title="MAIN[0][31][33]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][32]" title="MAIN[0][29][32]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][32]" title="MAIN[0][30][32]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][31]" title="MAIN[0][28][31]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][31]" title="MAIN[0][31][31]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][30]" title="MAIN[0][29][30]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][30]" title="MAIN[0][30][30]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][29]" title="MAIN[0][28][29]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][28]" title="MAIN[0][29][28]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][17]" title="MAIN[0][28][17]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][17]" title="MAIN[0][31][17]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][16]" title="MAIN[0][29][16]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][16]" title="MAIN[0][30][16]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][9]" title="MAIN[0][28][9]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][9]" title="MAIN[0][31][9]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][8]" title="MAIN[0][29][8]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][8]" title="MAIN[0][30][8]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][6]" title="MAIN[0][29][6]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][6]" title="MAIN[0][30][6]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][4]" title="MAIN[0][29][4]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][4]" title="MAIN[0][30][4]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][3]" title="MAIN[0][28][3]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][3]" title="MAIN[0][31][3]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][29][2]" title="MAIN[0][29][2]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][30][2]" title="MAIN[0][30][2]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][28][1]" title="MAIN[0][28][1]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[0][31][1]" title="MAIN[0][31][1]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][62]" title="MAIN[1][29][62]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][62]" title="MAIN[1][30][62]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][61]" title="MAIN[1][28][61]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][61]" title="MAIN[1][31][61]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][60]" title="MAIN[1][29][60]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][60]" title="MAIN[1][30][60]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][59]" title="MAIN[1][28][59]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][59]" title="MAIN[1][31][59]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][57]" title="MAIN[1][28][57]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][57]" title="MAIN[1][31][57]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][55]" title="MAIN[1][28][55]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][55]" title="MAIN[1][31][55]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][54]" title="MAIN[1][29][54]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][54]" title="MAIN[1][30][54]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][47]" title="MAIN[1][28][47]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][47]" title="MAIN[1][31][47]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][46]" title="MAIN[1][29][46]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][46]" title="MAIN[1][30][46]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][35]" title="MAIN[1][28][35]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][34]" title="MAIN[1][29][34]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][33]" title="MAIN[1][28][33]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][33]" title="MAIN[1][31][33]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][32]" title="MAIN[1][29][32]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][32]" title="MAIN[1][30][32]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][31]" title="MAIN[1][28][31]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][31]" title="MAIN[1][31][31]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][30]" title="MAIN[1][29][30]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][30]" title="MAIN[1][30][30]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][29]" title="MAIN[1][28][29]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][29]" title="MAIN[1][31][29]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][28]" title="MAIN[1][29][28]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][28]" title="MAIN[1][30][28]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][25]" title="MAIN[1][28][25]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][25]" title="MAIN[1][31][25]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][24]" title="MAIN[1][29][24]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][24]" title="MAIN[1][30][24]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][20]" title="MAIN[1][29][20]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][20]" title="MAIN[1][30][20]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][19]" title="MAIN[1][28][19]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][19]" title="MAIN[1][31][19]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][18]" title="MAIN[1][29][18]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][18]" title="MAIN[1][30][18]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][17]" title="MAIN[1][28][17]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][17]" title="MAIN[1][31][17]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][16]" title="MAIN[1][29][16]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][16]" title="MAIN[1][30][16]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][15]" title="MAIN[1][28][15]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][15]" title="MAIN[1][31][15]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][14]" title="MAIN[1][29][14]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][14]" title="MAIN[1][30][14]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][13]" title="MAIN[1][28][13]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][13]" title="MAIN[1][31][13]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][12]" title="MAIN[1][29][12]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][12]" title="MAIN[1][30][12]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][11]" title="MAIN[1][28][11]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][11]" title="MAIN[1][31][11]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][10]" title="MAIN[1][29][10]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][10]" title="MAIN[1][30][10]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][3]" title="MAIN[1][28][3]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][3]" title="MAIN[1][31][3]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][29][2]" title="MAIN[1][29][2]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][30][2]" title="MAIN[1][30][2]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][28][1]" title="MAIN[1][28][1]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_PAIR-bit-MAIN[1][31][1]" title="MAIN[1][31][1]">
<a href="#virtex7-IO_HP_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DCI_T">IOB[0]:DCI_T</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F34.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:INV.ODATAIN">~ODELAY[0]:INV.ODATAIN</a>
</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td title="R0.F35.B54">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">IOB[0]:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OMUX">IOB[0]:OMUX[0]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F37.B39">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:INV.C">ODELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B33">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B27">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">IOB[0]:PDRIVE[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B22">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B19">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:TMUX">IOB[0]:TMUX[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B5">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B63">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</a>
</td>
<td title="R1.F30.B63">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B63">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B62">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B62">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[2]</a>
</td>
<td title="R1.F30.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D8">OLOGIC[1]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B61">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.OCLK2">ILOGIC[1]:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B60">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B59">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[1]</a>
</td>
<td title="R1.F30.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B59">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B58">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R1.F36.B58">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R1.F38.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:INPUT_MISC">IOB[1]:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B56">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R1.F36.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">~ODELAY[1]:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F37.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_TYPE">ODELAY[1]:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B54">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D7">OLOGIC[1]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B53">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B53">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B53">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLKDIVP_INV_EN">ILOGIC[1]:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R1.F28.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R1.F36.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R1.F38.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B51">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B51">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLKDIVP">ILOGIC[1]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B50">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R1.F36.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">~ODELAY[1]:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R1.F38.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R1.F30.B49">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B49">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R1.F35.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R1.F37.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_TYPE">ODELAY[1]:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R1.F39.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B48">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[0]</a>
</td>
<td title="R1.F32.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B48">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B47">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td title="R1.F28.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</a>
</td>
<td title="R1.F32.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R1.F34.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R1.F36.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.D">~ILOGIC[1]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B45">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:HIGH_PERFORMANCE_MODE">IDELAY[1]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R1.F34.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:HIGH_PERFORMANCE_MODE">ODELAY[1]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B44">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R1.F34.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R1.F36.B44">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">~ODELAY[1]:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R1.F38.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B43">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B43">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B42">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:PIPE_SEL">IDELAY[1]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R1.F36.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:PIPE_SEL">ODELAY[1]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R1.F38.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B41">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:FINEDELAY">ODELAY[1]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B41">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B40">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">IOB[1]:PDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B39">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R1.F38.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B37">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B37">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</a>
</td>
<td title="R1.F30.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B37">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW[2]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B36">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B36">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B36">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">~ODELAY[1]:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R1.F38.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B35">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B35">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B34">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B34">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DQS_BIAS_P">IOB[1]:DQS_BIAS_P</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_INIT">~OLOGIC[1]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R1.F36.B32">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R1.F38.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B30">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF4_INIT">~ILOGIC[1]:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLKDIVF">OLOGIC[1]:INV.CLKDIVF</a>
</td>
<td title="R1.F32.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R1.F34.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R1.F36.B30">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">~ODELAY[1]:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R1.F38.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B29">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF4_SRVAL">~ILOGIC[1]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B29">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLK2">~OLOGIC[1]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B28">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B27">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DQS_BIAS_N">IOB[1]:DQS_BIAS_N</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLK1">~OLOGIC[1]:INV.CLK1</a>
</td>
<td title="R1.F32.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B26">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R1.F35.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:CINVCTRL_SEL">IDELAY[1]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R1.F37.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:CINVCTRL_SEL">ODELAY[1]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R1.F39.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.C">IDELAY[1]:INV.C</a>
</td>
<td>-</td>
<td title="R1.F36.B24">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:INV.C">ODELAY[1]:INV.C</a>
</td>
<td>-</td>
<td title="R1.F38.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:IBUFDISABLE_SEL">IOB[1]:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B23">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B22">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF3_INIT">~ILOGIC[1]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B22">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:RANK3_USED">~OLOGIC[1]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B22">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF3_SRVAL">~ILOGIC[1]:IFF3_SRVAL</a>
</td>
<td title="R1.F30.B21">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TBYTE_SRC">OLOGIC[1]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">IOB[1]:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B18">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B18">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R1.F35.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.DATAIN">IDELAY[1]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TBYTE_CTL">OLOGIC[1]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B16">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T4">~OLOGIC[1]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B15">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF2_INIT">~ILOGIC[1]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B12">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T3">~OLOGIC[1]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B12">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF2_SRVAL">~ILOGIC[1]:IFF2_SRVAL</a>
</td>
<td title="R1.F30.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_INIT">~OLOGIC[1]:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_DELAY">IOB[1]:OUTPUT_DELAY</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B10">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:ENABLE">IDELAY[1]:ENABLE</a>
</td>
<td title="R1.F33.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</a>
</td>
<td title="R1.F34.B9">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:ENABLE">ODELAY[1]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[7]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF1_INIT">~ILOGIC[1]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</a>
</td>
<td title="R1.F33.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.IDATAIN">IDELAY[1]:INV.IDATAIN</a>
</td>
<td title="R1.F34.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[0]</a>
</td>
<td title="R1.F35.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:INV.ODATAIN">~ODELAY[1]:INV.ODATAIN</a>
</td>
<td title="R1.F36.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:DELAY_SRC">ODELAY[1]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R1.F38.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_LATCH">~ILOGIC[1]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF1_SRVAL">~ILOGIC[1]:IFF1_SRVAL</a>
</td>
<td title="R1.F30.B7">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T2">~OLOGIC[1]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R1.F37.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:DELAY_SRC">ODELAY[1]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R1.F39.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DCIUPDATEMODE_QUIET">IOB[1]:DCIUPDATEMODE_QUIET</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R1.F34.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY[1]:DELAY_SRC">ODELAY[1]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R1.F38.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:FINEDELAY">IDELAY[1]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B5">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R1.F35.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B4">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SRTYPE">ILOGIC[1]:SRTYPE[0]</a>
</td>
<td title="R1.F30.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T1">~OLOGIC[1]:INV.T1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B3">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:D_EMU2">ILOGIC[1]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B2">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">IOB[1]:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:D_EMU1">ILOGIC[1]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B1">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DCITERMDISABLE_SEL">IOB[1]:DCITERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B0">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.OCLK1">ILOGIC[1]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B0">
<a href="#tile-virtex7-IO_HP_PAIR-IOB[1]:DCI_T">IOB[1]:DCI_T</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:CINVCTRL_SEL">IDELAY[1]:CINVCTRL_SEL</th>
<th>1.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:ENABLE">IDELAY[1]:ENABLE</th>
<th>1.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:HIGH_PERFORMANCE_MODE">IDELAY[1]:HIGH_PERFORMANCE_MODE</th>
<th>1.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.C">IDELAY[1]:INV.C</th>
<th>1.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.DATAIN">IDELAY[1]:INV.DATAIN</th>
<th>1.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:INV.IDATAIN">IDELAY[1]:INV.IDATAIN</th>
<th>1.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:PIPE_SEL">IDELAY[1]:PIPE_SEL</th>
<th>1.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</th>
<th>1.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLKDIVP_INV_EN">ILOGIC[1]:DYN_CLKDIVP_INV_EN</th>
<th>1.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</th>
<th>1.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</th>
<th>1.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:D_EMU1">ILOGIC[1]:D_EMU1</th>
<th>1.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:D_EMU2">ILOGIC[1]:D_EMU2</th>
<th>1.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</th>
<th>1.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</th>
<th>1.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</th>
<th>1.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</th>
<th>1.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLKDIVP">ILOGIC[1]:INV.CLKDIVP</th>
<th>1.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.OCLK1">ILOGIC[1]:INV.OCLK1</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.OCLK2">ILOGIC[1]:INV.OCLK2</th>
<th>1.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</th>
<th>1.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</th>
<th>1.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</th>
<th>1.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</th>
<th>1.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</th>
<th>0.F38.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DCI_T">IOB[0]:DCI_T</th>
<th>0.F39.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</th>
<th>0.F39.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F39.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</th>
<th>0.F38.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F38.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</th>
<th>0.F39.B59</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DCIUPDATEMODE_QUIET">IOB[1]:DCIUPDATEMODE_QUIET</th>
<th>1.F39.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DCI_T">IOB[1]:DCI_T</th>
<th>1.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DQS_BIAS_N">IOB[1]:DQS_BIAS_N</th>
<th>1.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DQS_BIAS_P">IOB[1]:DQS_BIAS_P</th>
<th>1.F38.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:INPUT_MISC">IOB[1]:INPUT_MISC</th>
<th>1.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_DELAY">IOB[1]:OUTPUT_DELAY</th>
<th>1.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</th>
<th>1.F39.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</th>
<th>1.F38.B4</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</th>
<th>0.F36.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</th>
<th>0.F35.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F35.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:INV.C">ODELAY[0]:INV.C</th>
<th>0.F37.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:CINVCTRL_SEL">ODELAY[1]:CINVCTRL_SEL</th>
<th>1.F37.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:ENABLE">ODELAY[1]:ENABLE</th>
<th>1.F34.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:HIGH_PERFORMANCE_MODE">ODELAY[1]:HIGH_PERFORMANCE_MODE</th>
<th>1.F34.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:INV.C">ODELAY[1]:INV.C</th>
<th>1.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:PIPE_SEL">ODELAY[1]:PIPE_SEL</th>
<th>1.F36.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</th>
<th>1.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLKDIVF">OLOGIC[1]:INV.CLKDIVF</th>
<th>1.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</th>
<th>1.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</th>
<th>1.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</th>
<th>1.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</th>
<th>1.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</th>
<th>1.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</th>
<th>1.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D7">OLOGIC[1]:INV.D7</th>
<th>1.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.D8">OLOGIC[1]:INV.D8</th>
<th>1.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</th>
<th>1.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</th>
<th>1.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</th>
<th>1.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</th>
<th>1.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</th>
<th>1.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</th>
<th>1.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</th>
<th>1.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TBYTE_CTL">OLOGIC[1]:TBYTE_CTL</th>
<th>1.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TBYTE_SRC">OLOGIC[1]:TBYTE_SRC</th>
<th>1.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</th>
<th>1.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</th>
<th>1.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC</th>
<th>1.F34.B6</th>
<th>1.F35.B7</th>
<th>1.F35.B5</th>
<th>1.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY</th>
<th>0.F28.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:FINEDELAY">IDELAY[1]:FINEDELAY</th>
<th>1.F29.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY</th>
<th>0.F36.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:FINEDELAY">ODELAY[1]:FINEDELAY</th>
<th>1.F37.B41</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE</th>
<th>1.F35.B49</th>
<th>1.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE</th>
<th>0.F36.B14</th>
<th>0.F36.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_TYPE">ODELAY[1]:ODELAY_TYPE</th>
<th>1.F37.B49</th>
<th>1.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">IDELAY[1]:IDELAY_VALUE_CUR</th>
<th>1.F34.B30</th>
<th>1.F34.B36</th>
<th>1.F34.B44</th>
<th>1.F34.B50</th>
<th>1.F34.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_CUR">ODELAY[0]:ODELAY_VALUE_CUR</th>
<th>0.F37.B33</th>
<th>0.F37.B27</th>
<th>0.F37.B19</th>
<th>0.F37.B13</th>
<th>0.F37.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_CUR">ODELAY[1]:ODELAY_VALUE_CUR</th>
<th>1.F36.B30</th>
<th>1.F36.B36</th>
<th>1.F36.B44</th>
<th>1.F36.B50</th>
<th>1.F36.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT</th>
<th>1.F34.B32</th>
<th>1.F34.B38</th>
<th>1.F34.B46</th>
<th>1.F34.B52</th>
<th>1.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:NSLEW">IOB[0]:NSLEW</th>
<th>0.F38.B14</th>
<th>0.F38.B22</th>
<th>0.F38.B38</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:PSLEW">IOB[0]:PSLEW</th>
<th>0.F39.B13</th>
<th>0.F38.B16</th>
<th>0.F38.B26</th>
<th>0.F38.B30</th>
<th>0.F38.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:NSLEW">IOB[1]:NSLEW</th>
<th>1.F39.B49</th>
<th>1.F39.B41</th>
<th>1.F39.B25</th>
<th>1.F38.B18</th>
<th>1.F39.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:PSLEW">IOB[1]:PSLEW</th>
<th>1.F38.B50</th>
<th>1.F39.B47</th>
<th>1.F39.B37</th>
<th>1.F39.B33</th>
<th>1.F39.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT</th>
<th>0.F37.B31</th>
<th>0.F37.B25</th>
<th>0.F37.B17</th>
<th>0.F37.B11</th>
<th>0.F37.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:ODELAY_VALUE_INIT">ODELAY[1]:ODELAY_VALUE_INIT</th>
<th>1.F36.B32</th>
<th>1.F36.B38</th>
<th>1.F36.B46</th>
<th>1.F36.B52</th>
<th>1.F36.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE</th>
<th>1.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH</th>
<th>1.F26.B45</th>
<th>1.F27.B46</th>
<th>1.F26.B47</th>
<th>1.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE</th>
<th>1.F26.B35</th>
<th>1.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF1_INIT">ILOGIC[1]:IFF1_INIT</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF1_SRVAL">ILOGIC[1]:IFF1_SRVAL</th>
<th>1.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF2_INIT">ILOGIC[1]:IFF2_INIT</th>
<th>1.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF2_SRVAL">ILOGIC[1]:IFF2_SRVAL</th>
<th>1.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF3_INIT">ILOGIC[1]:IFF3_INIT</th>
<th>1.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF3_SRVAL">ILOGIC[1]:IFF3_SRVAL</th>
<th>1.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF4_INIT">ILOGIC[1]:IFF4_INIT</th>
<th>1.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF4_SRVAL">ILOGIC[1]:IFF4_SRVAL</th>
<th>1.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</th>
<th>1.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.D">ILOGIC[1]:INV.D</th>
<th>1.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:INV.ODATAIN">ODELAY[0]:INV.ODATAIN</th>
<th>0.F34.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:INV.ODATAIN">ODELAY[1]:INV.ODATAIN</th>
<th>1.F35.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLK1">OLOGIC[1]:INV.CLK1</th>
<th>1.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.CLK2">OLOGIC[1]:INV.CLK2</th>
<th>1.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T1">OLOGIC[1]:INV.T1</th>
<th>1.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T2">OLOGIC[1]:INV.T2</th>
<th>1.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T3">OLOGIC[1]:INV.T3</th>
<th>1.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:INV.T4">OLOGIC[1]:INV.T4</th>
<th>1.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</th>
<th>1.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:RANK3_USED">OLOGIC[1]:RANK3_USED</th>
<th>1.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</th>
<th>1.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE</th>
<th>1.F26.B51</th>
<th>1.F26.B49</th>
<th>1.F26.B53</th>
<th>1.F26.B37</th>
<th>1.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:INV.CLK">ILOGIC[1]:INV.CLK</th>
<th>1.F29.B61</th>
<th>1.F29.B59</th>
<th>1.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</th>
<th>1.F33.B43</th>
<th>1.F33.B31</th>
<th>1.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</th>
<th>1.F33.B17</th>
<th>1.F33.B11</th>
<th>1.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE</th>
<th>1.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE</th>
<th>1.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE</th>
<th>1.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:SRTYPE">ILOGIC[1]:SRTYPE</th>
<th>1.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX</th>
<th>1.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DCITERMDISABLE_SEL">IOB[1]:DCITERMDISABLE_SEL</th>
<th>1.F39.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:IBUFDISABLE_SEL">IOB[1]:IBUFDISABLE_SEL</th>
<th>1.F38.B24</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F39.B53</th>
<th>0.F38.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F38.B10</th>
<th>1.F39.B21</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F38.B60</th>
<th>1.F39.B61</th>
<th>1.F38.B62</th>
<th>1.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F39.B41</th>
<th>0.F38.B54</th>
<th>0.F38.B40</th>
<th>0.F39.B37</th>
<th>0.F38.B28</th>
<th>0.F39.B25</th>
<th>0.F39.B21</th>
<th>0.F39.B15</th>
<th>0.F38.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:LVDS">IOB[1]:LVDS</th>
<th>1.F38.B22</th>
<th>1.F39.B9</th>
<th>1.F39.B23</th>
<th>1.F38.B26</th>
<th>1.F39.B35</th>
<th>1.F38.B38</th>
<th>1.F38.B42</th>
<th>1.F38.B48</th>
<th>1.F39.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F38.B20</th>
<th>0.F38.B24</th>
<th>0.F39.B35</th>
<th>0.F39.B47</th>
<th>0.F39.B55</th>
<th>0.F39.B27</th>
<th>0.F39.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F39.B43</th>
<th>1.F39.B39</th>
<th>1.F38.B28</th>
<th>1.F38.B16</th>
<th>1.F38.B8</th>
<th>1.F38.B36</th>
<th>1.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:OMUX">IOB[0]:OMUX</th>
<th>0.F39.B43</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
</tr>

<tr><td>OTHER_O_INV</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F38.B34</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F39.B31</th>
<th>1.F39.B29</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F39.B19</th>
<th>0.F39.B11</th>
<th>0.F39.B57</th>
<th>0.F39.B9</th>
<th>0.F38.B60</th>
<th>0.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F38.B44</th>
<th>1.F38.B52</th>
<th>1.F38.B6</th>
<th>1.F38.B54</th>
<th>1.F39.B3</th>
<th>1.F39.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F39.B23</th>
<th>0.F39.B33</th>
<th>0.F38.B44</th>
<th>0.F39.B49</th>
<th>0.F38.B48</th>
<th>0.F39.B31</th>
<th>0.F39.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F38.B40</th>
<th>1.F38.B30</th>
<th>1.F39.B19</th>
<th>1.F38.B14</th>
<th>1.F39.B15</th>
<th>1.F38.B32</th>
<th>1.F38.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F38.B4</th>
<th>0.F38.B10</th>
<th>0.F38.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F39.B59</th>
<th>1.F39.B53</th>
<th>1.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB[0]:TMUX">IOB[0]:TMUX</th>
<th>0.F39.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>OTHER_T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC</th>
<th>0.F37.B57</th>
<th>0.F36.B56</th>
<th>0.F37.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY[1]:DELAY_SRC">ODELAY[1]:DELAY_SRC</th>
<th>1.F36.B6</th>
<th>1.F37.B7</th>
<th>1.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO</th>
<th>1.F31.B36</th>
<th>1.F31.B34</th>
<th>1.F30.B31</th>
<th>1.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH</th>
<th>1.F30.B37</th>
<th>1.F30.B51</th>
<th>1.F31.B52</th>
<th>1.F30.B59</th>
<th>1.F31.B56</th>
<th>1.F30.B57</th>
<th>1.F31.B60</th>
<th>1.F31.B62</th>
<th>1.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT</th>
<th>1.F31.B58</th>
<th>1.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX</th>
<th>1.F32.B46</th>
<th>1.F33.B49</th>
<th>1.F33.B27</th>
<th>1.F33.B29</th>
<th>1.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX</th>
<th>1.F33.B3</th>
<th>1.F32.B4</th>
<th>1.F32.B6</th>
<th>1.F33.B5</th>
<th>1.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH</th>
<th>1.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hp_s"><a class="header" href="#tile-io_hp_s">Tile IO_HP_S</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int-1"><a class="header" href="#switchbox-spec_int-1">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SPEC[0]</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HP_S-bit-MAIN[29][12]">MAIN[29][12]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HP_S-bit-MAIN[28][11]">MAIN[28][11]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HP_S-bit-MAIN[28][17]">MAIN[28][17]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HP_S-bit-MAIN[28][15]">MAIN[28][15]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[29][10]">MAIN[29][10]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[29][14]">MAIN[29][14]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[29][16]">MAIN[29][16]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[28][13]">MAIN[28][13]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HP_S-bit-MAIN[30][12]">MAIN[30][12]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HP_S-bit-MAIN[31][11]">MAIN[31][11]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HP_S-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HP_S-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[31][13]">MAIN[31][13]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[31][3]">MAIN[31][3]</a></td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HP_S-bit-MAIN[28][35]">MAIN[28][35]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HP_S-bit-MAIN[29][34]">MAIN[29][34]</a></td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HP_S-bit-MAIN[29][28]">MAIN[29][28]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HP_S-bit-MAIN[28][25]">MAIN[28][25]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HP_S-bit-MAIN[29][32]">MAIN[29][32]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HP_S-bit-MAIN[28][33]">MAIN[28][33]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[28][31]">MAIN[28][31]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[29][24]">MAIN[29][24]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[28][29]">MAIN[28][29]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[29][30]">MAIN[29][30]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[29][20]">MAIN[29][20]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[29][18]">MAIN[29][18]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[28][19]">MAIN[28][19]</a></td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HP_S-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HP_S-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HP_S-bit-MAIN[30][32]">MAIN[30][32]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HP_S-bit-MAIN[31][33]">MAIN[31][33]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[30][24]">MAIN[30][24]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[30][30]">MAIN[30][30]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[31][19]">MAIN[31][19]</a></td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[28][47]">MAIN[28][47]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[29][46]">MAIN[29][46]</a></td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[30][46]">MAIN[30][46]</a></td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[28][55]">MAIN[28][55]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[29][54]">MAIN[29][54]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[28][57]">MAIN[28][57]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[28][61]">MAIN[28][61]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[29][62]">MAIN[29][62]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[29][60]">MAIN[29][60]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[28][59]">MAIN[28][59]</a></td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HP_S-bit-MAIN[31][55]">MAIN[31][55]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HP_S-bit-MAIN[30][54]">MAIN[30][54]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HP_S-bit-MAIN[31][57]">MAIN[31][57]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HP_S-bit-MAIN[31][61]">MAIN[31][61]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HP_S-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HP_S-bit-MAIN[30][60]">MAIN[30][60]</a></td><td id="virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HP_S-bit-MAIN[31][59]">MAIN[31][59]</a></td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic-1"><a class="header" href="#bels-ilogic-1">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic-1"><a class="header" href="#bels-ologic-1">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay-1"><a class="header" href="#bels-idelay-1">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-odelay-1"><a class="header" href="#bels-odelay-1">Bels ODELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel ODELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ODELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[2]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[2]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[3]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[28]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[27]</td></tr>

<tr><td>OFDLY[0]</td><td>in</td><td>IMUX_BYP_SITE[0]</td></tr>

<tr><td>OFDLY[1]</td><td>in</td><td>IMUX_BYP_SITE[1]</td></tr>

<tr><td>OFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[5]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[23]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[16]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[17]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[19]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[18]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[12]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[4]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[6]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[17]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[21]</td></tr>

<tr><td>DATAOUT</td><td>out</td><td>IMUX_SPEC[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob-1"><a class="header" href="#bels-iob-1">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[3]</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>DCITERMDISABLE</td><td>in</td><td>IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK[1]</td><td>IDELAY[0].C, ODELAY[0].C</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[0]</td><td>ODELAY[0].OFDLY[0]</td></tr>

<tr><td>IMUX_BYP_SITE[1]</td><td>ODELAY[0].OFDLY[1]</td></tr>

<tr><td>IMUX_BYP_SITE[2]</td><td>ODELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[5]</td><td>ODELAY[0].OFDLY[2]</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>ODELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>ODELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>IOB[0].DCITERMDISABLE</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>ODELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>ODELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>ODELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>ODELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>ODELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>ODELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>ODELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>ODELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_BEL[4]</td><td>ODELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>OUT_BEL[6]</td><td>ODELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[12]</td><td>ODELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[17]</td><td>ODELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[21]</td><td>ODELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>IMUX_SPEC[1]</td><td>ODELAY[0].DATAOUT</td></tr>

<tr><td>IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][59]" title="MAIN[28][59]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][59]" title="MAIN[31][59]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][57]" title="MAIN[28][57]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][57]" title="MAIN[31][57]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][55]" title="MAIN[28][55]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][55]" title="MAIN[31][55]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][54]" title="MAIN[29][54]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][54]" title="MAIN[30][54]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][33]" title="MAIN[31][33]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][32]" title="MAIN[30][32]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_S-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_S-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex7-IO_HP_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_S rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td title="R0.F30.B63">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B62">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B61">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B59">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td title="R0.F30.B59">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B58">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B58">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B57">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B55">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B55">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B54">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B54">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B53">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B53">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B52">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B52">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B51">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B50">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B50">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B50">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B49">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B49">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F30.B49">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B49">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B49">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B49">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B48">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td title="R0.F32.B48">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B47">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B46">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B46">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B46">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B45">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B45">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F34.B45">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:VR">IOB[0]:VR</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B44">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B44">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B44">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B43">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B42">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B42">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B42">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B41">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">IOB[0]:PDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B39">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B38">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B38">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW[2]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B36">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B36">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B36">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B36">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B35">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B34">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B32">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F36.B32">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B31">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F36.B30">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F36.B24">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:INV.C">ODELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">IOB[0]:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B18">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B12">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B11">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B9">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td title="R0.F33.B9">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td title="R0.F34.B9">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B8">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F33.B8">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td title="R0.F35.B8">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:INV.ODATAIN">~ODELAY[0]:INV.ODATAIN</a>
</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B6">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F34.B6">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B6">
<a href="#tile-virtex7-IO_HP_S-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B5">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B5">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B4">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B3">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B2">
<a href="#tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_S-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_S-IOB[0]:DCI_T">IOB[0]:DCI_T</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</th>
<th>0.F39.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DCI_T">IOB[0]:DCI_T</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</th>
<th>0.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</th>
<th>0.F38.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</th>
<th>0.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F39.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</th>
<th>0.F37.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</th>
<th>0.F34.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F34.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:INV.C">ODELAY[0]:INV.C</th>
<th>0.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</th>
<th>0.F36.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F34.B6</th>
<th>0.F35.B7</th>
<th>0.F35.B5</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY</th>
<th>0.F29.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY</th>
<th>0.F37.B41</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F35.B49</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE</th>
<th>0.F37.B49</th>
<th>0.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F34.B30</th>
<th>0.F34.B36</th>
<th>0.F34.B44</th>
<th>0.F34.B50</th>
<th>0.F34.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_CUR">ODELAY[0]:ODELAY_VALUE_CUR</th>
<th>0.F36.B30</th>
<th>0.F36.B36</th>
<th>0.F36.B44</th>
<th>0.F36.B50</th>
<th>0.F36.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F34.B32</th>
<th>0.F34.B38</th>
<th>0.F34.B46</th>
<th>0.F34.B52</th>
<th>0.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:NSLEW">IOB[0]:NSLEW</th>
<th>0.F39.B49</th>
<th>0.F39.B41</th>
<th>0.F39.B25</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:PSLEW">IOB[0]:PSLEW</th>
<th>0.F38.B50</th>
<th>0.F39.B47</th>
<th>0.F39.B37</th>
<th>0.F39.B33</th>
<th>0.F39.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT</th>
<th>0.F36.B32</th>
<th>0.F36.B38</th>
<th>0.F36.B46</th>
<th>0.F36.B52</th>
<th>0.F36.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F26.B45</th>
<th>0.F27.B46</th>
<th>0.F26.B47</th>
<th>0.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F26.B35</th>
<th>0.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:INV.ODATAIN">ODELAY[0]:INV.ODATAIN</th>
<th>0.F35.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F26.B51</th>
<th>0.F26.B49</th>
<th>0.F26.B53</th>
<th>0.F26.B37</th>
<th>0.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B61</th>
<th>0.F29.B59</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B43</th>
<th>0.F33.B31</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B17</th>
<th>0.F33.B11</th>
<th>0.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL</th>
<th>0.F39.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F38.B24</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F38.B10</th>
<th>0.F39.B21</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F39.B61</th>
<th>0.F38.B62</th>
<th>0.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F38.B22</th>
<th>0.F39.B9</th>
<th>0.F39.B23</th>
<th>0.F38.B26</th>
<th>0.F39.B35</th>
<th>0.F38.B38</th>
<th>0.F38.B42</th>
<th>0.F38.B48</th>
<th>0.F39.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F39.B43</th>
<th>0.F39.B39</th>
<th>0.F38.B28</th>
<th>0.F38.B16</th>
<th>0.F38.B8</th>
<th>0.F38.B36</th>
<th>0.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F39.B31</th>
<th>0.F39.B29</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F38.B44</th>
<th>0.F38.B52</th>
<th>0.F38.B6</th>
<th>0.F38.B54</th>
<th>0.F39.B3</th>
<th>0.F39.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F38.B40</th>
<th>0.F38.B30</th>
<th>0.F39.B19</th>
<th>0.F38.B14</th>
<th>0.F39.B15</th>
<th>0.F38.B32</th>
<th>0.F38.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F39.B59</th>
<th>0.F39.B53</th>
<th>0.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC</th>
<th>0.F36.B6</th>
<th>0.F37.B7</th>
<th>0.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F31.B36</th>
<th>0.F31.B34</th>
<th>0.F30.B31</th>
<th>0.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F30.B37</th>
<th>0.F30.B51</th>
<th>0.F31.B52</th>
<th>0.F30.B59</th>
<th>0.F31.B56</th>
<th>0.F30.B57</th>
<th>0.F31.B60</th>
<th>0.F31.B62</th>
<th>0.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F31.B58</th>
<th>0.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F32.B46</th>
<th>0.F33.B49</th>
<th>0.F33.B27</th>
<th>0.F33.B29</th>
<th>0.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F33.B3</th>
<th>0.F32.B4</th>
<th>0.F32.B6</th>
<th>0.F33.B5</th>
<th>0.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_S-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hp_n"><a class="header" href="#tile-io_hp_n">Tile IO_HP_N</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int-2"><a class="header" href="#switchbox-spec_int-2">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SPEC[0]</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HP_N-bit-MAIN[28][51]">MAIN[28][51]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HP_N-bit-MAIN[29][52]">MAIN[29][52]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HP_N-bit-MAIN[29][46]">MAIN[29][46]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HP_N-bit-MAIN[29][48]">MAIN[29][48]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[28][53]">MAIN[28][53]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[28][49]">MAIN[28][49]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[28][47]">MAIN[28][47]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[29][50]">MAIN[29][50]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[29][62]">MAIN[29][62]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[28][61]">MAIN[28][61]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[29][60]">MAIN[29][60]</a></td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HP_N-bit-MAIN[31][51]">MAIN[31][51]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HP_N-bit-MAIN[30][52]">MAIN[30][52]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HP_N-bit-MAIN[30][46]">MAIN[30][46]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HP_N-bit-MAIN[30][48]">MAIN[30][48]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[31][53]">MAIN[31][53]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[31][49]">MAIN[31][49]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[30][50]">MAIN[30][50]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[31][61]">MAIN[31][61]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[30][60]">MAIN[30][60]</a></td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HP_N-bit-MAIN[29][28]">MAIN[29][28]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HP_N-bit-MAIN[28][29]">MAIN[28][29]</a></td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HP_N-bit-MAIN[28][35]">MAIN[28][35]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HP_N-bit-MAIN[29][38]">MAIN[29][38]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HP_N-bit-MAIN[28][31]">MAIN[28][31]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HP_N-bit-MAIN[29][30]">MAIN[29][30]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[29][32]">MAIN[29][32]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[28][39]">MAIN[28][39]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[29][34]">MAIN[29][34]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[28][33]">MAIN[28][33]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[28][43]">MAIN[28][43]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[28][45]">MAIN[28][45]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[29][44]">MAIN[29][44]</a></td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HP_N-bit-MAIN[31][35]">MAIN[31][35]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HP_N-bit-MAIN[30][38]">MAIN[30][38]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HP_N-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HP_N-bit-MAIN[30][30]">MAIN[30][30]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[30][32]">MAIN[30][32]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[31][39]">MAIN[31][39]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[30][34]">MAIN[30][34]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[31][33]">MAIN[31][33]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[31][43]">MAIN[31][43]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[31][45]">MAIN[31][45]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[30][44]">MAIN[30][44]</a></td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[29][16]">MAIN[29][16]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[28][17]">MAIN[28][17]</a></td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[31][17]">MAIN[31][17]</a></td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[29][8]">MAIN[29][8]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[28][9]">MAIN[28][9]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[29][4]">MAIN[29][4]</a></td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HP_N-bit-MAIN[30][8]">MAIN[30][8]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HP_N-bit-MAIN[31][9]">MAIN[31][9]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HP_N-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HP_N-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HP_N-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HP_N-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HP_N-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic-2"><a class="header" href="#bels-ilogic-2">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic-2"><a class="header" href="#bels-ologic-2">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay-2"><a class="header" href="#bels-idelay-2">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-odelay-2"><a class="header" href="#bels-odelay-2">Bels ODELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel ODELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ODELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[2]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[2]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[3]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[28]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[27]</td></tr>

<tr><td>OFDLY[0]</td><td>in</td><td>IMUX_BYP_SITE[0]</td></tr>

<tr><td>OFDLY[1]</td><td>in</td><td>IMUX_BYP_SITE[1]</td></tr>

<tr><td>OFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[5]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[23]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[16]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[17]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[19]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[18]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[12]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[4]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[6]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[17]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[21]</td></tr>

<tr><td>DATAOUT</td><td>out</td><td>IMUX_SPEC[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob-2"><a class="header" href="#bels-iob-2">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[3]</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>DCITERMDISABLE</td><td>in</td><td>IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK[1]</td><td>IDELAY[0].C, ODELAY[0].C</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[0]</td><td>ODELAY[0].OFDLY[0]</td></tr>

<tr><td>IMUX_BYP_SITE[1]</td><td>ODELAY[0].OFDLY[1]</td></tr>

<tr><td>IMUX_BYP_SITE[2]</td><td>ODELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[5]</td><td>ODELAY[0].OFDLY[2]</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>ODELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>ODELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>IOB[0].DCITERMDISABLE</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>ODELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>ODELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>ODELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>ODELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>ODELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>ODELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>ODELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>ODELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_BEL[4]</td><td>ODELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>OUT_BEL[6]</td><td>ODELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[12]</td><td>ODELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[17]</td><td>ODELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[21]</td><td>ODELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>IMUX_SPEC[1]</td><td>ODELAY[0].DATAOUT</td></tr>

<tr><td>IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][53]" title="MAIN[28][53]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][53]" title="MAIN[31][53]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][52]" title="MAIN[29][52]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][52]" title="MAIN[30][52]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][51]" title="MAIN[28][51]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][51]" title="MAIN[31][51]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][50]" title="MAIN[29][50]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][50]" title="MAIN[30][50]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][49]" title="MAIN[28][49]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][49]" title="MAIN[31][49]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][48]" title="MAIN[29][48]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][48]" title="MAIN[30][48]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][45]" title="MAIN[28][45]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][45]" title="MAIN[31][45]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][44]" title="MAIN[29][44]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][44]" title="MAIN[30][44]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][43]" title="MAIN[28][43]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][43]" title="MAIN[31][43]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][39]" title="MAIN[28][39]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][39]" title="MAIN[31][39]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][38]" title="MAIN[29][38]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][38]" title="MAIN[30][38]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][35]" title="MAIN[31][35]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][34]" title="MAIN[30][34]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][33]" title="MAIN[31][33]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][32]" title="MAIN[30][32]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td id="virtex7-IO_HP_N-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HP_N-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex7-IO_HP_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_N rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DCI_T">IOB[0]:DCI_T</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B57">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F34.B55">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:INV.ODATAIN">~ODELAY[0]:INV.ODATAIN</a>
</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td title="R0.F35.B54">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">IOB[0]:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F37.B39">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:INV.C">ODELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B33">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B27">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">IOB[0]:PDRIVE[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B22">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B19">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:VR">IOB[0]:VR</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B13">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B11">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">~ODELAY[0]:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B5">
<a href="#tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DCIUPDATEMODE_QUIET">IOB[0]:DCIUPDATEMODE_QUIET</th>
<th>0.F38.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DCI_T">IOB[0]:DCI_T</th>
<th>0.F39.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DQS_BIAS_N">IOB[0]:DQS_BIAS_N</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DQS_BIAS_P">IOB[0]:DQS_BIAS_P</th>
<th>0.F39.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F39.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</th>
<th>0.F38.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F38.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:CINVCTRL_SEL">ODELAY[0]:CINVCTRL_SEL</th>
<th>0.F36.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:ENABLE">ODELAY[0]:ENABLE</th>
<th>0.F35.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:HIGH_PERFORMANCE_MODE">ODELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F35.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:INV.C">ODELAY[0]:INV.C</th>
<th>0.F37.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:PIPE_SEL">ODELAY[0]:PIPE_SEL</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:FINEDELAY">IDELAY[0]:FINEDELAY</th>
<th>0.F28.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:FINEDELAY">ODELAY[0]:FINEDELAY</th>
<th>0.F36.B22</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_TYPE">ODELAY[0]:ODELAY_TYPE</th>
<th>0.F36.B14</th>
<th>0.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_CUR">ODELAY[0]:ODELAY_VALUE_CUR</th>
<th>0.F37.B33</th>
<th>0.F37.B27</th>
<th>0.F37.B19</th>
<th>0.F37.B13</th>
<th>0.F37.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:NSLEW">IOB[0]:NSLEW</th>
<th>0.F38.B14</th>
<th>0.F38.B22</th>
<th>0.F38.B38</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:PSLEW">IOB[0]:PSLEW</th>
<th>0.F39.B13</th>
<th>0.F38.B16</th>
<th>0.F38.B26</th>
<th>0.F38.B30</th>
<th>0.F38.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:ODELAY_VALUE_INIT">ODELAY[0]:ODELAY_VALUE_INIT</th>
<th>0.F37.B31</th>
<th>0.F37.B25</th>
<th>0.F37.B17</th>
<th>0.F37.B11</th>
<th>0.F37.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:INV.ODATAIN">ODELAY[0]:INV.ODATAIN</th>
<th>0.F34.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DCITERMDISABLE_SEL">IOB[0]:DCITERMDISABLE_SEL</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F39.B39</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F39.B53</th>
<th>0.F38.B42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F39.B41</th>
<th>0.F38.B54</th>
<th>0.F38.B40</th>
<th>0.F39.B37</th>
<th>0.F38.B28</th>
<th>0.F39.B25</th>
<th>0.F39.B21</th>
<th>0.F39.B15</th>
<th>0.F38.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F38.B20</th>
<th>0.F38.B24</th>
<th>0.F39.B35</th>
<th>0.F39.B47</th>
<th>0.F39.B55</th>
<th>0.F39.B27</th>
<th>0.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F38.B34</th>
<th>0.F38.B32</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F39.B19</th>
<th>0.F39.B11</th>
<th>0.F39.B57</th>
<th>0.F39.B9</th>
<th>0.F38.B60</th>
<th>0.F38.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F39.B23</th>
<th>0.F39.B33</th>
<th>0.F38.B44</th>
<th>0.F39.B49</th>
<th>0.F38.B48</th>
<th>0.F39.B31</th>
<th>0.F39.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F38.B4</th>
<th>0.F38.B10</th>
<th>0.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-ODELAY[0]:DELAY_SRC">ODELAY[0]:DELAY_SRC</th>
<th>0.F37.B57</th>
<th>0.F36.B56</th>
<th>0.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_N-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_pair"><a class="header" href="#tile-io_hr_pair">Tile IO_HR_PAIR</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-spec_int-3"><a class="header" href="#switchbox-spec_int-3">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_SPEC[0]</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[0].IMUX_SPEC[2]</td><td>CELL[0].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[2]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][51]">MAIN[0][28][51]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][52]">MAIN[0][29][52]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][46]">MAIN[0][29][46]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][53]">MAIN[0][28][53]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][49]">MAIN[0][28][49]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][47]">MAIN[0][28][47]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][50]">MAIN[0][29][50]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][13]">MAIN[1][28][13]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][12]">MAIN[1][29][12]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][16]">MAIN[1][29][16]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][14]">MAIN[1][29][14]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][17]">MAIN[1][28][17]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][15]">MAIN[1][28][15]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][1]">MAIN[1][28][1]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][2]">MAIN[1][29][2]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][3]">MAIN[1][28][3]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_ICLK</td><td>CELL[1].PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[22]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[1].IMUX_IMUX[22]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][51]">MAIN[0][31][51]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][52]">MAIN[0][30][52]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][46]">MAIN[0][30][46]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][48]">MAIN[0][30][48]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][53]">MAIN[0][31][53]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][49]">MAIN[0][31][49]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][47]">MAIN[0][31][47]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][50]">MAIN[0][30][50]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][62]">MAIN[0][30][62]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][61]">MAIN[0][31][61]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][60]">MAIN[0][30][60]</a></td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][13]">MAIN[1][31][13]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][12]">MAIN[1][30][12]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][11]">MAIN[1][31][11]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][16]">MAIN[1][30][16]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][14]">MAIN[1][30][14]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][17]">MAIN[1][31][17]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][15]">MAIN[1][31][15]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][10]">MAIN[1][30][10]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][1]">MAIN[1][31][1]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][2]">MAIN[1][30][2]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][3]">MAIN[1][31][3]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_ICLK</td><td>CELL[1].PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[22]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[1].IMUX_IMUX[22]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][28]">MAIN[0][29][28]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][35]">MAIN[1][28][35]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][34]">MAIN[1][29][34]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].PHASER_ICLKDIV</td><td>CELL[1].PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][35]">MAIN[0][28][35]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][39]">MAIN[0][28][39]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][34]">MAIN[0][29][34]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][33]">MAIN[0][28][33]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][29]">MAIN[1][28][29]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][28]">MAIN[1][29][28]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][30]">MAIN[1][29][30]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][33]">MAIN[1][28][33]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][31]">MAIN[1][28][31]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][20]">MAIN[1][29][20]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][18]">MAIN[1][29][18]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][19]">MAIN[1][28][19]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK90</td><td>CELL[1].PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[31]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][35]">MAIN[0][31][35]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][38]">MAIN[0][30][38]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][31]">MAIN[0][31][31]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][30]">MAIN[0][30][30]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][32]">MAIN[0][30][32]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][39]">MAIN[0][31][39]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][34]">MAIN[0][30][34]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][33]">MAIN[0][31][33]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][43]">MAIN[0][31][43]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][45]">MAIN[0][31][45]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][44]">MAIN[0][30][44]</a></td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][29]">MAIN[1][31][29]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][28]">MAIN[1][30][28]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][25]">MAIN[1][31][25]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][32]">MAIN[1][30][32]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][30]">MAIN[1][30][30]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][33]">MAIN[1][31][33]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][31]">MAIN[1][31][31]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][24]">MAIN[1][30][24]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][20]">MAIN[1][30][20]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][18]">MAIN[1][30][18]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][19]">MAIN[1][31][19]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].PHASER_OCLK</td><td>CELL[1].PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].PHASER_OCLK90</td><td>CELL[1].PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[31]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[3]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[1]</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[0]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][16]">MAIN[0][29][16]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][17]">MAIN[0][28][17]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].PHASER_OCLKDIV</td><td>CELL[1].PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][16]">MAIN[0][30][16]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][17]">MAIN[0][31][17]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][47]">MAIN[1][31][47]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][46]">MAIN[1][30][46]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].PHASER_OCLKDIV</td><td>CELL[1].PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][8]">MAIN[0][29][8]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][6]">MAIN[0][29][6]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][2]">MAIN[0][29][2]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][1]">MAIN[0][28][1]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][28][3]">MAIN[0][28][3]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][29][4]">MAIN[0][29][4]</a></td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][55]">MAIN[1][28][55]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[0]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][8]">MAIN[0][30][8]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][9]">MAIN[0][31][9]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][6]">MAIN[0][30][6]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][2]">MAIN[0][30][2]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][1]">MAIN[0][31][1]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][31][3]">MAIN[0][31][3]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[0][30][4]">MAIN[0][30][4]</a></td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>-</td></tr>

<tr><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][57]">MAIN[1][31][57]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][55]">MAIN[1][31][55]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][54]">MAIN[1][30][54]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][61]">MAIN[1][31][61]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][31][59]">MAIN[1][31][59]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][62]">MAIN[1][30][62]</a></td><td id="virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HR_PAIR-bit-MAIN[1][30][60]">MAIN[1][30][60]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[0].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].LCLK_IO[2]</td><td>CELL[0].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[0]</td><td>CELL[0].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[1]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[3]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].LCLK_IO[4]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].LCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>-</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic-3"><a class="header" href="#bels-ilogic-3">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>CELL[1].IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[1]</td><td>CELL[1].IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>CELL[0].IMUX_IMUX[5]</td><td>CELL[1].IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>CELL[0].IMUX_IMUX[14]</td><td>CELL[1].IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td><td>CELL[1].IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[37]</td><td>CELL[1].IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[4]</td><td>CELL[1].IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[0].OUT_BEL[18]</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>CELL[0].OUT_BEL[0]</td><td>CELL[1].OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>CELL[0].OUT_BEL[23]</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>CELL[0].OUT_BEL[9]</td><td>CELL[1].OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>CELL[0].OUT_BEL[10]</td><td>CELL[1].OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>CELL[0].OUT_BEL[14]</td><td>CELL[1].OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>CELL[0].OUT_BEL[3]</td><td>CELL[1].OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>CELL[0].OUT_BEL[7]</td><td>CELL[1].OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>CELL[0].OUT_BEL[8]</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>CLKPAD</td><td>out</td><td>-</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic-3"><a class="header" href="#bels-ologic-3">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[0]</td><td>CELL[1].IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>CELL[0].IMUX_IMUX[29]</td><td>CELL[1].IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>CELL[0].IMUX_IMUX[1]</td><td>CELL[1].IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>CELL[0].IMUX_IMUX[34]</td><td>CELL[1].IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>CELL[0].IMUX_IMUX[40]</td><td>CELL[1].IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>CELL[0].IMUX_IMUX[44]</td><td>CELL[1].IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>CELL[0].IMUX_IMUX[42]</td><td>CELL[1].IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>CELL[0].IMUX_IMUX[43]</td><td>CELL[1].IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>CELL[0].IMUX_IMUX[45]</td><td>CELL[1].IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>CELL[0].IMUX_IMUX[46]</td><td>CELL[1].IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>CELL[0].IMUX_IMUX[47]</td><td>CELL[1].IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>CELL[0].IMUX_IMUX[15]</td><td>CELL[1].IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>CELL[0].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>CELL[0].IMUX_IMUX[13]</td><td>CELL[1].IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>CELL[0].IMUX_IMUX[21]</td><td>CELL[1].IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>CELL[0].OUT_BEL[2]</td><td>CELL[1].OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>CELL[0].OUT_BEL[5]</td><td>CELL[1].OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay-3"><a class="header" href="#bels-idelay-3">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th><th>IDELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>CELL[0].IMUX_CLK[1]</td><td>CELL[1].IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[6]</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[0].IMUX_IMUX[32]</td><td>CELL[1].IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>CELL[0].IMUX_IMUX[25]</td><td>CELL[1].IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>CELL[0].IMUX_IMUX[26]</td><td>CELL[1].IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>CELL[0].IMUX_IMUX[12]</td><td>CELL[1].IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>CELL[0].IMUX_IMUX[30]</td><td>CELL[1].IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>CELL[0].IMUX_IMUX[33]</td><td>CELL[1].IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[4]</td><td>CELL[1].IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[5]</td><td>CELL[1].IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>CELL[0].IMUX_BYP_SITE[7]</td><td>CELL[1].IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[41]</td><td>CELL[1].IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[36]</td><td>CELL[1].IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[35]</td><td>CELL[1].IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[38]</td><td>CELL[1].IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>CELL[0].IMUX_IMUX[39]</td><td>CELL[1].IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>CELL[0].OUT_BEL[20]</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>CELL[0].OUT_BEL[1]</td><td>CELL[1].OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>CELL[0].OUT_BEL[19]</td><td>CELL[1].OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>CELL[0].OUT_BEL[15]</td><td>CELL[1].OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>CELL[0].OUT_BEL[11]</td><td>CELL[1].OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob-3"><a class="header" href="#bels-iob-3">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[2]</td><td>CELL[1].IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[1]</td><td>CELL[1].IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[3]</td><td>CELL[1].IMUX_FAN_SITE[3]</td></tr>

<tr><td>DIFF_TERM_INT_EN</td><td>in</td><td>CELL[0].IMUX_FAN_SITE[0]</td><td>-</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>CELL[0].IMUX_IMUX[9]</td><td>CELL[1].IMUX_IMUX[9]</td></tr>

<tr><td>INTERMDISABLE</td><td>in</td><td>CELL[0].IMUX_IMUX[6]</td><td>CELL[1].IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>CELL[0].IMUX_CLK[1]</td><td>IDELAY[0].C</td></tr>

<tr><td>CELL[0].IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>CELL[0].IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[0]</td><td>IOB[0].DIFF_TERM_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>CELL[0].IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>IOB[0].INTERMDISABLE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>CELL[0].IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>CELL[0].IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>CELL[0].IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>CELL[0].IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>CELL[0].OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>CELL[0].OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>CELL[0].OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>CELL[0].OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>CELL[0].OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>CELL[0].OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>CELL[0].OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>CELL[0].OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[0].OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[0].OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>CELL[0].OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

<tr><td>CELL[1].IMUX_CLK[0]</td><td>ILOGIC[1].CLKDIV</td></tr>

<tr><td>CELL[1].IMUX_CLK[1]</td><td>IDELAY[1].C</td></tr>

<tr><td>CELL[1].IMUX_CTRL[0]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_CTRL[1]</td><td>ILOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>IDELAY[1].CINVCTRL</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[7]</td><td>IDELAY[1].IFDLY[2]</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[1]</td><td>IOB[1].PU_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[2]</td><td>IOB[1].PD_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[3]</td><td>IOB[1].KEEPER_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[4]</td><td>IDELAY[1].IFDLY[0]</td></tr>

<tr><td>CELL[1].IMUX_FAN_SITE[5]</td><td>IDELAY[1].IFDLY[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>ILOGIC[1].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>ILOGIC[1].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>IOB[1].INTERMDISABLE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>IOB[1].IBUFDISABLE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>ILOGIC[1].DYNCLKDIVPSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>IDELAY[1].REGRST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>ILOGIC[1].CE2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[15]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>IDELAY[1].DATAIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>IDELAY[1].INC</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>IDELAY[1].LD</td></tr>

<tr><td>CELL[1].IMUX_IMUX[32]</td><td>IDELAY[1].CE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>IDELAY[1].LDPIPEEN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[35]</td><td>IDELAY[1].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>IDELAY[1].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>ILOGIC[1].DYNCLKSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[38]</td><td>IDELAY[1].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>IDELAY[1].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[40]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>IDELAY[1].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[43]</td><td>OLOGIC[1].D5</td></tr>

<tr><td>CELL[1].IMUX_IMUX[44]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[45]</td><td>OLOGIC[1].D6</td></tr>

<tr><td>CELL[1].IMUX_IMUX[46]</td><td>OLOGIC[1].D7</td></tr>

<tr><td>CELL[1].IMUX_IMUX[47]</td><td>OLOGIC[1].D8</td></tr>

<tr><td>CELL[1].OUT_BEL[0]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>CELL[1].OUT_BEL[1]</td><td>IDELAY[1].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[2]</td><td>OLOGIC[1].TFB</td></tr>

<tr><td>CELL[1].OUT_BEL[3]</td><td>ILOGIC[1].Q6</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>OLOGIC[1].IOCLKGLITCH</td></tr>

<tr><td>CELL[1].OUT_BEL[7]</td><td>ILOGIC[1].Q7</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>ILOGIC[1].Q8</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>CELL[1].OUT_BEL[11]</td><td>IDELAY[1].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>ILOGIC[1].Q5</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>IDELAY[1].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>ILOGIC[1].O</td></tr>

<tr><td>CELL[1].OUT_BEL[19]</td><td>IDELAY[1].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>IDELAY[1].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>ILOGIC[1].CLKPAD</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[0]</td><td>ILOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[1]</td><td>ILOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLKDIVP</td><td>ILOGIC[1].CLKDIVP</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[0]</td><td>OLOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[1]</td><td>OLOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[1].CLKDIV</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[1].CLKDIVB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[1].CLKDIVF</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[1].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][62]" title="MAIN[0][29][62]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][62]" title="MAIN[0][30][62]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][61]" title="MAIN[0][28][61]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][61]" title="MAIN[0][31][61]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][60]" title="MAIN[0][29][60]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][60]" title="MAIN[0][30][60]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][53]" title="MAIN[0][28][53]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][53]" title="MAIN[0][31][53]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][52]" title="MAIN[0][29][52]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][52]" title="MAIN[0][30][52]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][51]" title="MAIN[0][28][51]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][51]" title="MAIN[0][31][51]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][50]" title="MAIN[0][29][50]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][50]" title="MAIN[0][30][50]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][49]" title="MAIN[0][28][49]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][49]" title="MAIN[0][31][49]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][48]" title="MAIN[0][29][48]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][48]" title="MAIN[0][30][48]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][47]" title="MAIN[0][28][47]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][47]" title="MAIN[0][31][47]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][46]" title="MAIN[0][29][46]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][46]" title="MAIN[0][30][46]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][45]" title="MAIN[0][28][45]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][45]" title="MAIN[0][31][45]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][44]" title="MAIN[0][29][44]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][44]" title="MAIN[0][30][44]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][43]" title="MAIN[0][28][43]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][43]" title="MAIN[0][31][43]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][39]" title="MAIN[0][28][39]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][39]" title="MAIN[0][31][39]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][38]" title="MAIN[0][29][38]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][38]" title="MAIN[0][30][38]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][35]" title="MAIN[0][28][35]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][35]" title="MAIN[0][31][35]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][34]" title="MAIN[0][29][34]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][34]" title="MAIN[0][30][34]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][33]" title="MAIN[0][28][33]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][33]" title="MAIN[0][31][33]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][32]" title="MAIN[0][29][32]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][32]" title="MAIN[0][30][32]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][31]" title="MAIN[0][28][31]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][31]" title="MAIN[0][31][31]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][30]" title="MAIN[0][29][30]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][30]" title="MAIN[0][30][30]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][29]" title="MAIN[0][28][29]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][28]" title="MAIN[0][29][28]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][17]" title="MAIN[0][28][17]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][17]" title="MAIN[0][31][17]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][16]" title="MAIN[0][29][16]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][16]" title="MAIN[0][30][16]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][9]" title="MAIN[0][28][9]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][9]" title="MAIN[0][31][9]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][8]" title="MAIN[0][29][8]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][8]" title="MAIN[0][30][8]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][6]" title="MAIN[0][29][6]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][6]" title="MAIN[0][30][6]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][4]" title="MAIN[0][29][4]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][4]" title="MAIN[0][30][4]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][3]" title="MAIN[0][28][3]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][3]" title="MAIN[0][31][3]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][29][2]" title="MAIN[0][29][2]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][30][2]" title="MAIN[0][30][2]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][28][1]" title="MAIN[0][28][1]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[0][31][1]" title="MAIN[0][31][1]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][62]" title="MAIN[1][29][62]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][62]" title="MAIN[1][30][62]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][61]" title="MAIN[1][28][61]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][61]" title="MAIN[1][31][61]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][60]" title="MAIN[1][29][60]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][60]" title="MAIN[1][30][60]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][59]" title="MAIN[1][28][59]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][59]" title="MAIN[1][31][59]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][57]" title="MAIN[1][28][57]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][57]" title="MAIN[1][31][57]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][55]" title="MAIN[1][28][55]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][55]" title="MAIN[1][31][55]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][54]" title="MAIN[1][29][54]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][54]" title="MAIN[1][30][54]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][47]" title="MAIN[1][28][47]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][47]" title="MAIN[1][31][47]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][46]" title="MAIN[1][29][46]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][46]" title="MAIN[1][30][46]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][35]" title="MAIN[1][28][35]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][34]" title="MAIN[1][29][34]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][33]" title="MAIN[1][28][33]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][33]" title="MAIN[1][31][33]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][32]" title="MAIN[1][29][32]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][32]" title="MAIN[1][30][32]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][31]" title="MAIN[1][28][31]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][31]" title="MAIN[1][31][31]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][30]" title="MAIN[1][29][30]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][30]" title="MAIN[1][30][30]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][29]" title="MAIN[1][28][29]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][29]" title="MAIN[1][31][29]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][28]" title="MAIN[1][29][28]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][28]" title="MAIN[1][30][28]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][25]" title="MAIN[1][28][25]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][25]" title="MAIN[1][31][25]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][24]" title="MAIN[1][29][24]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][24]" title="MAIN[1][30][24]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][20]" title="MAIN[1][29][20]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][20]" title="MAIN[1][30][20]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][19]" title="MAIN[1][28][19]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][19]" title="MAIN[1][31][19]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][18]" title="MAIN[1][29][18]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][18]" title="MAIN[1][30][18]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][17]" title="MAIN[1][28][17]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][17]" title="MAIN[1][31][17]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][16]" title="MAIN[1][29][16]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][16]" title="MAIN[1][30][16]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][15]" title="MAIN[1][28][15]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][15]" title="MAIN[1][31][15]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][14]" title="MAIN[1][29][14]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][14]" title="MAIN[1][30][14]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][13]" title="MAIN[1][28][13]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][13]" title="MAIN[1][31][13]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][12]" title="MAIN[1][29][12]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][12]" title="MAIN[1][30][12]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][11]" title="MAIN[1][28][11]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][11]" title="MAIN[1][31][11]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][10]" title="MAIN[1][29][10]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][10]" title="MAIN[1][30][10]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][3]" title="MAIN[1][28][3]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][3]" title="MAIN[1][31][3]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][29][2]" title="MAIN[1][29][2]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][30][2]" title="MAIN[1][30][2]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][28][1]" title="MAIN[1][28][1]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_PAIR-bit-MAIN[1][31][1]" title="MAIN[1][31][1]">
<a href="#virtex7-IO_HR_PAIR-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OMUX">IOB[0]:OMUX[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OMUX">IOB[0]:OMUX[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[4]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[3]</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[10]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[11]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS[12]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS_GROUP">IOB[0]:LVDS_GROUP</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[9]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[7]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">~IOB[0]:SLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">IOB[0]:DRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B9">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">~IOB[0]:DRIVE[5]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">~IOB[0]:DRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IN_TERM">IOB[0]:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IN_TERM">IOB[0]:IN_TERM[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IN_TERM">IOB[0]:IN_TERM[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:IN_TERM">IOB[0]:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">IOB[0]:DRIVE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">~IOB[0]:DRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">IOB[0]:DRIVE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">IOB[0]:DRIVE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B63">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</a>
</td>
<td title="R1.F30.B63">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B63">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">IOB[1]:DRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B62">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B62">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">IOB[1]:DRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[2]</a>
</td>
<td title="R1.F30.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D8">OLOGIC[1]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B61">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">~IOB[1]:DRIVE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.OCLK2">ILOGIC[1]:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B60">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">IOB[1]:DRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B59">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[1]</a>
</td>
<td title="R1.F30.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B59">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IN_TERM">IOB[1]:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B58">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IN_TERM">IOB[1]:IN_TERM[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B57">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B57">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IN_TERM">IOB[1]:IN_TERM[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.ZHOLD_IFF">ILOGIC[1]:INV.ZHOLD_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B56">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IN_TERM">IOB[1]:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_ZHOLD">ILOGIC[1]:IFF_ZHOLD</a>
</td>
<td title="R1.F30.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">~IOB[1]:DRIVE[4]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B54">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</a>
</td>
<td title="R1.F28.B54">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D7">OLOGIC[1]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B54">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">~IOB[1]:DRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE[0]</a>
</td>
<td title="R1.F30.B53">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B53">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">IOB[1]:DRIVE[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLKDIVP_INV_EN">ILOGIC[1]:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R1.F28.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B51">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B51">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B50">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLKDIVP">ILOGIC[1]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B50">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R1.F30.B49">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B49">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R1.F35.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">~IOB[1]:SLEW[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td title="R1.F28.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[0]</a>
</td>
<td title="R1.F32.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B48">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE[1]</a>
</td>
<td title="R1.F30.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B47">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td title="R1.F28.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</a>
</td>
<td title="R1.F32.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R1.F34.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.D">~ILOGIC[1]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:HIGH_PERFORMANCE_MODE">IDELAY[1]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B44">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R1.F34.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B43">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B43">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B42">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B42">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:PIPE_SEL">IDELAY[1]:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B41">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B41">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B40">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B40">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B39">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS_GROUP">IOB[1]:LVDS_GROUP</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</a>
</td>
<td title="R1.F28.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:ZHOLD_ENABLE">ILOGIC[1]:ZHOLD_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[12]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</a>
</td>
<td title="R1.F30.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B37">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B36">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B36">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[10]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B35">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B35">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B34">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B34">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B33">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_ZHOLD">ILOGIC[1]:I_ZHOLD</a>
</td>
<td title="R1.F30.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_INIT">~OLOGIC[1]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B32">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.ZHOLD_FABRIC">ILOGIC[1]:INV.ZHOLD_FABRIC</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LOW_VOLTAGE">IOB[1]:LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B30">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF4_INIT">~ILOGIC[1]:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLKDIVF">OLOGIC[1]:INV.CLKDIVF</a>
</td>
<td title="R1.F32.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R1.F34.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">~IDELAY[1]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B29">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF4_SRVAL">~ILOGIC[1]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B29">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLK2">~OLOGIC[1]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B28">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B27">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLK1">~OLOGIC[1]:INV.CLK1</a>
</td>
<td title="R1.F32.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B26">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:DQS_BIAS">IOB[1]:DQS_BIAS</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R1.F35.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:CINVCTRL_SEL">IDELAY[1]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:INTERMDISABLE_SEL">IOB[1]:INTERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.C">IDELAY[1]:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B23">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B22">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF3_INIT">~ILOGIC[1]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B22">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:RANK3_USED">~OLOGIC[1]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B22">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B21">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF3_SRVAL">~ILOGIC[1]:IFF3_SRVAL</a>
</td>
<td title="R1.F30.B21">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TBYTE_SRC">OLOGIC[1]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B20">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B18">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUFDISABLE_SEL">IOB[1]:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R1.F35.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.DATAIN">IDELAY[1]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TBYTE_CTL">OLOGIC[1]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B16">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:INPUT_MISC">IOB[1]:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T4">~OLOGIC[1]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B15">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[5]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF2_INIT">~ILOGIC[1]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B12">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T3">~OLOGIC[1]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B12">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF2_SRVAL">~ILOGIC[1]:IFF2_SRVAL</a>
</td>
<td title="R1.F30.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_INIT">~OLOGIC[1]:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B10">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B9">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:ENABLE">IDELAY[1]:ENABLE</a>
</td>
<td title="R1.F33.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF1_INIT">~ILOGIC[1]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</a>
</td>
<td title="R1.F33.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.IDATAIN">IDELAY[1]:INV.IDATAIN</a>
</td>
<td title="R1.F34.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_LATCH">~ILOGIC[1]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF1_SRVAL">~ILOGIC[1]:IFF1_SRVAL</a>
</td>
<td title="R1.F30.B7">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T2">~OLOGIC[1]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B6">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R1.F34.B6">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B5">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R1.F35.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SRTYPE">ILOGIC[1]:SRTYPE[0]</a>
</td>
<td title="R1.F30.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T1">~OLOGIC[1]:INV.T1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B3">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC_B">IOB[1]:OUTPUT_MISC_B</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:D_EMU2">ILOGIC[1]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:D_EMU1">ILOGIC[1]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B1">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B0">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.OCLK1">ILOGIC[1]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B0">
<a href="#tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:CINVCTRL_SEL">IDELAY[1]:CINVCTRL_SEL</th>
<th>1.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:ENABLE">IDELAY[1]:ENABLE</th>
<th>1.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:HIGH_PERFORMANCE_MODE">IDELAY[1]:HIGH_PERFORMANCE_MODE</th>
<th>1.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.C">IDELAY[1]:INV.C</th>
<th>1.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.DATAIN">IDELAY[1]:INV.DATAIN</th>
<th>1.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:INV.IDATAIN">IDELAY[1]:INV.IDATAIN</th>
<th>1.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:PIPE_SEL">IDELAY[1]:PIPE_SEL</th>
<th>1.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</th>
<th>1.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLKDIVP_INV_EN">ILOGIC[1]:DYN_CLKDIVP_INV_EN</th>
<th>1.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</th>
<th>1.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</th>
<th>1.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:D_EMU1">ILOGIC[1]:D_EMU1</th>
<th>1.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:D_EMU2">ILOGIC[1]:D_EMU2</th>
<th>1.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</th>
<th>1.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</th>
<th>1.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</th>
<th>1.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_ZHOLD">ILOGIC[1]:IFF_ZHOLD</th>
<th>1.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</th>
<th>1.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLKDIVP">ILOGIC[1]:INV.CLKDIVP</th>
<th>1.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.OCLK1">ILOGIC[1]:INV.OCLK1</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.OCLK2">ILOGIC[1]:INV.OCLK2</th>
<th>1.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.ZHOLD_FABRIC">ILOGIC[1]:INV.ZHOLD_FABRIC</th>
<th>1.F28.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.ZHOLD_IFF">ILOGIC[1]:INV.ZHOLD_IFF</th>
<th>1.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</th>
<th>1.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</th>
<th>1.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:I_ZHOLD">ILOGIC[1]:I_ZHOLD</th>
<th>1.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</th>
<th>1.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</th>
<th>1.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:ZHOLD_ENABLE">ILOGIC[1]:ZHOLD_ENABLE</th>
<th>1.F28.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</th>
<th>0.F39.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F39.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS_GROUP">IOB[0]:LVDS_GROUP</th>
<th>0.F38.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</th>
<th>0.F38.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</th>
<th>0.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:DQS_BIAS">IOB[1]:DQS_BIAS</th>
<th>1.F38.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:INPUT_MISC">IOB[1]:INPUT_MISC</th>
<th>1.F38.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:LOW_VOLTAGE">IOB[1]:LOW_VOLTAGE</th>
<th>1.F39.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS_GROUP">IOB[1]:LVDS_GROUP</th>
<th>1.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC_B">IOB[1]:OUTPUT_MISC_B</th>
<th>1.F39.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</th>
<th>1.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</th>
<th>1.F38.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</th>
<th>1.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLKDIVF">OLOGIC[1]:INV.CLKDIVF</th>
<th>1.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</th>
<th>1.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</th>
<th>1.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</th>
<th>1.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</th>
<th>1.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</th>
<th>1.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</th>
<th>1.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D7">OLOGIC[1]:INV.D7</th>
<th>1.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.D8">OLOGIC[1]:INV.D8</th>
<th>1.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</th>
<th>1.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</th>
<th>1.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</th>
<th>1.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</th>
<th>1.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</th>
<th>1.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</th>
<th>1.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</th>
<th>1.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TBYTE_CTL">OLOGIC[1]:TBYTE_CTL</th>
<th>1.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TBYTE_SRC">OLOGIC[1]:TBYTE_SRC</th>
<th>1.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</th>
<th>1.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</th>
<th>1.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:DELAY_SRC">IDELAY[1]:DELAY_SRC</th>
<th>1.F34.B6</th>
<th>1.F35.B7</th>
<th>1.F35.B5</th>
<th>1.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_TYPE">IDELAY[1]:IDELAY_TYPE</th>
<th>1.F35.B49</th>
<th>1.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_CUR">IDELAY[1]:IDELAY_VALUE_CUR</th>
<th>1.F34.B30</th>
<th>1.F34.B36</th>
<th>1.F34.B44</th>
<th>1.F34.B50</th>
<th>1.F34.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY[1]:IDELAY_VALUE_INIT">IDELAY[1]:IDELAY_VALUE_INIT</th>
<th>1.F34.B32</th>
<th>1.F34.B38</th>
<th>1.F34.B46</th>
<th>1.F34.B52</th>
<th>1.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE</th>
<th>0.F28.B46</th>
<th>0.F28.B38</th>
<th>0.F29.B23</th>
<th>0.F28.B16</th>
<th>0.F28.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE</th>
<th>0.F29.B45</th>
<th>0.F29.B37</th>
<th>0.F28.B22</th>
<th>0.F29.B15</th>
<th>0.F29.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IDELAY_VALUE">ILOGIC[1]:IDELAY_VALUE</th>
<th>1.F29.B17</th>
<th>1.F29.B25</th>
<th>1.F28.B40</th>
<th>1.F29.B47</th>
<th>1.F29.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFFDELAY_VALUE">ILOGIC[1]:IFFDELAY_VALUE</th>
<th>1.F28.B18</th>
<th>1.F28.B26</th>
<th>1.F29.B41</th>
<th>1.F28.B48</th>
<th>1.F28.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE</th>
<th>1.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH</th>
<th>1.F26.B45</th>
<th>1.F27.B46</th>
<th>1.F26.B47</th>
<th>1.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE</th>
<th>1.F26.B35</th>
<th>1.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF1_INIT">ILOGIC[1]:IFF1_INIT</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF1_SRVAL">ILOGIC[1]:IFF1_SRVAL</th>
<th>1.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF2_INIT">ILOGIC[1]:IFF2_INIT</th>
<th>1.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF2_SRVAL">ILOGIC[1]:IFF2_SRVAL</th>
<th>1.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF3_INIT">ILOGIC[1]:IFF3_INIT</th>
<th>1.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF3_SRVAL">ILOGIC[1]:IFF3_SRVAL</th>
<th>1.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF4_INIT">ILOGIC[1]:IFF4_INIT</th>
<th>1.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF4_SRVAL">ILOGIC[1]:IFF4_SRVAL</th>
<th>1.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</th>
<th>1.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.D">ILOGIC[1]:INV.D</th>
<th>1.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLK1">OLOGIC[1]:INV.CLK1</th>
<th>1.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.CLK2">OLOGIC[1]:INV.CLK2</th>
<th>1.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T1">OLOGIC[1]:INV.T1</th>
<th>1.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T2">OLOGIC[1]:INV.T2</th>
<th>1.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T3">OLOGIC[1]:INV.T3</th>
<th>1.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:INV.T4">OLOGIC[1]:INV.T4</th>
<th>1.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</th>
<th>1.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:RANK3_USED">OLOGIC[1]:RANK3_USED</th>
<th>1.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</th>
<th>1.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE</th>
<th>1.F26.B51</th>
<th>1.F26.B49</th>
<th>1.F26.B53</th>
<th>1.F26.B37</th>
<th>1.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:INV.CLK">ILOGIC[1]:INV.CLK</th>
<th>1.F29.B61</th>
<th>1.F29.B59</th>
<th>1.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</th>
<th>1.F33.B43</th>
<th>1.F33.B31</th>
<th>1.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</th>
<th>1.F33.B17</th>
<th>1.F33.B11</th>
<th>1.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE</th>
<th>1.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE</th>
<th>1.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE</th>
<th>1.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:SRTYPE">ILOGIC[1]:SRTYPE</th>
<th>1.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX</th>
<th>1.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:DRIVE">IOB[0]:DRIVE</th>
<th>0.F38.B10</th>
<th>0.F39.B9</th>
<th>0.F38.B8</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:DRIVE">IOB[1]:DRIVE</th>
<th>1.F39.B53</th>
<th>1.F38.B54</th>
<th>1.F39.B55</th>
<th>1.F38.B60</th>
<th>1.F39.B61</th>
<th>1.F38.B62</th>
<th>1.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL</th>
<th>0.F38.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:IBUFDISABLE_SEL">IOB[1]:IBUFDISABLE_SEL</th>
<th>1.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:INTERMDISABLE_SEL">IOB[1]:INTERMDISABLE_SEL</th>
<th>1.F39.B25</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F38.B44</th>
<th>0.F39.B43</th>
<th>0.F38.B46</th>
<th>0.F38.B42</th>
<th>0.F39.B41</th>
<th>0.F38.B40</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F39.B19</th>
<th>1.F38.B20</th>
<th>1.F39.B17</th>
<th>1.F39.B21</th>
<th>1.F38.B22</th>
<th>1.F39.B23</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:IN_TERM">IOB[0]:IN_TERM</th>
<th>0.F38.B6</th>
<th>0.F39.B5</th>
<th>0.F39.B7</th>
<th>0.F38.B4</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:IN_TERM">IOB[1]:IN_TERM</th>
<th>1.F39.B57</th>
<th>1.F38.B58</th>
<th>1.F39.B59</th>
<th>1.F38.B56</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F39.B25</th>
<th>0.F38.B26</th>
<th>0.F39.B27</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
<th>0.F39.B31</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
<th>0.F39.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:LVDS">IOB[1]:LVDS</th>
<th>1.F38.B38</th>
<th>1.F39.B37</th>
<th>1.F38.B36</th>
<th>1.F39.B35</th>
<th>1.F38.B34</th>
<th>1.F39.B33</th>
<th>1.F38.B32</th>
<th>1.F39.B15</th>
<th>1.F38.B14</th>
<th>1.F39.B13</th>
<th>1.F38.B12</th>
<th>1.F39.B11</th>
<th>1.F38.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:OMUX">IOB[0]:OMUX</th>
<th>0.F39.B61</th>
<th>0.F39.B59</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_O_INV</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F39.B63</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F38.B0</th>
<th>1.F39.B1</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F38.B50</th>
<th>1.F39.B51</th>
<th>1.F38.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F38.B28</th>
<th>1.F39.B29</th>
<th>1.F38.B30</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F39.B23</th>
<th>0.F38.B22</th>
<th>0.F39.B21</th>
<th>0.F38.B20</th>
<th>0.F39.B19</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
<th>0.F38.B16</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>1.F38.B40</th>
<th>1.F39.B41</th>
<th>1.F38.B42</th>
<th>1.F39.B43</th>
<th>1.F38.B44</th>
<th>1.F39.B45</th>
<th>1.F38.B46</th>
<th>1.F39.B47</th>
<th>1.F38.B48</th>
<th>1.F39.B49</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO</th>
<th>1.F31.B36</th>
<th>1.F31.B34</th>
<th>1.F30.B31</th>
<th>1.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH</th>
<th>1.F30.B37</th>
<th>1.F30.B51</th>
<th>1.F31.B52</th>
<th>1.F30.B59</th>
<th>1.F31.B56</th>
<th>1.F30.B57</th>
<th>1.F31.B60</th>
<th>1.F31.B62</th>
<th>1.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT</th>
<th>1.F31.B58</th>
<th>1.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX</th>
<th>1.F32.B46</th>
<th>1.F33.B49</th>
<th>1.F33.B27</th>
<th>1.F33.B29</th>
<th>1.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX</th>
<th>1.F33.B3</th>
<th>1.F32.B4</th>
<th>1.F32.B6</th>
<th>1.F33.B5</th>
<th>1.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH</th>
<th>1.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_s"><a class="header" href="#tile-io_hr_s">Tile IO_HR_S</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int-4"><a class="header" href="#switchbox-spec_int-4">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SPEC[0]</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HR_S-bit-MAIN[29][12]">MAIN[29][12]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HR_S-bit-MAIN[28][11]">MAIN[28][11]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HR_S-bit-MAIN[28][17]">MAIN[28][17]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HR_S-bit-MAIN[28][15]">MAIN[28][15]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[29][10]">MAIN[29][10]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[29][14]">MAIN[29][14]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[29][16]">MAIN[29][16]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[28][13]">MAIN[28][13]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HR_S-bit-MAIN[30][12]">MAIN[30][12]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HR_S-bit-MAIN[31][11]">MAIN[31][11]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HR_S-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HR_S-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[31][13]">MAIN[31][13]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[31][3]">MAIN[31][3]</a></td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HR_S-bit-MAIN[28][35]">MAIN[28][35]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HR_S-bit-MAIN[29][34]">MAIN[29][34]</a></td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HR_S-bit-MAIN[29][28]">MAIN[29][28]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HR_S-bit-MAIN[28][25]">MAIN[28][25]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HR_S-bit-MAIN[29][32]">MAIN[29][32]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HR_S-bit-MAIN[28][33]">MAIN[28][33]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[28][31]">MAIN[28][31]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[29][24]">MAIN[29][24]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[28][29]">MAIN[28][29]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[29][30]">MAIN[29][30]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[29][20]">MAIN[29][20]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[29][18]">MAIN[29][18]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[28][19]">MAIN[28][19]</a></td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HR_S-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HR_S-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HR_S-bit-MAIN[30][32]">MAIN[30][32]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HR_S-bit-MAIN[31][33]">MAIN[31][33]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[30][24]">MAIN[30][24]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[30][30]">MAIN[30][30]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[31][19]">MAIN[31][19]</a></td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[28][47]">MAIN[28][47]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[29][46]">MAIN[29][46]</a></td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[30][46]">MAIN[30][46]</a></td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[28][55]">MAIN[28][55]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[29][54]">MAIN[29][54]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[28][57]">MAIN[28][57]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[28][61]">MAIN[28][61]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[29][62]">MAIN[29][62]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[29][60]">MAIN[29][60]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[28][59]">MAIN[28][59]</a></td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HR_S-bit-MAIN[31][55]">MAIN[31][55]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HR_S-bit-MAIN[30][54]">MAIN[30][54]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HR_S-bit-MAIN[31][57]">MAIN[31][57]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HR_S-bit-MAIN[31][61]">MAIN[31][61]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HR_S-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HR_S-bit-MAIN[30][60]">MAIN[30][60]</a></td><td id="virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HR_S-bit-MAIN[31][59]">MAIN[31][59]</a></td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic-4"><a class="header" href="#bels-ilogic-4">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic-4"><a class="header" href="#bels-ologic-4">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay-4"><a class="header" href="#bels-idelay-4">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob-4"><a class="header" href="#bels-iob-4">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[3]</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>INTERMDISABLE</td><td>in</td><td>IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK[1]</td><td>IDELAY[0].C</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>IOB[0].INTERMDISABLE</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][59]" title="MAIN[28][59]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][59]" title="MAIN[31][59]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][57]" title="MAIN[28][57]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][57]" title="MAIN[31][57]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][55]" title="MAIN[28][55]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][55]" title="MAIN[31][55]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][54]" title="MAIN[29][54]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][54]" title="MAIN[30][54]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][33]" title="MAIN[31][33]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][32]" title="MAIN[30][32]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_S-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_S-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex7-IO_HR_S-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_S rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td title="R0.F30.B63">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">IOB[0]:DRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B62">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">IOB[0]:DRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B61">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">~IOB[0]:DRIVE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">IOB[0]:DRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B59">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td title="R0.F30.B59">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IN_TERM">IOB[0]:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B58">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IN_TERM">IOB[0]:IN_TERM[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B57">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IN_TERM">IOB[0]:IN_TERM[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IN_TERM">IOB[0]:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B55">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</a>
</td>
<td title="R0.F30.B55">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">~IOB[0]:DRIVE[4]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B54">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td title="R0.F28.B54">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B54">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">~IOB[0]:DRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B53">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B53">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B53">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DRIVE">IOB[0]:DRIVE[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B52">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B51">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B50">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B50">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B49">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B49">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F30.B49">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B49">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B49">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">~IOB[0]:SLEW[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B48">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td title="R0.F28.B48">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td title="R0.F32.B48">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B47">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B47">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B46">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B46">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B45">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B45">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B44">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B44">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B43">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B42">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B42">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B40">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B39">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B38">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B38">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[12]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B36">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B36">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B36">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[10]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B35">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B34">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B32">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B32">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B31">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B18">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B12">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B11">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B9">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td title="R0.F33.B9">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B8">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F33.B8">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B6">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F34.B6">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B5">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B4">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B3">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B2">
<a href="#tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_S-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</th>
<th>0.F28.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</th>
<th>0.F28.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</th>
<th>0.F38.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F38.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</th>
<th>0.F39.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</th>
<th>0.F39.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F34.B6</th>
<th>0.F35.B7</th>
<th>0.F35.B5</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F35.B49</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F34.B30</th>
<th>0.F34.B36</th>
<th>0.F34.B44</th>
<th>0.F34.B50</th>
<th>0.F34.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F34.B32</th>
<th>0.F34.B38</th>
<th>0.F34.B46</th>
<th>0.F34.B52</th>
<th>0.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE</th>
<th>0.F29.B17</th>
<th>0.F29.B25</th>
<th>0.F28.B40</th>
<th>0.F29.B47</th>
<th>0.F29.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE</th>
<th>0.F28.B18</th>
<th>0.F28.B26</th>
<th>0.F29.B41</th>
<th>0.F28.B48</th>
<th>0.F28.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F26.B45</th>
<th>0.F27.B46</th>
<th>0.F26.B47</th>
<th>0.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F26.B35</th>
<th>0.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F26.B51</th>
<th>0.F26.B49</th>
<th>0.F26.B53</th>
<th>0.F26.B37</th>
<th>0.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B61</th>
<th>0.F29.B59</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B43</th>
<th>0.F33.B31</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B17</th>
<th>0.F33.B11</th>
<th>0.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:DRIVE">IOB[0]:DRIVE</th>
<th>0.F39.B53</th>
<th>0.F38.B54</th>
<th>0.F39.B55</th>
<th>0.F38.B60</th>
<th>0.F39.B61</th>
<th>0.F38.B62</th>
<th>0.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL</th>
<th>0.F39.B25</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F38.B20</th>
<th>0.F39.B17</th>
<th>0.F39.B21</th>
<th>0.F38.B22</th>
<th>0.F39.B23</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:IN_TERM">IOB[0]:IN_TERM</th>
<th>0.F39.B57</th>
<th>0.F38.B58</th>
<th>0.F39.B59</th>
<th>0.F38.B56</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F38.B38</th>
<th>0.F39.B37</th>
<th>0.F38.B36</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
<th>0.F38.B32</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
<th>0.F38.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F38.B0</th>
<th>0.F39.B1</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F38.B40</th>
<th>0.F39.B41</th>
<th>0.F38.B42</th>
<th>0.F39.B43</th>
<th>0.F38.B44</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
<th>0.F39.B47</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F31.B36</th>
<th>0.F31.B34</th>
<th>0.F30.B31</th>
<th>0.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F30.B37</th>
<th>0.F30.B51</th>
<th>0.F31.B52</th>
<th>0.F30.B59</th>
<th>0.F31.B56</th>
<th>0.F30.B57</th>
<th>0.F31.B60</th>
<th>0.F31.B62</th>
<th>0.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F31.B58</th>
<th>0.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F32.B46</th>
<th>0.F33.B49</th>
<th>0.F33.B27</th>
<th>0.F33.B29</th>
<th>0.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F33.B3</th>
<th>0.F32.B4</th>
<th>0.F32.B6</th>
<th>0.F33.B5</th>
<th>0.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_S-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_n"><a class="header" href="#tile-io_hr_n">Tile IO_HR_N</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int-5"><a class="header" href="#switchbox-spec_int-5">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SPEC[0]</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10"><a href="#virtex7-IO_HR_N-bit-MAIN[28][51]">MAIN[28][51]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9"><a href="#virtex7-IO_HR_N-bit-MAIN[29][52]">MAIN[29][52]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8"><a href="#virtex7-IO_HR_N-bit-MAIN[29][46]">MAIN[29][46]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7"><a href="#virtex7-IO_HR_N-bit-MAIN[29][48]">MAIN[29][48]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[28][53]">MAIN[28][53]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[28][49]">MAIN[28][49]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[28][47]">MAIN[28][47]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[29][50]">MAIN[29][50]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[29][62]">MAIN[29][62]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[28][61]">MAIN[28][61]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[29][60]">MAIN[29][60]</a></td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10"><a href="#virtex7-IO_HR_N-bit-MAIN[31][51]">MAIN[31][51]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9"><a href="#virtex7-IO_HR_N-bit-MAIN[30][52]">MAIN[30][52]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8"><a href="#virtex7-IO_HR_N-bit-MAIN[30][46]">MAIN[30][46]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7"><a href="#virtex7-IO_HR_N-bit-MAIN[30][48]">MAIN[30][48]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[31][53]">MAIN[31][53]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[31][49]">MAIN[31][49]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[30][50]">MAIN[30][50]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[31][61]">MAIN[31][61]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[30][60]">MAIN[30][60]</a></td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_ICLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_ICLKDIVP</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1"><a href="#virtex7-IO_HR_N-bit-MAIN[29][28]">MAIN[29][28]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0"><a href="#virtex7-IO_HR_N-bit-MAIN[28][29]">MAIN[28][29]</a></td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>PHASER_ICLKDIV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10"><a href="#virtex7-IO_HR_N-bit-MAIN[28][35]">MAIN[28][35]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9"><a href="#virtex7-IO_HR_N-bit-MAIN[29][38]">MAIN[29][38]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8"><a href="#virtex7-IO_HR_N-bit-MAIN[28][31]">MAIN[28][31]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7"><a href="#virtex7-IO_HR_N-bit-MAIN[29][30]">MAIN[29][30]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[29][32]">MAIN[29][32]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[28][39]">MAIN[28][39]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[29][34]">MAIN[29][34]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[28][33]">MAIN[28][33]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[28][43]">MAIN[28][43]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[28][45]">MAIN[28][45]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[29][44]">MAIN[29][44]</a></td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10"><a href="#virtex7-IO_HR_N-bit-MAIN[31][35]">MAIN[31][35]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9"><a href="#virtex7-IO_HR_N-bit-MAIN[30][38]">MAIN[30][38]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8"><a href="#virtex7-IO_HR_N-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7"><a href="#virtex7-IO_HR_N-bit-MAIN[30][30]">MAIN[30][30]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[30][32]">MAIN[30][32]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[31][39]">MAIN[31][39]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[30][34]">MAIN[30][34]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[31][33]">MAIN[31][33]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[31][43]">MAIN[31][43]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[31][45]">MAIN[31][45]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[30][44]">MAIN[30][44]</a></td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>PHASER_OCLK</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>PHASER_OCLK90</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>IOCLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[29][16]">MAIN[29][16]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[28][17]">MAIN[28][17]</a></td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[31][17]">MAIN[31][17]</a></td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>PHASER_OCLKDIV</td></tr>

<tr><td>1</td><td>0</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[29][8]">MAIN[29][8]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[28][9]">MAIN[28][9]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[29][4]">MAIN[29][4]</a></td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N switchbox SPEC_INT muxes IMUX_IOI_OCLKDIVF[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6"><a href="#virtex7-IO_HR_N-bit-MAIN[30][8]">MAIN[30][8]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5"><a href="#virtex7-IO_HR_N-bit-MAIN[31][9]">MAIN[31][9]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4"><a href="#virtex7-IO_HR_N-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3"><a href="#virtex7-IO_HR_N-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2"><a href="#virtex7-IO_HR_N-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1"><a href="#virtex7-IO_HR_N-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0"><a href="#virtex7-IO_HR_N-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>LCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>LCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic-5"><a class="header" href="#bels-ilogic-5">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CLKDIVP</td><td>in</td><td>IMUX_IOI_ICLKDIVP</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>CE2</td><td>in</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>IMUX_IMUX[37]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>in</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEL[0]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEL[9]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_BEL[10]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_BEL[3]</td></tr>

<tr><td>Q7</td><td>out</td><td>OUT_BEL[7]</td></tr>

<tr><td>Q8</td><td>out</td><td>OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic-5"><a class="header" href="#bels-ologic-5">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKDIVF</td><td>in</td><td>IMUX_IOI_OCLKDIVF[0]</td></tr>

<tr><td>CLKDIVFB</td><td>in</td><td>IMUX_IOI_OCLKDIVF[1]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_IMUX[29]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[40]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[42]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[43]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[45]</td></tr>

<tr><td>D7</td><td>in</td><td>IMUX_IMUX[46]</td></tr>

<tr><td>D8</td><td>in</td><td>IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>T2</td><td>in</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>T3</td><td>in</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>T4</td><td>in</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>TFB</td><td>out</td><td>OUT_BEL[2]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-idelay-5"><a class="header" href="#bels-idelay-5">Bels IDELAY</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel IDELAY pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAY[0]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>IMUX_BYP_SITE[6]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>IMUX_IMUX[25]</td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[26]</td></tr>

<tr><td>REGRST</td><td>in</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>LD</td><td>in</td><td>IMUX_IMUX[30]</td></tr>

<tr><td>LDPIPEEN</td><td>in</td><td>IMUX_IMUX[33]</td></tr>

<tr><td>IFDLY[0]</td><td>in</td><td>IMUX_FAN_SITE[4]</td></tr>

<tr><td>IFDLY[1]</td><td>in</td><td>IMUX_FAN_SITE[5]</td></tr>

<tr><td>IFDLY[2]</td><td>in</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>IMUX_IMUX[41]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>IMUX_IMUX[35]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>IMUX_IMUX[39]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>OUT_BEL[20]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>OUT_BEL[1]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>OUT_BEL[19]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>OUT_BEL[15]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob-5"><a class="header" href="#bels-iob-5">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[2]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[1]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>IMUX_FAN_SITE[3]</td></tr>

<tr><td>IBUFDISABLE</td><td>in</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>INTERMDISABLE</td><td>in</td><td>IMUX_IMUX[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK[1]</td><td>IDELAY[0].C</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>IDELAY[0].CINVCTRL</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>IDELAY[0].IFDLY[2]</td></tr>

<tr><td>IMUX_FAN_SITE[1]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[2]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[3]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>IMUX_FAN_SITE[4]</td><td>IDELAY[0].IFDLY[0]</td></tr>

<tr><td>IMUX_FAN_SITE[5]</td><td>IDELAY[0].IFDLY[1]</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>IOB[0].INTERMDISABLE</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>IOB[0].IBUFDISABLE</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>ILOGIC[0].DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>IDELAY[0].REGRST</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>IDELAY[0].DATAIN</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>IDELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>IDELAY[0].LD</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>IDELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>IDELAY[0].LDPIPEEN</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>IDELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>IDELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>IDELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>IDELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>IDELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>OLOGIC[0].D7</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>OLOGIC[0].D8</td></tr>

<tr><td>OUT_BEL[0]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[1]</td><td>IDELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>OUT_BEL[2]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>OUT_BEL[3]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_BEL[5]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>OUT_BEL[7]</td><td>ILOGIC[0].Q7</td></tr>

<tr><td>OUT_BEL[8]</td><td>ILOGIC[0].Q8</td></tr>

<tr><td>OUT_BEL[9]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEL[10]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_BEL[11]</td><td>IDELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>OUT_BEL[14]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_BEL[15]</td><td>IDELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEL[19]</td><td>IDELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>OUT_BEL[20]</td><td>IDELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_ICLKDIVP</td><td>ILOGIC[0].CLKDIVP</td></tr>

<tr><td>IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[0]</td><td>OLOGIC[0].CLKDIVF</td></tr>

<tr><td>IMUX_IOI_OCLKDIVF[1]</td><td>OLOGIC[0].CLKDIVFB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-2">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-2">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-1">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-1">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-0">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-0">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][53]" title="MAIN[28][53]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-6">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][53]" title="MAIN[31][53]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-6">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][52]" title="MAIN[29][52]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-9">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][52]" title="MAIN[30][52]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-9">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][51]" title="MAIN[28][51]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-10">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][51]" title="MAIN[31][51]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-10">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][50]" title="MAIN[29][50]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-3">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][50]" title="MAIN[30][50]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-3">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][49]" title="MAIN[28][49]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-5">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][49]" title="MAIN[31][49]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-5">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][48]" title="MAIN[29][48]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-7">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][48]" title="MAIN[30][48]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-7">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-4">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-4">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[0]-8">SPEC_INT: mux IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLK[1]-8">SPEC_INT: mux IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][45]" title="MAIN[28][45]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-1">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][45]" title="MAIN[31][45]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-1">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][44]" title="MAIN[29][44]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-0">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][44]" title="MAIN[30][44]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-0">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][43]" title="MAIN[28][43]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-2">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][43]" title="MAIN[31][43]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-2">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][39]" title="MAIN[28][39]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-5">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][39]" title="MAIN[31][39]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-5">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][38]" title="MAIN[29][38]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-9">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][38]" title="MAIN[30][38]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-9">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-10">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][35]" title="MAIN[31][35]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-10">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-4">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][34]" title="MAIN[30][34]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-4">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-3">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][33]" title="MAIN[31][33]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-3">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-6">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][32]" title="MAIN[30][32]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-6">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-8">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-8">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[0]-7">SPEC_INT: mux IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLK[1]-7">SPEC_INT: mux IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-0">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_ICLKDIVP-1">SPEC_INT: mux IMUX_IOI_ICLKDIVP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-5">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 6</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-6">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 4</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-4">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 0</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-0">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-1">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 3</a>
</td>
<td id="virtex7-IO_HR_N-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-3">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[0]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-IO_HR_N-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex7-IO_HR_N-SPEC_INT-mux-IMUX_IOI_OCLKDIVF[1]-2">SPEC_INT: mux IMUX_IOI_OCLKDIVF[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_N rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[4]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:RANK3_USED">~OLOGIC[0]:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:INV.C">IDELAY[0]:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[3]</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[10]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[11]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS[12]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[9]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[7]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:SLEW">~IOB[0]:SLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">IOB[0]:DRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B9">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">~IOB[0]:DRIVE[5]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">~IOB[0]:DRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">~IDELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IN_TERM">IOB[0]:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IN_TERM">IOB[0]:IN_TERM[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IN_TERM">IOB[0]:IN_TERM[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:IN_TERM">IOB[0]:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">IOB[0]:DRIVE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">~IOB[0]:DRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">IOB[0]:DRIVE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_N-IOB[0]:DRIVE">IOB[0]:DRIVE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:CINVCTRL_SEL">IDELAY[0]:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:ENABLE">IDELAY[0]:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:HIGH_PERFORMANCE_MODE">IDELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:INV.C">IDELAY[0]:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:INV.DATAIN">IDELAY[0]:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:INV.IDATAIN">IDELAY[0]:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:PIPE_SEL">IDELAY[0]:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLKDIVP_INV_EN">ILOGIC[0]:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:D_EMU1">ILOGIC[0]:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:D_EMU2">ILOGIC[0]:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_ZHOLD">ILOGIC[0]:IFF_ZHOLD</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLKDIVP">ILOGIC[0]:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.ZHOLD_FABRIC">ILOGIC[0]:INV.ZHOLD_FABRIC</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.ZHOLD_IFF">ILOGIC[0]:INV.ZHOLD_IFF</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:I_ZHOLD">ILOGIC[0]:I_ZHOLD</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:ZHOLD_ENABLE">ILOGIC[0]:ZHOLD_ENABLE</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:DQS_BIAS">IOB[0]:DQS_BIAS</th>
<th>0.F39.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:INPUT_MISC">IOB[0]:INPUT_MISC</th>
<th>0.F39.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:LOW_VOLTAGE">IOB[0]:LOW_VOLTAGE</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC_B">IOB[0]:OUTPUT_MISC_B</th>
<th>0.F38.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLKDIVF">OLOGIC[0]:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D7">OLOGIC[0]:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.D8">OLOGIC[0]:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TBYTE_CTL">OLOGIC[0]:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TBYTE_SRC">OLOGIC[0]:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:DELAY_SRC">IDELAY[0]:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_TYPE">IDELAY[0]:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_CUR">IDELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IDELAY[0]:IDELAY_VALUE_INIT">IDELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IDELAY_VALUE">ILOGIC[0]:IDELAY_VALUE</th>
<th>0.F28.B46</th>
<th>0.F28.B38</th>
<th>0.F29.B23</th>
<th>0.F28.B16</th>
<th>0.F28.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFFDELAY_VALUE">ILOGIC[0]:IFFDELAY_VALUE</th>
<th>0.F29.B45</th>
<th>0.F29.B37</th>
<th>0.F28.B22</th>
<th>0.F29.B15</th>
<th>0.F29.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:RANK3_USED">OLOGIC[0]:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:SRTYPE">ILOGIC[0]:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:DRIVE">IOB[0]:DRIVE</th>
<th>0.F38.B10</th>
<th>0.F39.B9</th>
<th>0.F38.B8</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:IBUFDISABLE_SEL">IOB[0]:IBUFDISABLE_SEL</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:INTERMDISABLE_SEL">IOB[0]:INTERMDISABLE_SEL</th>
<th>0.F38.B38</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F39.B43</th>
<th>0.F38.B46</th>
<th>0.F39.B41</th>
<th>0.F38.B42</th>
<th>0.F38.B40</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:IN_TERM">IOB[0]:IN_TERM</th>
<th>0.F38.B6</th>
<th>0.F39.B5</th>
<th>0.F39.B7</th>
<th>0.F38.B4</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F39.B25</th>
<th>0.F38.B26</th>
<th>0.F39.B27</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
<th>0.F39.B31</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
<th>0.F39.B53</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F39.B63</th>
<th>0.F38.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F39.B23</th>
<th>0.F38.B22</th>
<th>0.F39.B21</th>
<th>0.F38.B20</th>
<th>0.F39.B19</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
<th>0.F38.B16</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_N-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_hp"><a class="header" href="#tile-hclk_io_hp">Tile HCLK_IO_HP</a></h2>
<p>Cells: 8</p>
<h3 id="switchbox-hclk_io_int"><a class="header" href="#switchbox-hclk_io_int">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]"><td>CELL[4].HCLK_IO[0]</td><td>CELL[4].HCLK_ROW[0]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][15]">MAIN[28][15]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]"><td>CELL[4].HCLK_IO[1]</td><td>CELL[4].HCLK_ROW[1]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][14]">MAIN[29][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]"><td>CELL[4].HCLK_IO[2]</td><td>CELL[4].HCLK_ROW[2]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][16]">MAIN[29][16]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]"><td>CELL[4].HCLK_IO[3]</td><td>CELL[4].HCLK_ROW[3]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][18]">MAIN[29][18]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]"><td>CELL[4].HCLK_IO[4]</td><td>CELL[4].HCLK_ROW[4]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][23]">MAIN[29][23]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]"><td>CELL[4].HCLK_IO[5]</td><td>CELL[4].HCLK_ROW[5]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][27]">MAIN[29][27]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]"><td>CELL[4].HCLK_IO[6]</td><td>CELL[4].HCLK_ROW[6]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][30]">MAIN[29][30]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]"><td>CELL[4].HCLK_IO[7]</td><td>CELL[4].HCLK_ROW[7]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][31]">MAIN[29][31]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]"><td>CELL[4].HCLK_IO[8]</td><td>CELL[4].HCLK_ROW[8]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]"><td>CELL[4].HCLK_IO[9]</td><td>CELL[4].HCLK_ROW[9]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][15]">MAIN[29][15]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]"><td>CELL[4].HCLK_IO[10]</td><td>CELL[4].HCLK_ROW[10]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][17]">MAIN[29][17]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]"><td>CELL[4].HCLK_IO[11]</td><td>CELL[4].HCLK_ROW[11]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][19]">MAIN[29][19]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]"><td>CELL[4].RCLK_IO[0]</td><td>CELL[4].RCLK_ROW[0]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][29]">MAIN[32][29]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]"><td>CELL[4].RCLK_IO[1]</td><td>CELL[4].RCLK_ROW[1]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][31]">MAIN[30][31]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]"><td>CELL[4].RCLK_IO[2]</td><td>CELL[4].RCLK_ROW[2]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][19]">MAIN[31][19]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]"><td>CELL[4].RCLK_IO[3]</td><td>CELL[4].RCLK_ROW[3]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][17]">MAIN[28][17]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[0]-CELL[4].PERF[0]"><td>CELL[4].PERF_IO[0]</td><td>CELL[4].PERF[0]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][28]">MAIN[36][28]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[1]-CELL[4].PERF[1]"><td>CELL[4].PERF_IO[1]</td><td>CELL[4].PERF[1]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][20]">MAIN[36][20]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[2]-CELL[4].PERF[2]"><td>CELL[4].PERF_IO[2]</td><td>CELL[4].PERF[2]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[3]-CELL[4].PERF[3]"><td>CELL[4].PERF_IO[3]</td><td>CELL[4].PERF[3]</td><td><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][25]">MAIN[29][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][18]">MAIN[28][18]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][24]">MAIN[29][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][27]">MAIN[27][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][23]">MAIN[27][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][19]">MAIN[27][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][29]">MAIN[29][29]</a></td><td>CELL[3].LCLK_IO[0]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][17]">MAIN[26][17]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][18]">MAIN[26][18]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][19]">MAIN[26][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][26]">MAIN[29][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][25]">MAIN[27][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][21]">MAIN[27][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][28]">MAIN[29][28]</a></td><td>CELL[4].LCLK_IO[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][19]">MAIN[28][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][25]">MAIN[32][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][28]">MAIN[27][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][24]">MAIN[27][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][20]">MAIN[27][20]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][17]">MAIN[27][17]</a></td><td>CELL[3].LCLK_IO[1]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][28]">MAIN[31][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][29]">MAIN[27][29]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][26]">MAIN[27][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][22]">MAIN[27][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][18]">MAIN[27][18]</a></td><td>CELL[4].LCLK_IO[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[2]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][26]">MAIN[31][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][24]">MAIN[31][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][24]">MAIN[30][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][26]">MAIN[30][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][30]">MAIN[30][30]</a></td><td>CELL[3].LCLK_IO[2]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][22]">MAIN[30][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][27]">MAIN[30][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][29]">MAIN[30][29]</a></td><td>CELL[4].LCLK_IO[2]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[3]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][15]">MAIN[27][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][16]">MAIN[26][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][21]">MAIN[29][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][24]">MAIN[28][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][28]">MAIN[28][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][31]">MAIN[27][31]</a></td><td>CELL[3].LCLK_IO[3]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][16]">MAIN[27][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][14]">MAIN[27][14]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][15]">MAIN[26][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][22]">MAIN[29][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[29][20]">MAIN[29][20]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][26]">MAIN[28][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][30]">MAIN[28][30]</a></td><td>CELL[4].LCLK_IO[3]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[4]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][20]">MAIN[28][20]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][30]">MAIN[31][30]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][27]">MAIN[31][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][22]">MAIN[28][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][25]">MAIN[28][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][29]">MAIN[28][29]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[27][30]">MAIN[27][30]</a></td><td>CELL[3].LCLK_IO[4]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][21]">MAIN[28][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][23]">MAIN[28][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][27]">MAIN[28][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[28][31]">MAIN[28][31]</a></td><td>CELL[4].LCLK_IO[4]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes LCLK_IO[5]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][22]">MAIN[31][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][23]">MAIN[31][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][14]">MAIN[31][14]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][16]">MAIN[31][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][18]">MAIN[31][18]</a></td><td>CELL[3].LCLK_IO[5]</td></tr>

<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][19]">MAIN[30][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][17]">MAIN[31][17]</a></td><td>CELL[4].LCLK_IO[5]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][31]">MAIN[26][31]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][30]">MAIN[26][30]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][29]">MAIN[26][29]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][28]">MAIN[26][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][27]">MAIN[26][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][26]">MAIN[26][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][25]">MAIN[26][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][24]">MAIN[26][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][23]">MAIN[26][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][22]">MAIN[26][22]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][21]">MAIN[26][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[26][20]">MAIN[26][20]</a></td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFIO[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][29]">MAIN[36][29]</a></td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFIO[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][21]">MAIN[37][21]</a></td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFIO[2]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][17]">MAIN[36][17]</a></td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFIO[3]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][17]">MAIN[37][17]</a></td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][25]">MAIN[35][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][31]">MAIN[34][31]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][24]">MAIN[35][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][23]">MAIN[35][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][27]">MAIN[35][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][26]">MAIN[35][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][28]">MAIN[35][28]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][29]">MAIN[35][29]</a></td><td>CELL[4].IMUX_BUFR[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][24]">MAIN[34][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][23]">MAIN[34][23]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][27]">MAIN[36][27]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][26]">MAIN[36][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][26]">MAIN[34][26]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][25]">MAIN[34][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][30]">MAIN[34][30]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][29]">MAIN[34][29]</a></td><td>CELL[4].IMUX_BUFR[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFR[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-7"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][16]">MAIN[34][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][15]">MAIN[34][15]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][25]">MAIN[36][25]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][24]">MAIN[36][24]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][18]">MAIN[34][18]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][17]">MAIN[34][17]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][19]">MAIN[34][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[34][20]">MAIN[34][20]</a></td><td>CELL[4].IMUX_BUFR[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP switchbox HCLK_IO_INT muxes IMUX_BUFR[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-7"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][19]">MAIN[35][19]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-6"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[31][20]">MAIN[31][20]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-5"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][21]">MAIN[35][21]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-4"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][16]">MAIN[32][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-3"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][17]">MAIN[35][17]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-2"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][18]">MAIN[35][18]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-1"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][16]">MAIN[35][16]</a></td><td id="virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-0"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[35][15]">MAIN[35][15]</a></td><td>CELL[4].IMUX_BUFR[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr"><a class="header" href="#bels-bufr">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th><th>BUFR[2]</th><th>BUFR[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFR[0]</td><td>CELL[4].IMUX_BUFR[1]</td><td>CELL[4].IMUX_BUFR[2]</td><td>CELL[4].IMUX_BUFR[3]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[5].IMUX_BYP_SITE[3]</td><td>CELL[5].IMUX_BYP_SITE[4]</td><td>CELL[1].IMUX_BYP_SITE[4]</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[6].IMUX_BYP_SITE[3]</td><td>CELL[6].IMUX_BYP_SITE[4]</td><td>CELL[2].IMUX_BYP_SITE[4]</td><td>CELL[2].IMUX_BYP_SITE[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].RCLK_ROW[0]</td><td>CELL[4].RCLK_ROW[1]</td><td>CELL[4].RCLK_ROW[2]</td><td>CELL[4].RCLK_ROW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th><th>BUFR[2]</th><th>BUFR[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex7-HCLK_IO_HP-BUFR[0]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[1]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[2]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][20]">MAIN[32][20]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[3]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[32][19]">MAIN[32][19]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][28]">MAIN[33][28]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][29]">MAIN[33][29]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][30]">MAIN[33][30]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][27]">MAIN[33][27]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][24]">MAIN[33][24]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][25]">MAIN[33][25]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][26]">MAIN[33][26]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][23]">MAIN[33][23]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE"><th>BUFR[2].DIVIDE</th><td id="virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][19]">MAIN[33][19]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][20]">MAIN[33][20]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][21]">MAIN[33][21]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][18]">MAIN[33][18]</a></td></tr>

<tr id="virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE"><th>BUFR[3].DIVIDE</th><td id="virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][16]">MAIN[33][16]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][17]">MAIN[33][17]</a></td><td id="virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[33][14]">MAIN[33][14]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio"><a class="header" href="#bels-bufio">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFIO[0]</td><td>CELL[4].IMUX_BUFIO[1]</td><td>CELL[4].IMUX_BUFIO[2]</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].IOCLK[0]</td><td>CELL[4].IOCLK[1]</td><td>CELL[4].IOCLK[2]</td><td>CELL[4].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex7-HCLK_IO_HP-BUFIO[0]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][31]">MAIN[37][31]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[1]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][22]">MAIN[37][22]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[2]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][18]">MAIN[36][18]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[3]-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][18]">MAIN[37][18]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex7-HCLK_IO_HP-BUFIO[0]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][31]">MAIN[36][31]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[1]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][21]">MAIN[36][21]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[2]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[36][16]">MAIN[36][16]</a></td><td id="virtex7-HCLK_IO_HP-BUFIO[3]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][16]">MAIN[37][16]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl"><a class="header" href="#bels-idelayctrl">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[4].IMUX_IMUX[24]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[3].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[4].OUT_BEL[13]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[4].OUT_BEL[16]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[3].OUT_BEL[13]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[3].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-DLL_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][29]">MAIN[37][29]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][28]">MAIN[37][28]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][23]">MAIN[37][23]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][25]">MAIN[37][25]</a></td></tr>

<tr><td>HIGH_PERFORMANCE_MODE</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-HIGH_PERFORMANCE_MODE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][26]">MAIN[37][26]</a></td></tr>

<tr><td>BIAS_MODE bit 0</td><td id="virtex7-HCLK_IO_HP-IDELAYCTRL-BIAS_MODE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[37][24]">MAIN[37][24]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci"><a class="header" href="#bels-dci">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[3].IMUX_FAN_SITE[7]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[6].IMUX_FAN_SITE[7]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[4].IMUX_FAN_SITE[7]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[5].IMUX_FAN_SITE[7]</td></tr>

<tr><td>INT_DCI_EN</td><td>in</td><td>CELL[3].IMUX_FAN_SITE[6]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[4].OUT_BEL[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex7-HCLK_IO_HP-DCI-ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][31]">MAIN[39][31]</a></td></tr>

<tr><td>QUIET</td><td id="virtex7-HCLK_IO_HP-DCI-QUIET"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[38][14]">MAIN[38][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-TEST_ENABLE[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[38][15]">MAIN[38][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-TEST_ENABLE[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[38][31]">MAIN[38][31]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex7-HCLK_IO_HP-DCI-CASCADE_FROM_ABOVE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[38][21]">MAIN[38][21]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex7-HCLK_IO_HP-DCI-CASCADE_FROM_BELOW"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[38][22]">MAIN[38][22]</a></td></tr>

<tr><td>DYNAMIC_ENABLE</td><td id="virtex7-HCLK_IO_HP-DCI-DYNAMIC_ENABLE"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][31]">MAIN[41][31]</a></td></tr>

<tr><td>NREF_OUTPUT bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][30]">MAIN[39][30]</a></td></tr>

<tr><td>NREF_OUTPUT bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][29]">MAIN[39][29]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][28]">MAIN[39][28]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][27]">MAIN[39][27]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 2</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][26]">MAIN[39][26]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][25]">MAIN[39][25]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][24]">MAIN[39][24]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 2</td><td id="virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[39][23]">MAIN[39][23]</a></td></tr>

<tr><td>PREF_OUTPUT bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][18]">MAIN[40][18]</a></td></tr>

<tr><td>PREF_OUTPUT bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][17]">MAIN[40][17]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 0</td><td id="virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][16]">MAIN[40][16]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 1</td><td id="virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 2</td><td id="virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank"><a class="header" href="#bels-bank">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V7_LVDSBIAS bit 0</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 1</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 2</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][16]">MAIN[41][16]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 3</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][17]">MAIN[41][17]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 4</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[4]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][18]">MAIN[41][18]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 5</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[5]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][19]">MAIN[41][19]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 6</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[6]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][20]">MAIN[41][20]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 7</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[7]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][21]">MAIN[41][21]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 8</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[8]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][22]">MAIN[41][22]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 9</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[9]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][23]">MAIN[41][23]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 10</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[10]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][24]">MAIN[41][24]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 11</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[11]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][25]">MAIN[41][25]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 12</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[12]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][26]">MAIN[41][26]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 13</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[13]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][27]">MAIN[41][27]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 14</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[14]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][28]">MAIN[41][28]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 15</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[15]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][29]">MAIN[41][29]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 16</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[16]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[41][30]">MAIN[41][30]</a></td></tr>

<tr><td>V7_LVDSBIAS bit 17</td><td id="virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[17]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][31]">MAIN[40][31]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[6]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][23]">MAIN[40][23]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[5]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][24]">MAIN[40][24]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[4]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][25]">MAIN[40][25]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[3]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][26]">MAIN[40][26]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[2]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][28]">MAIN[40][28]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[1]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][27]">MAIN[40][27]</a></td><td id="virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[0]"><a href="#virtex7-HCLK_IO_HP-bit-MAIN[40][19]">MAIN[40][19]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_675</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>BUFR[3].CE</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[4]</td><td>BUFR[2].CE</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[3]</td><td>BUFR[3].CLR</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[4]</td><td>BUFR[2].CLR</td></tr>

<tr><td>CELL[3].IMUX_FAN_SITE[6]</td><td>DCI.INT_DCI_EN</td></tr>

<tr><td>CELL[3].IMUX_FAN_SITE[7]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[3].OUT_BEL[13]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[3].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[3].OUT_BEL[22]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[4].IMUX_FAN_SITE[7]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[4].IMUX_IMUX[24]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[4].OUT_BEL[13]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[4].OUT_BEL[16]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[4].OUT_BEL[22]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[4].RCLK_ROW[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[1]</td><td>BUFR[1].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[2]</td><td>BUFR[2].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[3]</td><td>BUFR[3].O</td></tr>

<tr><td>CELL[4].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[4].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[4].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[4].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

<tr><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[0]</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[1]</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[2]</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[3]</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[2]</td><td>BUFR[2].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[3]</td><td>BUFR[3].I</td></tr>

<tr><td>CELL[5].IMUX_BYP_SITE[3]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[5].IMUX_BYP_SITE[4]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[5].IMUX_FAN_SITE[7]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[6].IMUX_BYP_SITE[3]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[6].IMUX_BYP_SITE[4]</td><td>BUFR[1].CLR</td></tr>

<tr><td>CELL[6].IMUX_FAN_SITE[7]</td><td>DCI.TSTRST</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HP rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][31]" title="MAIN[26][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 11</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][31]" title="MAIN[27][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[7] ← CELL[4].HCLK_ROW[7]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][31]" title="MAIN[30][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[1] ← CELL[4].RCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][31]" title="MAIN[34][31]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][31]" title="MAIN[36][31]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[0]-DELAY_ENABLE">BUFIO[0]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][31]" title="MAIN[37][31]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[38][31]" title="MAIN[38][31]">
<a href="#virtex7-HCLK_IO_HP-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][31]" title="MAIN[39][31]">
<a href="#virtex7-HCLK_IO_HP-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][31]" title="MAIN[40][31]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[17]">BANK:  V7_LVDSBIAS bit 17</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][31]" title="MAIN[41][31]">
<a href="#virtex7-HCLK_IO_HP-DCI-DYNAMIC_ENABLE">DCI:  DYNAMIC_ENABLE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][30]" title="MAIN[26][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 10</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][30]" title="MAIN[27][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[6] ← CELL[4].HCLK_ROW[6]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][30]" title="MAIN[31][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex7-HCLK_IO_HP-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][30]" title="MAIN[34][30]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][30]" title="MAIN[39][30]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT[0]">DCI:  NREF_OUTPUT bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][30]" title="MAIN[41][30]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[16]">BANK:  V7_LVDSBIAS bit 16</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][29]" title="MAIN[26][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][29]" title="MAIN[27][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][29]" title="MAIN[30][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[0] ← CELL[4].RCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][29]" title="MAIN[34][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][29]" title="MAIN[35][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][29]" title="MAIN[36][29]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][29]" title="MAIN[37][29]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][29]" title="MAIN[39][29]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT[1]">DCI:  NREF_OUTPUT bit 1</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][29]" title="MAIN[41][29]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[15]">BANK:  V7_LVDSBIAS bit 15</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][28]" title="MAIN[26][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][28]" title="MAIN[27][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][28]" title="MAIN[35][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][28]" title="MAIN[36][28]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[0]-CELL[4].PERF[0]">HCLK_IO_INT: buffer CELL[4].PERF_IO[0] ← CELL[4].PERF[0]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][28]" title="MAIN[37][28]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][28]" title="MAIN[39][28]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[0]">DCI:  NREF_OUTPUT_HALF bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][28]" title="MAIN[40][28]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][28]" title="MAIN[41][28]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[14]">BANK:  V7_LVDSBIAS bit 14</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][27]" title="MAIN[26][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][27]" title="MAIN[27][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][27]" title="MAIN[29][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[5] ← CELL[4].HCLK_ROW[5]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][27]" title="MAIN[30][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][27]" title="MAIN[31][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex7-HCLK_IO_HP-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][27]" title="MAIN[35][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][27]" title="MAIN[36][27]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][27]" title="MAIN[39][27]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[1]">DCI:  NREF_OUTPUT_HALF bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][27]" title="MAIN[40][27]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][27]" title="MAIN[41][27]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[13]">BANK:  V7_LVDSBIAS bit 13</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][26]" title="MAIN[26][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][26]" title="MAIN[27][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][26]" title="MAIN[30][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex7-HCLK_IO_HP-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][26]" title="MAIN[33][26]">
<a href="#virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][26]" title="MAIN[34][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][26]" title="MAIN[35][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][26]" title="MAIN[36][26]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][26]" title="MAIN[37][26]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-HIGH_PERFORMANCE_MODE">IDELAYCTRL:  HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][26]" title="MAIN[39][26]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_OUTPUT_HALF[2]">DCI:  NREF_OUTPUT_HALF bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][26]" title="MAIN[40][26]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][26]" title="MAIN[41][26]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[12]">BANK:  V7_LVDSBIAS bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][25]" title="MAIN[26][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][25]" title="MAIN[27][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][25]" title="MAIN[29][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][25]" title="MAIN[32][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][25]" title="MAIN[33][25]">
<a href="#virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][25]" title="MAIN[34][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][25]" title="MAIN[35][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][25]" title="MAIN[36][25]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][25]" title="MAIN[37][25]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][25]" title="MAIN[39][25]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[0]">DCI:  NREF_TERM_SPLIT bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][25]" title="MAIN[40][25]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][25]" title="MAIN[41][25]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[11]">BANK:  V7_LVDSBIAS bit 11</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][24]" title="MAIN[26][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][24]" title="MAIN[27][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][24]" title="MAIN[33][24]">
<a href="#virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][24]" title="MAIN[34][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][24]" title="MAIN[35][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][24]" title="MAIN[36][24]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][24]" title="MAIN[37][24]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-BIAS_MODE[0]">IDELAYCTRL:  BIAS_MODE bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][24]" title="MAIN[39][24]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[1]">DCI:  NREF_TERM_SPLIT bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][24]" title="MAIN[40][24]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[5]">BANK:  INTERNAL_VREF bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][24]" title="MAIN[41][24]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[10]">BANK:  V7_LVDSBIAS bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][23]" title="MAIN[26][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][23]" title="MAIN[27][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][23]" title="MAIN[29][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[4] ← CELL[4].HCLK_ROW[4]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][23]" title="MAIN[33][23]">
<a href="#virtex7-HCLK_IO_HP-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][23]" title="MAIN[34][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][23]" title="MAIN[35][23]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][23]" title="MAIN[37][23]">
<a href="#virtex7-HCLK_IO_HP-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[39][23]" title="MAIN[39][23]">
<a href="#virtex7-HCLK_IO_HP-DCI-NREF_TERM_SPLIT[2]">DCI:  NREF_TERM_SPLIT bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][23]" title="MAIN[40][23]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[6]">BANK:  INTERNAL_VREF bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][23]" title="MAIN[41][23]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[9]">BANK:  V7_LVDSBIAS bit 9</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][22]" title="MAIN[26][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][22]" title="MAIN[27][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][22]" title="MAIN[31][22]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][22]" title="MAIN[37][22]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[38][22]" title="MAIN[38][22]">
<a href="#virtex7-HCLK_IO_HP-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][22]" title="MAIN[41][22]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[8]">BANK:  V7_LVDSBIAS bit 8</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][21]" title="MAIN[26][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][21]" title="MAIN[27][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[1]">BUFR[2]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][21]" title="MAIN[35][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][21]" title="MAIN[36][21]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[1]-DELAY_ENABLE">BUFIO[1]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][21]" title="MAIN[37][21]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[38][21]" title="MAIN[38][21]">
<a href="#virtex7-HCLK_IO_HP-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][21]" title="MAIN[41][21]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[7]">BANK:  V7_LVDSBIAS bit 7</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][20]" title="MAIN[26][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][20]" title="MAIN[27][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex7-HCLK_IO_HP-BUFR[2]-ENABLE">BUFR[2]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[2]">BUFR[2]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][20]" title="MAIN[34][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][20]" title="MAIN[36][20]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[1]-CELL[4].PERF[1]">HCLK_IO_INT: buffer CELL[4].PERF_IO[1] ← CELL[4].PERF[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][20]" title="MAIN[41][20]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[6]">BANK:  V7_LVDSBIAS bit 6</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][19]" title="MAIN[26][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][19]" title="MAIN[27][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[11] ← CELL[4].HCLK_ROW[11]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[2] ← CELL[4].RCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex7-HCLK_IO_HP-BUFR[3]-ENABLE">BUFR[3]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][19]" title="MAIN[33][19]">
<a href="#virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[3]">BUFR[2]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][19]" title="MAIN[34][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][19]" title="MAIN[35][19]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][19]" title="MAIN[40][19]">
<a href="#virtex7-HCLK_IO_HP-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][19]" title="MAIN[41][19]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[5]">BANK:  V7_LVDSBIAS bit 5</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][18]" title="MAIN[26][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][18]" title="MAIN[27][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][18]" title="MAIN[28][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[3] ← CELL[4].HCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex7-HCLK_IO_HP-BUFR[2]-DIVIDE[0]">BUFR[2]:  DIVIDE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][18]" title="MAIN[34][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][18]" title="MAIN[35][18]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][18]" title="MAIN[36][18]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][18]" title="MAIN[37][18]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][18]" title="MAIN[40][18]">
<a href="#virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT[0]">DCI:  PREF_OUTPUT bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][18]" title="MAIN[41][18]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[4]">BANK:  V7_LVDSBIAS bit 4</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][17]" title="MAIN[26][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][17]" title="MAIN[27][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[3] ← CELL[4].RCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[10] ← CELL[4].HCLK_ROW[10]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][17]" title="MAIN[33][17]">
<a href="#virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[1]">BUFR[3]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][17]" title="MAIN[34][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][17]" title="MAIN[35][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][17]" title="MAIN[36][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][17]" title="MAIN[37][17]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][17]" title="MAIN[40][17]">
<a href="#virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT[1]">DCI:  PREF_OUTPUT bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][17]" title="MAIN[41][17]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[3]">BANK:  V7_LVDSBIAS bit 3</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][16]" title="MAIN[26][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][16]" title="MAIN[27][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[2] ← CELL[4].HCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][16]" title="MAIN[33][16]">
<a href="#virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[2]">BUFR[3]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][16]" title="MAIN[34][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][16]" title="MAIN[35][16]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][16]" title="MAIN[36][16]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[2]-DELAY_ENABLE">BUFIO[2]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][16]" title="MAIN[37][16]">
<a href="#virtex7-HCLK_IO_HP-BUFIO[3]-DELAY_ENABLE">BUFIO[3]:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][16]" title="MAIN[40][16]">
<a href="#virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[0]">DCI:  PREF_OUTPUT_HALF bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][16]" title="MAIN[41][16]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[2]">BANK:  V7_LVDSBIAS bit 2</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[0] ← CELL[4].HCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[9] ← CELL[4].HCLK_ROW[9]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[3]">BUFR[3]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex7-HCLK_IO_HP-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[1]">DCI:  PREF_OUTPUT_HALF bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[1]">BANK:  V7_LVDSBIAS bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[8] ← CELL[4].HCLK_ROW[8]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[1] ← CELL[4].HCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[33][14]" title="MAIN[33][14]">
<a href="#virtex7-HCLK_IO_HP-BUFR[3]-DIVIDE[0]">BUFR[3]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[2]-CELL[4].PERF[2]">HCLK_IO_INT: buffer CELL[4].PERF_IO[2] ← CELL[4].PERF[2]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex7-HCLK_IO_HP-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[3]-CELL[4].PERF[3]">HCLK_IO_INT: buffer CELL[4].PERF_IO[3] ← CELL[4].PERF[3]</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[38][14]" title="MAIN[38][14]">
<a href="#virtex7-HCLK_IO_HP-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex7-HCLK_IO_HP-DCI-PREF_OUTPUT_HALF[2]">DCI:  PREF_OUTPUT_HALF bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HP-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex7-HCLK_IO_HP-BANK-V7_LVDSBIAS[0]">BANK:  V7_LVDSBIAS bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_hr"><a class="header" href="#tile-hclk_io_hr">Tile HCLK_IO_HR</a></h2>
<p>Cells: 8</p>
<h3 id="switchbox-hclk_io_int-1"><a class="header" href="#switchbox-hclk_io_int-1">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]"><td>CELL[4].HCLK_IO[0]</td><td>CELL[4].HCLK_ROW[0]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][15]">MAIN[28][15]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]"><td>CELL[4].HCLK_IO[1]</td><td>CELL[4].HCLK_ROW[1]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][14]">MAIN[29][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]"><td>CELL[4].HCLK_IO[2]</td><td>CELL[4].HCLK_ROW[2]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][16]">MAIN[29][16]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]"><td>CELL[4].HCLK_IO[3]</td><td>CELL[4].HCLK_ROW[3]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][18]">MAIN[29][18]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]"><td>CELL[4].HCLK_IO[4]</td><td>CELL[4].HCLK_ROW[4]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][23]">MAIN[29][23]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]"><td>CELL[4].HCLK_IO[5]</td><td>CELL[4].HCLK_ROW[5]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][27]">MAIN[29][27]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]"><td>CELL[4].HCLK_IO[6]</td><td>CELL[4].HCLK_ROW[6]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][30]">MAIN[29][30]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]"><td>CELL[4].HCLK_IO[7]</td><td>CELL[4].HCLK_ROW[7]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][31]">MAIN[29][31]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]"><td>CELL[4].HCLK_IO[8]</td><td>CELL[4].HCLK_ROW[8]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]"><td>CELL[4].HCLK_IO[9]</td><td>CELL[4].HCLK_ROW[9]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][15]">MAIN[29][15]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]"><td>CELL[4].HCLK_IO[10]</td><td>CELL[4].HCLK_ROW[10]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][17]">MAIN[29][17]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]"><td>CELL[4].HCLK_IO[11]</td><td>CELL[4].HCLK_ROW[11]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][19]">MAIN[29][19]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]"><td>CELL[4].RCLK_IO[0]</td><td>CELL[4].RCLK_ROW[0]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][29]">MAIN[32][29]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]"><td>CELL[4].RCLK_IO[1]</td><td>CELL[4].RCLK_ROW[1]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][31]">MAIN[30][31]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]"><td>CELL[4].RCLK_IO[2]</td><td>CELL[4].RCLK_ROW[2]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][19]">MAIN[31][19]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]"><td>CELL[4].RCLK_IO[3]</td><td>CELL[4].RCLK_ROW[3]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][17]">MAIN[28][17]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[0]-CELL[4].PERF[0]"><td>CELL[4].PERF_IO[0]</td><td>CELL[4].PERF[0]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][28]">MAIN[36][28]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[1]-CELL[4].PERF[1]"><td>CELL[4].PERF_IO[1]</td><td>CELL[4].PERF[1]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][20]">MAIN[36][20]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[2]-CELL[4].PERF[2]"><td>CELL[4].PERF_IO[2]</td><td>CELL[4].PERF[2]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[3]-CELL[4].PERF[3]"><td>CELL[4].PERF_IO[3]</td><td>CELL[4].PERF[3]</td><td><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][25]">MAIN[29][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][18]">MAIN[28][18]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][24]">MAIN[29][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][27]">MAIN[27][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][23]">MAIN[27][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][19]">MAIN[27][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][29]">MAIN[29][29]</a></td><td>CELL[3].LCLK_IO[0]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][17]">MAIN[26][17]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][18]">MAIN[26][18]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][19]">MAIN[26][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][26]">MAIN[29][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][25]">MAIN[27][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][21]">MAIN[27][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][28]">MAIN[29][28]</a></td><td>CELL[4].LCLK_IO[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][19]">MAIN[28][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][25]">MAIN[32][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][28]">MAIN[27][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][24]">MAIN[27][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][20]">MAIN[27][20]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][17]">MAIN[27][17]</a></td><td>CELL[3].LCLK_IO[1]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][28]">MAIN[31][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][29]">MAIN[27][29]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][26]">MAIN[27][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][22]">MAIN[27][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][18]">MAIN[27][18]</a></td><td>CELL[4].LCLK_IO[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[2]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][26]">MAIN[31][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][24]">MAIN[31][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][24]">MAIN[30][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][26]">MAIN[30][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][30]">MAIN[30][30]</a></td><td>CELL[3].LCLK_IO[2]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][22]">MAIN[30][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][27]">MAIN[30][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][29]">MAIN[30][29]</a></td><td>CELL[4].LCLK_IO[2]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[3]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][15]">MAIN[27][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][16]">MAIN[26][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][21]">MAIN[29][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][24]">MAIN[28][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][28]">MAIN[28][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][31]">MAIN[27][31]</a></td><td>CELL[3].LCLK_IO[3]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][16]">MAIN[27][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][14]">MAIN[27][14]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][15]">MAIN[26][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][22]">MAIN[29][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[29][20]">MAIN[29][20]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][26]">MAIN[28][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][30]">MAIN[28][30]</a></td><td>CELL[4].LCLK_IO[3]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[4]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][20]">MAIN[28][20]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][30]">MAIN[31][30]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][27]">MAIN[31][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][22]">MAIN[28][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][25]">MAIN[28][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][29]">MAIN[28][29]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[27][30]">MAIN[27][30]</a></td><td>CELL[3].LCLK_IO[4]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][21]">MAIN[28][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][23]">MAIN[28][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][27]">MAIN[28][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[28][31]">MAIN[28][31]</a></td><td>CELL[4].LCLK_IO[4]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes LCLK_IO[5]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][22]">MAIN[31][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][23]">MAIN[31][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][14]">MAIN[31][14]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][16]">MAIN[31][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][18]">MAIN[31][18]</a></td><td>CELL[3].LCLK_IO[5]</td></tr>

<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][19]">MAIN[30][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][17]">MAIN[31][17]</a></td><td>CELL[4].LCLK_IO[5]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][31]">MAIN[26][31]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][30]">MAIN[26][30]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][29]">MAIN[26][29]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][28]">MAIN[26][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][27]">MAIN[26][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][26]">MAIN[26][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][25]">MAIN[26][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][24]">MAIN[26][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][23]">MAIN[26][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][22]">MAIN[26][22]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][21]">MAIN[26][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[26][20]">MAIN[26][20]</a></td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].LCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].LCLK_IO[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFIO[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][29]">MAIN[36][29]</a></td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFIO[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][21]">MAIN[37][21]</a></td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFIO[2]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][17]">MAIN[36][17]</a></td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFIO[3]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][17]">MAIN[37][17]</a></td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][25]">MAIN[35][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][31]">MAIN[34][31]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][24]">MAIN[35][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][23]">MAIN[35][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][27]">MAIN[35][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][26]">MAIN[35][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][28]">MAIN[35][28]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][29]">MAIN[35][29]</a></td><td>CELL[4].IMUX_BUFR[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][24]">MAIN[34][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][23]">MAIN[34][23]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][27]">MAIN[36][27]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][26]">MAIN[36][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][26]">MAIN[34][26]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][25]">MAIN[34][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][30]">MAIN[34][30]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][29]">MAIN[34][29]</a></td><td>CELL[4].IMUX_BUFR[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFR[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-7"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][16]">MAIN[34][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][15]">MAIN[34][15]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][25]">MAIN[36][25]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][24]">MAIN[36][24]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][18]">MAIN[34][18]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][17]">MAIN[34][17]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][19]">MAIN[34][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[34][20]">MAIN[34][20]</a></td><td>CELL[4].IMUX_BUFR[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR switchbox HCLK_IO_INT muxes IMUX_BUFR[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-7"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][19]">MAIN[35][19]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-6"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[31][20]">MAIN[31][20]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-5"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][21]">MAIN[35][21]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-4"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][16]">MAIN[32][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-3"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][17]">MAIN[35][17]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-2"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][18]">MAIN[35][18]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-1"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][16]">MAIN[35][16]</a></td><td id="virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-0"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[35][15]">MAIN[35][15]</a></td><td>CELL[4].IMUX_BUFR[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[3].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BYP_SITE[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr-1"><a class="header" href="#bels-bufr-1">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th><th>BUFR[2]</th><th>BUFR[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFR[0]</td><td>CELL[4].IMUX_BUFR[1]</td><td>CELL[4].IMUX_BUFR[2]</td><td>CELL[4].IMUX_BUFR[3]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[5].IMUX_BYP_SITE[3]</td><td>CELL[5].IMUX_BYP_SITE[4]</td><td>CELL[1].IMUX_BYP_SITE[4]</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[6].IMUX_BYP_SITE[3]</td><td>CELL[6].IMUX_BYP_SITE[4]</td><td>CELL[2].IMUX_BYP_SITE[4]</td><td>CELL[2].IMUX_BYP_SITE[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].RCLK_ROW[0]</td><td>CELL[4].RCLK_ROW[1]</td><td>CELL[4].RCLK_ROW[2]</td><td>CELL[4].RCLK_ROW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th><th>BUFR[2]</th><th>BUFR[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex7-HCLK_IO_HR-BUFR[0]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[1]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[2]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][20]">MAIN[32][20]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[3]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[32][19]">MAIN[32][19]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][28]">MAIN[33][28]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][29]">MAIN[33][29]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][30]">MAIN[33][30]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][27]">MAIN[33][27]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][24]">MAIN[33][24]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][25]">MAIN[33][25]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][26]">MAIN[33][26]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][23]">MAIN[33][23]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE"><th>BUFR[2].DIVIDE</th><td id="virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][19]">MAIN[33][19]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][20]">MAIN[33][20]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][21]">MAIN[33][21]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][18]">MAIN[33][18]</a></td></tr>

<tr id="virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE"><th>BUFR[3].DIVIDE</th><td id="virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][16]">MAIN[33][16]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][17]">MAIN[33][17]</a></td><td id="virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[33][14]">MAIN[33][14]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-1"><a class="header" href="#bels-bufio-1">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFIO[0]</td><td>CELL[4].IMUX_BUFIO[1]</td><td>CELL[4].IMUX_BUFIO[2]</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].IOCLK[0]</td><td>CELL[4].IOCLK[1]</td><td>CELL[4].IOCLK[2]</td><td>CELL[4].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex7-HCLK_IO_HR-BUFIO[0]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][31]">MAIN[37][31]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[1]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][22]">MAIN[37][22]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[2]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][18]">MAIN[36][18]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[3]-ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][18]">MAIN[37][18]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex7-HCLK_IO_HR-BUFIO[0]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][31]">MAIN[36][31]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[1]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][21]">MAIN[36][21]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[2]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[36][16]">MAIN[36][16]</a></td><td id="virtex7-HCLK_IO_HR-BUFIO[3]-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][16]">MAIN[37][16]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-1"><a class="header" href="#bels-idelayctrl-1">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[4].IMUX_IMUX[24]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[3].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[4].OUT_BEL[13]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[4].OUT_BEL[16]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[3].OUT_BEL[13]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[3].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-DLL_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][29]">MAIN[37][29]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][28]">MAIN[37][28]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][23]">MAIN[37][23]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][25]">MAIN[37][25]</a></td></tr>

<tr><td>HIGH_PERFORMANCE_MODE</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-HIGH_PERFORMANCE_MODE"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][26]">MAIN[37][26]</a></td></tr>

<tr><td>BIAS_MODE bit 0</td><td id="virtex7-HCLK_IO_HR-IDELAYCTRL-BIAS_MODE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[37][24]">MAIN[37][24]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-1"><a class="header" href="#bels-bank-1">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>INTERNAL_VREF</td><td><a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 0</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][16]">MAIN[39][16]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 1</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][17]">MAIN[39][17]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 2</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][18]">MAIN[39][18]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 3</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][14]">MAIN[38][14]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 4</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[4]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][15]">MAIN[38][15]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 5</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[5]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][19]">MAIN[39][19]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 6</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[6]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][20]">MAIN[39][20]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 7</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[7]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][21]">MAIN[39][21]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 8</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[8]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][26]">MAIN[41][26]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 9</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[9]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][25]">MAIN[41][25]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 10</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[10]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][24]">MAIN[41][24]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 11</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[11]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][23]">MAIN[41][23]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 12</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[12]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][22]">MAIN[41][22]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 13</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[13]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][21]">MAIN[41][21]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 14</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[14]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][14]">MAIN[39][14]</a></td></tr>

<tr><td>HR_DRIVERBIAS bit 15</td><td id="virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[15]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][15]">MAIN[39][15]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 0</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][30]">MAIN[40][30]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 1</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][28]">MAIN[40][28]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 2</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][27]">MAIN[40][27]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 3</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][26]">MAIN[40][26]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 4</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[4]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][25]">MAIN[40][25]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 5</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[5]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][31]">MAIN[40][31]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 6</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[6]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][23]">MAIN[39][23]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 7</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[7]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][31]">MAIN[41][31]</a></td></tr>

<tr><td>HR_LVDS_COMMON bit 8</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[8]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][30]">MAIN[41][30]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 0</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][23]">MAIN[38][23]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 1</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][24]">MAIN[38][24]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 2</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][25]">MAIN[38][25]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 3</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][29]">MAIN[41][29]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 4</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][4]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][28]">MAIN[41][28]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 5</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][5]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][27]">MAIN[41][27]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 6</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][6]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 7</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][7]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][20]">MAIN[41][20]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 8</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][8]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][19]">MAIN[41][19]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 9</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][9]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][18]">MAIN[41][18]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 10</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][10]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][17]">MAIN[41][17]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 11</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][11]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][16]">MAIN[41][16]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 12</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][12]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 13</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][13]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][28]">MAIN[38][28]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 14</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][14]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][27]">MAIN[38][27]</a></td></tr>

<tr><td>HR_LVDS_GROUP[0] bit 15</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][15]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][29]">MAIN[40][29]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 0</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][18]">MAIN[38][18]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 1</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][19]">MAIN[38][19]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 2</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][20]">MAIN[38][20]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 3</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][24]">MAIN[40][24]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 4</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][4]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][23]">MAIN[40][23]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 5</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][5]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][22]">MAIN[40][22]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 6</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][6]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][21]">MAIN[40][21]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 7</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][7]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][20]">MAIN[40][20]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 8</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][8]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][19]">MAIN[40][19]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 9</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][9]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][18]">MAIN[40][18]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 10</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][10]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][17]">MAIN[40][17]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 11</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][11]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][16]">MAIN[40][16]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 12</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][12]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 13</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][13]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 14</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][14]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][31]">MAIN[39][31]</a></td></tr>

<tr><td>HR_LVDS_GROUP[1] bit 15</td><td id="virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][15]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][31]">MAIN[38][31]</a></td></tr>

<tr><td>HR_VCCOSENSE_FLAG</td><td id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_FLAG"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][22]">MAIN[38][22]</a></td></tr>

<tr><td>HR_VCCOSENSE_MODE</td><td><a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE">[enum: VCCOSENSE_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[6]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][30]">MAIN[38][30]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[5]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][29]">MAIN[38][29]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[4]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][29]">MAIN[39][29]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][24]">MAIN[39][24]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][22]">MAIN[39][22]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][30]">MAIN[39][30]</a></td><td id="virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[38][26]">MAIN[38][26]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_675</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR enum VCCOSENSE_MODE</caption>
<thead>
<tr id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE"><th>BANK.HR_VCCOSENSE_MODE</th><td id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[3]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][27]">MAIN[39][27]</a></td><td id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[2]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][26]">MAIN[39][26]</a></td><td id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[1]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][25]">MAIN[39][25]</a></td><td id="virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[0]"><a href="#virtex7-HCLK_IO_HR-bit-MAIN[39][28]">MAIN[39][28]</a></td></tr>

</thead>

<tbody>
<tr><td>ALWAYSACTIVE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>FREEZE</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>OFF</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>BUFR[3].CE</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[4]</td><td>BUFR[2].CE</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[3]</td><td>BUFR[3].CLR</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[4]</td><td>BUFR[2].CLR</td></tr>

<tr><td>CELL[3].OUT_BEL[13]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[3].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[3].OUT_BEL[22]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[4].IMUX_IMUX[24]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[4].OUT_BEL[13]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[4].OUT_BEL[16]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[4].RCLK_ROW[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[1]</td><td>BUFR[1].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[2]</td><td>BUFR[2].O</td></tr>

<tr><td>CELL[4].RCLK_ROW[3]</td><td>BUFR[3].O</td></tr>

<tr><td>CELL[4].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[4].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[4].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[4].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

<tr><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[0]</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[1]</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[2]</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[3]</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[2]</td><td>BUFR[2].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[3]</td><td>BUFR[3].I</td></tr>

<tr><td>CELL[5].IMUX_BYP_SITE[3]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[5].IMUX_BYP_SITE[4]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[6].IMUX_BYP_SITE[3]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[6].IMUX_BYP_SITE[4]</td><td>BUFR[1].CLR</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IO_HR rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][31]" title="MAIN[26][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 11</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][31]" title="MAIN[27][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[7] ← CELL[4].HCLK_ROW[7]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][31]" title="MAIN[30][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[1] ← CELL[4].RCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][31]" title="MAIN[34][31]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][31]" title="MAIN[36][31]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[0]-DELAY_ENABLE">BUFIO[0]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][31]" title="MAIN[37][31]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][31]" title="MAIN[38][31]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][15]">BANK:  HR_LVDS_GROUP[1] bit 15</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][31]" title="MAIN[39][31]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][14]">BANK:  HR_LVDS_GROUP[1] bit 14</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][31]" title="MAIN[40][31]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[5]">BANK:  HR_LVDS_COMMON bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][31]" title="MAIN[41][31]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[7]">BANK:  HR_LVDS_COMMON bit 7</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][30]" title="MAIN[26][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 10</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][30]" title="MAIN[27][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[6] ← CELL[4].HCLK_ROW[6]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][30]" title="MAIN[31][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex7-HCLK_IO_HR-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][30]" title="MAIN[34][30]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][30]" title="MAIN[38][30]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[6]">BANK:  INTERNAL_VREF bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][30]" title="MAIN[39][30]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][30]" title="MAIN[40][30]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[0]">BANK:  HR_LVDS_COMMON bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][30]" title="MAIN[41][30]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[8]">BANK:  HR_LVDS_COMMON bit 8</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][29]" title="MAIN[26][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][29]" title="MAIN[27][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][29]" title="MAIN[30][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[0] ← CELL[4].RCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][29]" title="MAIN[34][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][29]" title="MAIN[35][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][29]" title="MAIN[36][29]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][29]" title="MAIN[37][29]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][29]" title="MAIN[38][29]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[5]">BANK:  INTERNAL_VREF bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][29]" title="MAIN[39][29]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][29]" title="MAIN[40][29]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][15]">BANK:  HR_LVDS_GROUP[0] bit 15</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][29]" title="MAIN[41][29]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][3]">BANK:  HR_LVDS_GROUP[0] bit 3</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][28]" title="MAIN[26][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][28]" title="MAIN[27][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][28]" title="MAIN[35][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][28]" title="MAIN[36][28]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[0]-CELL[4].PERF[0]">HCLK_IO_INT: buffer CELL[4].PERF_IO[0] ← CELL[4].PERF[0]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][28]" title="MAIN[37][28]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][28]" title="MAIN[38][28]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][13]">BANK:  HR_LVDS_GROUP[0] bit 13</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][28]" title="MAIN[39][28]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[0]">BANK:  HR_VCCOSENSE_MODE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][28]" title="MAIN[40][28]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[1]">BANK:  HR_LVDS_COMMON bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][28]" title="MAIN[41][28]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][4]">BANK:  HR_LVDS_GROUP[0] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][27]" title="MAIN[26][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][27]" title="MAIN[27][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][27]" title="MAIN[29][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[5] ← CELL[4].HCLK_ROW[5]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][27]" title="MAIN[30][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][27]" title="MAIN[31][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex7-HCLK_IO_HR-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][27]" title="MAIN[35][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][27]" title="MAIN[36][27]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 5</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][27]" title="MAIN[38][27]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][14]">BANK:  HR_LVDS_GROUP[0] bit 14</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][27]" title="MAIN[39][27]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[3]">BANK:  HR_VCCOSENSE_MODE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][27]" title="MAIN[40][27]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[2]">BANK:  HR_LVDS_COMMON bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][27]" title="MAIN[41][27]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][5]">BANK:  HR_LVDS_GROUP[0] bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][26]" title="MAIN[26][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][26]" title="MAIN[27][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][26]" title="MAIN[30][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex7-HCLK_IO_HR-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][26]" title="MAIN[33][26]">
<a href="#virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][26]" title="MAIN[34][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][26]" title="MAIN[35][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][26]" title="MAIN[36][26]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][26]" title="MAIN[37][26]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-HIGH_PERFORMANCE_MODE">IDELAYCTRL:  HIGH_PERFORMANCE_MODE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][26]" title="MAIN[38][26]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][26]" title="MAIN[39][26]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[2]">BANK:  HR_VCCOSENSE_MODE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][26]" title="MAIN[40][26]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[3]">BANK:  HR_LVDS_COMMON bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][26]" title="MAIN[41][26]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[8]">BANK:  HR_DRIVERBIAS bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][25]" title="MAIN[26][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][25]" title="MAIN[27][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][25]" title="MAIN[29][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][25]" title="MAIN[32][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][25]" title="MAIN[33][25]">
<a href="#virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][25]" title="MAIN[34][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][25]" title="MAIN[35][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][25]" title="MAIN[36][25]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][25]" title="MAIN[37][25]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][25]" title="MAIN[38][25]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][2]">BANK:  HR_LVDS_GROUP[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][25]" title="MAIN[39][25]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_MODE[1]">BANK:  HR_VCCOSENSE_MODE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][25]" title="MAIN[40][25]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[4]">BANK:  HR_LVDS_COMMON bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][25]" title="MAIN[41][25]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[9]">BANK:  HR_DRIVERBIAS bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][24]" title="MAIN[26][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][24]" title="MAIN[27][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[2]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][24]" title="MAIN[33][24]">
<a href="#virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][24]" title="MAIN[34][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][24]" title="MAIN[35][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][24]" title="MAIN[36][24]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][24]" title="MAIN[37][24]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-BIAS_MODE[0]">IDELAYCTRL:  BIAS_MODE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][24]" title="MAIN[38][24]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][1]">BANK:  HR_LVDS_GROUP[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][24]" title="MAIN[39][24]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][24]" title="MAIN[40][24]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][3]">BANK:  HR_LVDS_GROUP[1] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][24]" title="MAIN[41][24]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[10]">BANK:  HR_DRIVERBIAS bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][23]" title="MAIN[26][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][23]" title="MAIN[27][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][23]" title="MAIN[29][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[4] ← CELL[4].HCLK_ROW[4]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][23]" title="MAIN[33][23]">
<a href="#virtex7-HCLK_IO_HR-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][23]" title="MAIN[34][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][23]" title="MAIN[35][23]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][23]" title="MAIN[37][23]">
<a href="#virtex7-HCLK_IO_HR-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][23]" title="MAIN[38][23]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][0]">BANK:  HR_LVDS_GROUP[0] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][23]" title="MAIN[39][23]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_COMMON[6]">BANK:  HR_LVDS_COMMON bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][23]" title="MAIN[40][23]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][4]">BANK:  HR_LVDS_GROUP[1] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][23]" title="MAIN[41][23]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[11]">BANK:  HR_DRIVERBIAS bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][22]" title="MAIN[26][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][22]" title="MAIN[27][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][22]" title="MAIN[31][22]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][22]" title="MAIN[37][22]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][22]" title="MAIN[38][22]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_VCCOSENSE_FLAG">BANK:  HR_VCCOSENSE_FLAG</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][22]" title="MAIN[39][22]">
<a href="#virtex7-HCLK_IO_HR-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][22]" title="MAIN[40][22]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][5]">BANK:  HR_LVDS_GROUP[1] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][22]" title="MAIN[41][22]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[12]">BANK:  HR_DRIVERBIAS bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][21]" title="MAIN[26][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][21]" title="MAIN[27][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[1]">BUFR[2]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][21]" title="MAIN[35][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][21]" title="MAIN[36][21]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[1]-DELAY_ENABLE">BUFIO[1]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][21]" title="MAIN[37][21]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[1] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][21]" title="MAIN[39][21]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[7]">BANK:  HR_DRIVERBIAS bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][21]" title="MAIN[40][21]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][6]">BANK:  HR_LVDS_GROUP[1] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][21]" title="MAIN[41][21]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[13]">BANK:  HR_DRIVERBIAS bit 13</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][20]" title="MAIN[26][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][20]" title="MAIN[27][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[4]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[4] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[2]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex7-HCLK_IO_HR-BUFR[2]-ENABLE">BUFR[2]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[2]">BUFR[2]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][20]" title="MAIN[34][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][20]" title="MAIN[36][20]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[1]-CELL[4].PERF[1]">HCLK_IO_INT: buffer CELL[4].PERF_IO[1] ← CELL[4].PERF[1]</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][20]" title="MAIN[38][20]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][2]">BANK:  HR_LVDS_GROUP[1] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][20]" title="MAIN[39][20]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[6]">BANK:  HR_DRIVERBIAS bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][20]" title="MAIN[40][20]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][7]">BANK:  HR_LVDS_GROUP[1] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][20]" title="MAIN[41][20]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][7]">BANK:  HR_LVDS_GROUP[0] bit 7</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][19]" title="MAIN[26][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][19]" title="MAIN[27][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[11] ← CELL[4].HCLK_ROW[11]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[2] ← CELL[4].RCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex7-HCLK_IO_HR-BUFR[3]-ENABLE">BUFR[3]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][19]" title="MAIN[33][19]">
<a href="#virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[3]">BUFR[2]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][19]" title="MAIN[34][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][19]" title="MAIN[35][19]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][19]" title="MAIN[38][19]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][1]">BANK:  HR_LVDS_GROUP[1] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][19]" title="MAIN[39][19]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[5]">BANK:  HR_DRIVERBIAS bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][19]" title="MAIN[40][19]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][8]">BANK:  HR_LVDS_GROUP[1] bit 8</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][19]" title="MAIN[41][19]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][8]">BANK:  HR_LVDS_GROUP[0] bit 8</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][18]" title="MAIN[26][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][18]" title="MAIN[27][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[1]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][18]" title="MAIN[28][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[0]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[0] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[3] ← CELL[4].HCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex7-HCLK_IO_HR-BUFR[2]-DIVIDE[0]">BUFR[2]:  DIVIDE bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][18]" title="MAIN[34][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][18]" title="MAIN[35][18]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][18]" title="MAIN[36][18]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][18]" title="MAIN[37][18]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][18]" title="MAIN[38][18]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][0]">BANK:  HR_LVDS_GROUP[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][18]" title="MAIN[39][18]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[2]">BANK:  HR_DRIVERBIAS bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][18]" title="MAIN[40][18]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][9]">BANK:  HR_LVDS_GROUP[1] bit 9</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][18]" title="MAIN[41][18]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][9]">BANK:  HR_LVDS_GROUP[0] bit 9</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][17]" title="MAIN[26][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[0]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[0] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][17]" title="MAIN[27][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[1]-0">HCLK_IO_INT: mux CELL[3].LCLK_IO[1] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[3] ← CELL[4].RCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[10] ← CELL[4].HCLK_ROW[10]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-0">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][17]" title="MAIN[33][17]">
<a href="#virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[1]">BUFR[3]:  DIVIDE bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][17]" title="MAIN[34][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][17]" title="MAIN[35][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][17]" title="MAIN[36][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[2] bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][17]" title="MAIN[37][17]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[3] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][17]" title="MAIN[39][17]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[1]">BANK:  HR_DRIVERBIAS bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][17]" title="MAIN[40][17]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][10]">BANK:  HR_LVDS_GROUP[1] bit 10</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][17]" title="MAIN[41][17]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][10]">BANK:  HR_LVDS_GROUP[0] bit 10</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][16]" title="MAIN[26][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-4">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][16]" title="MAIN[27][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 6</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[2] ← CELL[4].HCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-3">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-1">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][16]" title="MAIN[33][16]">
<a href="#virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[2]">BUFR[3]:  DIVIDE bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][16]" title="MAIN[34][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 7</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][16]" title="MAIN[35][16]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][16]" title="MAIN[36][16]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[2]-DELAY_ENABLE">BUFIO[2]:  DELAY_ENABLE</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][16]" title="MAIN[37][16]">
<a href="#virtex7-HCLK_IO_HR-BUFIO[3]-DELAY_ENABLE">BUFIO[3]:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][16]" title="MAIN[39][16]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[0]">BANK:  HR_DRIVERBIAS bit 0</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][16]" title="MAIN[40][16]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][11]">BANK:  HR_LVDS_GROUP[1] bit 11</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][16]" title="MAIN[41][16]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][11]">BANK:  HR_LVDS_GROUP[0] bit 11</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-4">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-5">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[0] ← CELL[4].HCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[9] ← CELL[4].HCLK_ROW[9]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-3">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-1">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 1</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[3]">BUFR[3]:  DIVIDE bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[2]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[2] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[3]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[4]">BANK:  HR_DRIVERBIAS bit 4</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[15]">BANK:  HR_DRIVERBIAS bit 15</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][12]">BANK:  HR_LVDS_GROUP[1] bit 12</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][12]">BANK:  HR_LVDS_GROUP[0] bit 12</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[3]-6">HCLK_IO_INT: mux CELL[3].LCLK_IO[3] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[3]-5">HCLK_IO_INT: mux CELL[4].LCLK_IO[3] bit 5</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[8] ← CELL[4].HCLK_ROW[8]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[1] ← CELL[4].HCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[5]-2">HCLK_IO_INT: mux CELL[4].LCLK_IO[5] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[3].LCLK_IO[5]-2">HCLK_IO_INT: mux CELL[3].LCLK_IO[5] bit 2</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-mux-CELL[4].LCLK_IO[4]-6">HCLK_IO_INT: mux CELL[4].LCLK_IO[4] bit 6</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[33][14]" title="MAIN[33][14]">
<a href="#virtex7-HCLK_IO_HR-BUFR[3]-DIVIDE[0]">BUFR[3]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[2]-CELL[4].PERF[2]">HCLK_IO_INT: buffer CELL[4].PERF_IO[2] ← CELL[4].PERF[2]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex7-HCLK_IO_HR-HCLK_IO_INT-progbuf-CELL[4].PERF_IO[3]-CELL[4].PERF[3]">HCLK_IO_INT: buffer CELL[4].PERF_IO[3] ← CELL[4].PERF[3]</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[38][14]" title="MAIN[38][14]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[3]">BANK:  HR_DRIVERBIAS bit 3</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[39][14]" title="MAIN[39][14]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_DRIVERBIAS[14]">BANK:  HR_DRIVERBIAS bit 14</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[1][13]">BANK:  HR_LVDS_GROUP[1] bit 13</a>
</td>
<td id="virtex7-HCLK_IO_HR-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex7-HCLK_IO_HR-BANK-HR_LVDS_GROUP[0][6]">BANK:  HR_LVDS_GROUP[0] bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables--hp-io"><a class="header" href="#tables--hp-io">Tables — HP IO</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="7">HP_IOSTD:PDRIVE</th>
<th colspan="7">HP_IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">HP_IOSTD:PSLEW</th>
<th colspan="5">HP_IOSTD:NSLEW</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">HP_IOSTD:LVDS_T</th>
<th colspan="9">HP_IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_DYNAMIC_LVDS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_LVDS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="18">HP_IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[17]</th>
<th>[16]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">HP_IOSTD:DCI:PREF_OUTPUT</th>
<th colspan="2">HP_IOSTD:DCI:NREF_OUTPUT</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HP_IOSTD:DCI:PREF_OUTPUT_HALF</th>
<th colspan="3">HP_IOSTD:DCI:NREF_OUTPUT_HALF</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HP_IOSTD:DCI:NREF_TERM_SPLIT</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables--hr-io"><a class="header" href="#tables--hr-io">Tables — HR IO</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="7">HR_IOSTD:DRIVE</th>
</tr>

<tr>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_R</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_R</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="10">HR_IOSTD:SLEW</th>
</tr>

<tr>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.24.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MOBILE_DDR.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HR_IOSTD:OUTPUT_MISC</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="13">HR_IOSTD:LVDS_T</th>
<th colspan="13">HR_IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_MINI_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_PPDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_RSDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_TMDS_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_MINI_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_PPDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="16">HR_IOSTD:DRIVERBIAS</th>
</tr>

<tr>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>1200</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1350</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1500</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1800</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2500</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3300</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">HR_IOSTD:LVDSBIAS:COMMON</th>
<th colspan="16">HR_IOSTD:LVDSBIAS:GROUP</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PPDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>RSDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TMDS_33</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex7/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex7/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex7/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex7/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
