Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||IIC_layout_log.log;liberoaction://open_report/file/IIC_layout_log.log||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||IIC_MSS.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/48||IIC_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\IIC_MSS\IIC_MSS_syn.v'/linenumber/436
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist IIC_MSS ||IIC_MSS.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/194||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock IIC_MSS|MCCC_CLK_BASE which controls 1 sequential elements including MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||IIC_MSS.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/220||iic_mss.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\IIC_MSS\IIC_MSS.v'/linenumber/149
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||IIC_MSS.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/222||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||IIC_MSS.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/347||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock IIC_MSS|MCCC_CLK_BASE with period 10.00ns. Please declare a user-defined clock on port MCCC_CLK_BASE.||IIC_MSS.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\IIC_MSS.srr'/linenumber/357||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:IIC_MSS
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||IIC_MSS_layout_log.log;liberoaction://open_report/file/IIC_MSS_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:IIC_MSS
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||IIC_MSS_generateBitstream.log;liberoaction://open_report/file/IIC_MSS_generateBitstream.log||(null);(null)
