
AUTO_PARKING_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c78  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001d84  08001d84  00011d84  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001db4  08001db4  00011db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001db8  08001db8  00011db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08001dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000fc  20000070  08001e2c  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000016c  08001e2c  0002016c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_line   000076af  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00016ba0  00000000  00000000  00027748  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003148  00000000  00000000  0003e2e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000950  00000000  00000000  00041430  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d88  00000000  00000000  00041d80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007134  00000000  00000000  00042b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003442  00000000  00000000  00049c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004d07e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001be4  00000000  00000000  0004d0fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001d6c 	.word	0x08001d6c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001d6c 	.word	0x08001d6c

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f000 f933 	bl	80003dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f001 fd55 	bl	8001c24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 f85d 	bl	8000238 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	08001dbc 	.word	0x08001dbc
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 800018c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000190:	2000016c 	.word	0x2000016c

08000194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <ADC1_2_IRQHandler>
	...

08000198 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8000198:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800019a:	4b0a      	ldr	r3, [pc, #40]	; (80001c4 <_sbrk+0x2c>)
{
 800019c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800019e:	6819      	ldr	r1, [r3, #0]
 80001a0:	b909      	cbnz	r1, 80001a6 <_sbrk+0xe>
		heap_end = &end;
 80001a2:	4909      	ldr	r1, [pc, #36]	; (80001c8 <_sbrk+0x30>)
 80001a4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80001a6:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80001a8:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80001aa:	4402      	add	r2, r0
 80001ac:	428a      	cmp	r2, r1
 80001ae:	d906      	bls.n	80001be <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80001b0:	f001 fd32 	bl	8001c18 <__errno>
 80001b4:	230c      	movs	r3, #12
 80001b6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80001b8:	f04f 30ff 	mov.w	r0, #4294967295
 80001bc:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80001be:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80001c0:	bd08      	pop	{r3, pc}
 80001c2:	bf00      	nop
 80001c4:	2000008c 	.word	0x2000008c
 80001c8:	2000016c 	.word	0x2000016c

080001cc <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001cc:	2228      	movs	r2, #40	; 0x28
{
 80001ce:	b530      	push	{r4, r5, lr}
 80001d0:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d2:	eb0d 0002 	add.w	r0, sp, r2
 80001d6:	2100      	movs	r1, #0
 80001d8:	f001 fd50 	bl	8001c7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001dc:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001de:	2510      	movs	r5, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e0:	eb0d 0002 	add.w	r0, sp, r2
 80001e4:	2100      	movs	r1, #0
 80001e6:	f001 fd49 	bl	8001c7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001ea:	462a      	mov	r2, r5
 80001ec:	2100      	movs	r1, #0
 80001ee:	a801      	add	r0, sp, #4
 80001f0:	f001 fd44 	bl	8001c7c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f4:	2301      	movs	r3, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f8:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001fa:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001fe:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000200:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000202:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000204:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000206:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000208:	f000 fd00 	bl	8000c0c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800020c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800020e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000212:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000214:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000216:	4621      	mov	r1, r4
 8000218:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021a:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800021c:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800021e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000220:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000222:	f000 fecd 	bl	8000fc0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800022a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800022c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800022e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000230:	f000 ff74 	bl	800111c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8000234:	b015      	add	sp, #84	; 0x54
 8000236:	bd30      	pop	{r4, r5, pc}

08000238 <main>:
{
 8000238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_Init();
 800023a:	f000 f919 	bl	8000470 <HAL_Init>
  SystemClock_Config();
 800023e:	f7ff ffc5 	bl	80001cc <SystemClock_Config>
  GPIO_Init();
 8000242:	f001 f9c3 	bl	80015cc <GPIO_Init>
  MFRC522_Init();
 8000246:	f001 fc30 	bl	8001aaa <MFRC522_Init>
  lcd_init();
 800024a:	f001 fab9 	bl	80017c0 <lcd_init>
  NODE_init();
 800024e:	f001 f965 	bl	800151c <NODE_init>
  lcd_goto_XY(1,2);
 8000252:	2102      	movs	r1, #2
 8000254:	2001      	movs	r0, #1
 8000256:	f001 faee 	bl	8001836 <lcd_goto_XY>
  lcd_send_string("Hello");
 800025a:	4815      	ldr	r0, [pc, #84]	; (80002b0 <main+0x78>)
 800025c:	f001 fae2 	bl	8001824 <lcd_send_string>
  HAL_Delay(1000);
 8000260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000264:	f000 f928 	bl	80004b8 <HAL_Delay>
  memset(card_id, 0, 5);
 8000268:	2300      	movs	r3, #0
 800026a:	4c12      	ldr	r4, [pc, #72]	; (80002b4 <main+0x7c>)
  HAL_Delay(500);
 800026c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  memset(card_id, 0, 5);
 8000270:	6023      	str	r3, [r4, #0]
 8000272:	7123      	strb	r3, [r4, #4]
	  while(MI_OK != MFRC522_Check(card_id));
 8000274:	4626      	mov	r6, r4
  HAL_Delay(500);
 8000276:	f000 f91f 	bl	80004b8 <HAL_Delay>
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800027a:	4f0f      	ldr	r7, [pc, #60]	; (80002b8 <main+0x80>)
	  while(MI_OK != MFRC522_Check(card_id));
 800027c:	4630      	mov	r0, r6
 800027e:	f001 fc55 	bl	8001b2c <MFRC522_Check>
 8000282:	2800      	cmp	r0, #0
 8000284:	d1fa      	bne.n	800027c <main+0x44>
	  if(card_id[0] != 0)
 8000286:	7823      	ldrb	r3, [r4, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d0f7      	beq.n	800027c <main+0x44>
 800028c:	250a      	movs	r5, #10
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800028e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000292:	4638      	mov	r0, r7
 8000294:	f000 fa65 	bl	8000762 <HAL_GPIO_TogglePin>
 8000298:	3d01      	subs	r5, #1
			  HAL_Delay(500);
 800029a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800029e:	f000 f90b 	bl	80004b8 <HAL_Delay>
		  for(idx = 0; idx < 10; idx++)
 80002a2:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 80002a6:	d1f2      	bne.n	800028e <main+0x56>
		  memset(card_id, 0, 5);
 80002a8:	6025      	str	r5, [r4, #0]
 80002aa:	7125      	strb	r5, [r4, #4]
 80002ac:	e7e6      	b.n	800027c <main+0x44>
 80002ae:	bf00      	nop
 80002b0:	08001d94 	.word	0x08001d94
 80002b4:	20000148 	.word	0x20000148
 80002b8:	40011000 	.word	0x40011000

080002bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002bc:	4770      	bx	lr
	...

080002c0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002c0:	4b0a      	ldr	r3, [pc, #40]	; (80002ec <HAL_MspInit+0x2c>)
{
 80002c2:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80002c4:	699a      	ldr	r2, [r3, #24]
 80002c6:	f042 0201 	orr.w	r2, r2, #1
 80002ca:	619a      	str	r2, [r3, #24]
 80002cc:	699a      	ldr	r2, [r3, #24]
 80002ce:	f002 0201 	and.w	r2, r2, #1
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002d6:	69da      	ldr	r2, [r3, #28]
 80002d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80002dc:	61da      	str	r2, [r3, #28]
 80002de:	69db      	ldr	r3, [r3, #28]
 80002e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002e4:	9301      	str	r3, [sp, #4]
 80002e6:	9b01      	ldr	r3, [sp, #4]
//  __HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002e8:	b002      	add	sp, #8
 80002ea:	4770      	bx	lr
 80002ec:	40021000 	.word	0x40021000

080002f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80002f0:	b510      	push	{r4, lr}
 80002f2:	4604      	mov	r4, r0
 80002f4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f6:	2210      	movs	r2, #16
 80002f8:	2100      	movs	r1, #0
 80002fa:	a802      	add	r0, sp, #8
 80002fc:	f001 fcbe 	bl	8001c7c <memset>
  if(hi2c->Instance==I2C1)
 8000300:	6822      	ldr	r2, [r4, #0]
 8000302:	4b11      	ldr	r3, [pc, #68]	; (8000348 <HAL_I2C_MspInit+0x58>)
 8000304:	429a      	cmp	r2, r3
 8000306:	d11c      	bne.n	8000342 <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000308:	4c10      	ldr	r4, [pc, #64]	; (800034c <HAL_I2C_MspInit+0x5c>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800030a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800030c:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800030e:	4810      	ldr	r0, [pc, #64]	; (8000350 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000310:	f043 0308 	orr.w	r3, r3, #8
 8000314:	61a3      	str	r3, [r4, #24]
 8000316:	69a3      	ldr	r3, [r4, #24]
 8000318:	f003 0308 	and.w	r3, r3, #8
 800031c:	9300      	str	r3, [sp, #0]
 800031e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000320:	23c0      	movs	r3, #192	; 0xc0
 8000322:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000324:	2312      	movs	r3, #18
 8000326:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000328:	2303      	movs	r3, #3
 800032a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800032c:	f000 f932 	bl	8000594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000330:	69e3      	ldr	r3, [r4, #28]
 8000332:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000336:	61e3      	str	r3, [r4, #28]
 8000338:	69e3      	ldr	r3, [r4, #28]
 800033a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000342:	b006      	add	sp, #24
 8000344:	bd10      	pop	{r4, pc}
 8000346:	bf00      	nop
 8000348:	40005400 	.word	0x40005400
 800034c:	40021000 	.word	0x40021000
 8000350:	40010c00 	.word	0x40010c00

08000354 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000354:	b510      	push	{r4, lr}
 8000356:	4604      	mov	r4, r0
 8000358:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035a:	2210      	movs	r2, #16
 800035c:	2100      	movs	r1, #0
 800035e:	a802      	add	r0, sp, #8
 8000360:	f001 fc8c 	bl	8001c7c <memset>
  if(hspi->Instance==SPI1)
 8000364:	6822      	ldr	r2, [r4, #0]
 8000366:	4b16      	ldr	r3, [pc, #88]	; (80003c0 <HAL_SPI_MspInit+0x6c>)
 8000368:	429a      	cmp	r2, r3
 800036a:	d126      	bne.n	80003ba <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800036c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8000370:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000372:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000374:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000378:	619a      	str	r2, [r3, #24]
 800037a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037c:	4811      	ldr	r0, [pc, #68]	; (80003c4 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800037e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000386:	699a      	ldr	r2, [r3, #24]
 8000388:	f042 0204 	orr.w	r2, r2, #4
 800038c:	619a      	str	r2, [r3, #24]
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	f003 0304 	and.w	r3, r3, #4
 8000394:	9301      	str	r3, [sp, #4]
 8000396:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000398:	23a0      	movs	r3, #160	; 0xa0
 800039a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800039c:	2302      	movs	r3, #2
 800039e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a0:	2303      	movs	r3, #3
 80003a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a4:	f000 f8f6 	bl	8000594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80003a8:	2340      	movs	r3, #64	; 0x40
 80003aa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ac:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ae:	a902      	add	r1, sp, #8
 80003b0:	4804      	ldr	r0, [pc, #16]	; (80003c4 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b6:	f000 f8ed 	bl	8000594 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80003ba:	b006      	add	sp, #24
 80003bc:	bd10      	pop	{r4, pc}
 80003be:	bf00      	nop
 80003c0:	40013000 	.word	0x40013000
 80003c4:	40010800 	.word	0x40010800

080003c8 <NMI_Handler>:
 80003c8:	4770      	bx	lr

080003ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ca:	e7fe      	b.n	80003ca <HardFault_Handler>

080003cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003cc:	e7fe      	b.n	80003cc <MemManage_Handler>

080003ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ce:	e7fe      	b.n	80003ce <BusFault_Handler>

080003d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d0:	e7fe      	b.n	80003d0 <UsageFault_Handler>

080003d2 <SVC_Handler>:
 80003d2:	4770      	bx	lr

080003d4 <DebugMon_Handler>:
 80003d4:	4770      	bx	lr

080003d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003d6:	4770      	bx	lr

080003d8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003d8:	f000 b85c 	b.w	8000494 <HAL_IncTick>

080003dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	; (800041c <SystemInit+0x40>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	f042 0201 	orr.w	r2, r2, #1
 80003e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003e6:	6859      	ldr	r1, [r3, #4]
 80003e8:	4a0d      	ldr	r2, [pc, #52]	; (8000420 <SystemInit+0x44>)
 80003ea:	400a      	ands	r2, r1
 80003ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80003f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80003f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003fa:	681a      	ldr	r2, [r3, #0]
 80003fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000400:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000402:	685a      	ldr	r2, [r3, #4]
 8000404:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000408:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800040a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800040e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000414:	4b03      	ldr	r3, [pc, #12]	; (8000424 <SystemInit+0x48>)
 8000416:	609a      	str	r2, [r3, #8]
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40021000 	.word	0x40021000
 8000420:	f8ff0000 	.word	0xf8ff0000
 8000424:	e000ed00 	.word	0xe000ed00

08000428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000428:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800042a:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <HAL_InitTick+0x3c>)
{
 800042c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800042e:	7818      	ldrb	r0, [r3, #0]
 8000430:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000434:	fbb3 f3f0 	udiv	r3, r3, r0
 8000438:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <HAL_InitTick+0x40>)
 800043a:	6810      	ldr	r0, [r2, #0]
 800043c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000440:	f000 f892 	bl	8000568 <HAL_SYSTICK_Config>
 8000444:	4604      	mov	r4, r0
 8000446:	b958      	cbnz	r0, 8000460 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000448:	2d0f      	cmp	r5, #15
 800044a:	d809      	bhi.n	8000460 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800044c:	4602      	mov	r2, r0
 800044e:	4629      	mov	r1, r5
 8000450:	f04f 30ff 	mov.w	r0, #4294967295
 8000454:	f000 f854 	bl	8000500 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000458:	4b04      	ldr	r3, [pc, #16]	; (800046c <HAL_InitTick+0x44>)
 800045a:	4620      	mov	r0, r4
 800045c:	601d      	str	r5, [r3, #0]
 800045e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000460:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000462:	bd38      	pop	{r3, r4, r5, pc}
 8000464:	20000004 	.word	0x20000004
 8000468:	20000000 	.word	0x20000000
 800046c:	20000008 	.word	0x20000008

08000470 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000470:	4a07      	ldr	r2, [pc, #28]	; (8000490 <HAL_Init+0x20>)
{
 8000472:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000474:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000476:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000478:	f043 0310 	orr.w	r3, r3, #16
 800047c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800047e:	f000 f82d 	bl	80004dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000482:	2000      	movs	r0, #0
 8000484:	f7ff ffd0 	bl	8000428 <HAL_InitTick>
  HAL_MspInit();
 8000488:	f7ff ff1a 	bl	80002c0 <HAL_MspInit>
}
 800048c:	2000      	movs	r0, #0
 800048e:	bd08      	pop	{r3, pc}
 8000490:	40022000 	.word	0x40022000

08000494 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000494:	4a03      	ldr	r2, [pc, #12]	; (80004a4 <HAL_IncTick+0x10>)
 8000496:	4b04      	ldr	r3, [pc, #16]	; (80004a8 <HAL_IncTick+0x14>)
 8000498:	6811      	ldr	r1, [r2, #0]
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	440b      	add	r3, r1
 800049e:	6013      	str	r3, [r2, #0]
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	20000164 	.word	0x20000164
 80004a8:	20000004 	.word	0x20000004

080004ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004ac:	4b01      	ldr	r3, [pc, #4]	; (80004b4 <HAL_GetTick+0x8>)
 80004ae:	6818      	ldr	r0, [r3, #0]
}
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	20000164 	.word	0x20000164

080004b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004b8:	b538      	push	{r3, r4, r5, lr}
 80004ba:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004bc:	f7ff fff6 	bl	80004ac <HAL_GetTick>
 80004c0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004c2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80004c4:	bf1e      	ittt	ne
 80004c6:	4b04      	ldrne	r3, [pc, #16]	; (80004d8 <HAL_Delay+0x20>)
 80004c8:	781b      	ldrbne	r3, [r3, #0]
 80004ca:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80004cc:	f7ff ffee 	bl	80004ac <HAL_GetTick>
 80004d0:	1b40      	subs	r0, r0, r5
 80004d2:	4284      	cmp	r4, r0
 80004d4:	d8fa      	bhi.n	80004cc <HAL_Delay+0x14>
  {
  }
}
 80004d6:	bd38      	pop	{r3, r4, r5, pc}
 80004d8:	20000004 	.word	0x20000004

080004dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004dc:	4a07      	ldr	r2, [pc, #28]	; (80004fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004de:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004e0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80004ea:	041b      	lsls	r3, r3, #16
 80004ec:	0c1b      	lsrs	r3, r3, #16
 80004ee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80004f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80004f8:	60d3      	str	r3, [r2, #12]
 80004fa:	4770      	bx	lr
 80004fc:	e000ed00 	.word	0xe000ed00

08000500 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000500:	4b17      	ldr	r3, [pc, #92]	; (8000560 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	68dc      	ldr	r4, [r3, #12]
 8000506:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800050a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800050e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000510:	2b04      	cmp	r3, #4
 8000512:	bf28      	it	cs
 8000514:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000516:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000518:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800051c:	bf98      	it	ls
 800051e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000520:	fa05 f303 	lsl.w	r3, r5, r3
 8000524:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000528:	bf88      	it	hi
 800052a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800052c:	4019      	ands	r1, r3
 800052e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000530:	fa05 f404 	lsl.w	r4, r5, r4
 8000534:	3c01      	subs	r4, #1
 8000536:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000538:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800053a:	ea42 0201 	orr.w	r2, r2, r1
 800053e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000542:	bfa9      	itett	ge
 8000544:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000548:	4b06      	ldrlt	r3, [pc, #24]	; (8000564 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054a:	b2d2      	uxtbge	r2, r2
 800054c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	bfbb      	ittet	lt
 8000552:	f000 000f 	andlt.w	r0, r0, #15
 8000556:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000558:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800055c:	541a      	strblt	r2, [r3, r0]
 800055e:	bd30      	pop	{r4, r5, pc}
 8000560:	e000ed00 	.word	0xe000ed00
 8000564:	e000ed14 	.word	0xe000ed14

08000568 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000568:	3801      	subs	r0, #1
 800056a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800056e:	d20a      	bcs.n	8000586 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000570:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000572:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000574:	4a06      	ldr	r2, [pc, #24]	; (8000590 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000576:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000578:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800057c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800057e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000580:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000586:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	e000e010 	.word	0xe000e010
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000598:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800059a:	4626      	mov	r6, r4
 800059c:	4b66      	ldr	r3, [pc, #408]	; (8000738 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800059e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000748 <HAL_GPIO_Init+0x1b4>
 80005a2:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 800074c <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80005a6:	680a      	ldr	r2, [r1, #0]
 80005a8:	fa32 f506 	lsrs.w	r5, r2, r6
 80005ac:	d102      	bne.n	80005b4 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80005ae:	b003      	add	sp, #12
 80005b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80005b4:	f04f 0801 	mov.w	r8, #1
 80005b8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005bc:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80005c0:	4590      	cmp	r8, r2
 80005c2:	d17f      	bne.n	80006c4 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80005c4:	684d      	ldr	r5, [r1, #4]
 80005c6:	2d12      	cmp	r5, #18
 80005c8:	f000 80aa 	beq.w	8000720 <HAL_GPIO_Init+0x18c>
 80005cc:	f200 8083 	bhi.w	80006d6 <HAL_GPIO_Init+0x142>
 80005d0:	2d02      	cmp	r5, #2
 80005d2:	f000 80a2 	beq.w	800071a <HAL_GPIO_Init+0x186>
 80005d6:	d877      	bhi.n	80006c8 <HAL_GPIO_Init+0x134>
 80005d8:	2d00      	cmp	r5, #0
 80005da:	f000 8089 	beq.w	80006f0 <HAL_GPIO_Init+0x15c>
 80005de:	2d01      	cmp	r5, #1
 80005e0:	f000 8099 	beq.w	8000716 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005e4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005e8:	2aff      	cmp	r2, #255	; 0xff
 80005ea:	bf93      	iteet	ls
 80005ec:	4682      	movls	sl, r0
 80005ee:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80005f2:	3d08      	subhi	r5, #8
 80005f4:	f8d0 b000 	ldrls.w	fp, [r0]
 80005f8:	bf92      	itee	ls
 80005fa:	00b5      	lslls	r5, r6, #2
 80005fc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000600:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000602:	fa09 f805 	lsl.w	r8, r9, r5
 8000606:	ea2b 0808 	bic.w	r8, fp, r8
 800060a:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800060e:	bf88      	it	hi
 8000610:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000614:	ea48 0505 	orr.w	r5, r8, r5
 8000618:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800061c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000620:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000624:	d04e      	beq.n	80006c4 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000626:	4d45      	ldr	r5, [pc, #276]	; (800073c <HAL_GPIO_Init+0x1a8>)
 8000628:	4f44      	ldr	r7, [pc, #272]	; (800073c <HAL_GPIO_Init+0x1a8>)
 800062a:	69ad      	ldr	r5, [r5, #24]
 800062c:	f026 0803 	bic.w	r8, r6, #3
 8000630:	f045 0501 	orr.w	r5, r5, #1
 8000634:	61bd      	str	r5, [r7, #24]
 8000636:	69bd      	ldr	r5, [r7, #24]
 8000638:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800063c:	f005 0501 	and.w	r5, r5, #1
 8000640:	9501      	str	r5, [sp, #4]
 8000642:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000646:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800064a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800064c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000650:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000654:	fa09 f90b 	lsl.w	r9, r9, fp
 8000658:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800065c:	4d38      	ldr	r5, [pc, #224]	; (8000740 <HAL_GPIO_Init+0x1ac>)
 800065e:	42a8      	cmp	r0, r5
 8000660:	d063      	beq.n	800072a <HAL_GPIO_Init+0x196>
 8000662:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000666:	42a8      	cmp	r0, r5
 8000668:	d061      	beq.n	800072e <HAL_GPIO_Init+0x19a>
 800066a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800066e:	42a8      	cmp	r0, r5
 8000670:	d05f      	beq.n	8000732 <HAL_GPIO_Init+0x19e>
 8000672:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000676:	42a8      	cmp	r0, r5
 8000678:	bf0c      	ite	eq
 800067a:	2503      	moveq	r5, #3
 800067c:	2504      	movne	r5, #4
 800067e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000682:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000686:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800068a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800068c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000690:	bf14      	ite	ne
 8000692:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000694:	4395      	biceq	r5, r2
 8000696:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000698:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800069a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800069e:	bf14      	ite	ne
 80006a0:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80006a2:	4395      	biceq	r5, r2
 80006a4:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80006a6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006a8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80006ac:	bf14      	ite	ne
 80006ae:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006b0:	4395      	biceq	r5, r2
 80006b2:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006b6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80006ba:	bf14      	ite	ne
 80006bc:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006be:	ea25 0202 	biceq.w	r2, r5, r2
 80006c2:	60da      	str	r2, [r3, #12]
	position++;
 80006c4:	3601      	adds	r6, #1
 80006c6:	e76e      	b.n	80005a6 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80006c8:	2d03      	cmp	r5, #3
 80006ca:	d022      	beq.n	8000712 <HAL_GPIO_Init+0x17e>
 80006cc:	2d11      	cmp	r5, #17
 80006ce:	d189      	bne.n	80005e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80006d0:	68cc      	ldr	r4, [r1, #12]
 80006d2:	3404      	adds	r4, #4
          break;
 80006d4:	e786      	b.n	80005e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80006d6:	4f1b      	ldr	r7, [pc, #108]	; (8000744 <HAL_GPIO_Init+0x1b0>)
 80006d8:	42bd      	cmp	r5, r7
 80006da:	d009      	beq.n	80006f0 <HAL_GPIO_Init+0x15c>
 80006dc:	d812      	bhi.n	8000704 <HAL_GPIO_Init+0x170>
 80006de:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000750 <HAL_GPIO_Init+0x1bc>
 80006e2:	454d      	cmp	r5, r9
 80006e4:	d004      	beq.n	80006f0 <HAL_GPIO_Init+0x15c>
 80006e6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80006ea:	454d      	cmp	r5, r9
 80006ec:	f47f af7a 	bne.w	80005e4 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80006f0:	688c      	ldr	r4, [r1, #8]
 80006f2:	b1c4      	cbz	r4, 8000726 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80006f4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80006f6:	bf0c      	ite	eq
 80006f8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80006fc:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000700:	2408      	movs	r4, #8
 8000702:	e76f      	b.n	80005e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000704:	4575      	cmp	r5, lr
 8000706:	d0f3      	beq.n	80006f0 <HAL_GPIO_Init+0x15c>
 8000708:	4565      	cmp	r5, ip
 800070a:	d0f1      	beq.n	80006f0 <HAL_GPIO_Init+0x15c>
 800070c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000754 <HAL_GPIO_Init+0x1c0>
 8000710:	e7eb      	b.n	80006ea <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000712:	2400      	movs	r4, #0
 8000714:	e766      	b.n	80005e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000716:	68cc      	ldr	r4, [r1, #12]
          break;
 8000718:	e764      	b.n	80005e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800071a:	68cc      	ldr	r4, [r1, #12]
 800071c:	3408      	adds	r4, #8
          break;
 800071e:	e761      	b.n	80005e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000720:	68cc      	ldr	r4, [r1, #12]
 8000722:	340c      	adds	r4, #12
          break;
 8000724:	e75e      	b.n	80005e4 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000726:	2404      	movs	r4, #4
 8000728:	e75c      	b.n	80005e4 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800072a:	2500      	movs	r5, #0
 800072c:	e7a7      	b.n	800067e <HAL_GPIO_Init+0xea>
 800072e:	2501      	movs	r5, #1
 8000730:	e7a5      	b.n	800067e <HAL_GPIO_Init+0xea>
 8000732:	2502      	movs	r5, #2
 8000734:	e7a3      	b.n	800067e <HAL_GPIO_Init+0xea>
 8000736:	bf00      	nop
 8000738:	40010400 	.word	0x40010400
 800073c:	40021000 	.word	0x40021000
 8000740:	40010800 	.word	0x40010800
 8000744:	10210000 	.word	0x10210000
 8000748:	10310000 	.word	0x10310000
 800074c:	10320000 	.word	0x10320000
 8000750:	10110000 	.word	0x10110000
 8000754:	10220000 	.word	0x10220000

08000758 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000758:	b10a      	cbz	r2, 800075e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800075a:	6101      	str	r1, [r0, #16]
 800075c:	4770      	bx	lr
 800075e:	0409      	lsls	r1, r1, #16
 8000760:	e7fb      	b.n	800075a <HAL_GPIO_WritePin+0x2>

08000762 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000762:	68c3      	ldr	r3, [r0, #12]
 8000764:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000766:	bf14      	ite	ne
 8000768:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800076a:	6101      	streq	r1, [r0, #16]
 800076c:	4770      	bx	lr

0800076e <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800076e:	6801      	ldr	r1, [r0, #0]
 8000770:	2200      	movs	r2, #0
 8000772:	694b      	ldr	r3, [r1, #20]
 8000774:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000778:	d010      	beq.n	800079c <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800077a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800077e:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8000780:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8000782:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000784:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000788:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800078c:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800078e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000792:	f043 0304 	orr.w	r3, r3, #4
 8000796:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8000798:	2001      	movs	r0, #1
 800079a:	4770      	bx	lr
  }
  return HAL_OK;
 800079c:	4618      	mov	r0, r3
}
 800079e:	4770      	bx	lr

080007a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80007a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007a4:	4604      	mov	r4, r0
 80007a6:	4617      	mov	r7, r2
 80007a8:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80007aa:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80007ae:	b28e      	uxth	r6, r1
 80007b0:	6825      	ldr	r5, [r4, #0]
 80007b2:	f1b8 0f01 	cmp.w	r8, #1
 80007b6:	bf0c      	ite	eq
 80007b8:	696b      	ldreq	r3, [r5, #20]
 80007ba:	69ab      	ldrne	r3, [r5, #24]
 80007bc:	ea36 0303 	bics.w	r3, r6, r3
 80007c0:	bf14      	ite	ne
 80007c2:	2001      	movne	r0, #1
 80007c4:	2000      	moveq	r0, #0
 80007c6:	b908      	cbnz	r0, 80007cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 80007c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80007cc:	696b      	ldr	r3, [r5, #20]
 80007ce:	055a      	lsls	r2, r3, #21
 80007d0:	d516      	bpl.n	8000800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80007d2:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 80007d4:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80007d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007da:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80007dc:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80007e0:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80007e6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80007ea:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80007ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80007f0:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80007f4:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80007f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80007fa:	2001      	movs	r0, #1
 80007fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000800:	1c7b      	adds	r3, r7, #1
 8000802:	d0d5      	beq.n	80007b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000804:	f7ff fe52 	bl	80004ac <HAL_GetTick>
 8000808:	eba0 0009 	sub.w	r0, r0, r9
 800080c:	4287      	cmp	r7, r0
 800080e:	d301      	bcc.n	8000814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8000810:	2f00      	cmp	r7, #0
 8000812:	d1cd      	bne.n	80007b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000814:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8000816:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000818:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800081a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800081e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000822:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000824:	f042 0220 	orr.w	r2, r2, #32
 8000828:	e7e4      	b.n	80007f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

0800082a <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800082a:	b570      	push	{r4, r5, r6, lr}
 800082c:	4604      	mov	r4, r0
 800082e:	460d      	mov	r5, r1
 8000830:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000832:	6823      	ldr	r3, [r4, #0]
 8000834:	695b      	ldr	r3, [r3, #20]
 8000836:	075b      	lsls	r3, r3, #29
 8000838:	d501      	bpl.n	800083e <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800083a:	2000      	movs	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800083e:	4620      	mov	r0, r4
 8000840:	f7ff ff95 	bl	800076e <I2C_IsAcknowledgeFailed>
 8000844:	b9a8      	cbnz	r0, 8000872 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000846:	1c6a      	adds	r2, r5, #1
 8000848:	d0f3      	beq.n	8000832 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800084a:	f7ff fe2f 	bl	80004ac <HAL_GetTick>
 800084e:	1b80      	subs	r0, r0, r6
 8000850:	4285      	cmp	r5, r0
 8000852:	d301      	bcc.n	8000858 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000854:	2d00      	cmp	r5, #0
 8000856:	d1ec      	bne.n	8000832 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000858:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800085a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800085c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800085e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000862:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000866:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000868:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800086c:	f042 0220 	orr.w	r2, r2, #32
 8000870:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000872:	2001      	movs	r0, #1
}
 8000874:	bd70      	pop	{r4, r5, r6, pc}

08000876 <I2C_WaitOnFlagUntilTimeout>:
{
 8000876:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800087a:	4604      	mov	r4, r0
 800087c:	4690      	mov	r8, r2
 800087e:	461f      	mov	r7, r3
 8000880:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000882:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8000886:	b28d      	uxth	r5, r1
 8000888:	6823      	ldr	r3, [r4, #0]
 800088a:	f1b9 0f01 	cmp.w	r9, #1
 800088e:	bf0c      	ite	eq
 8000890:	695b      	ldreq	r3, [r3, #20]
 8000892:	699b      	ldrne	r3, [r3, #24]
 8000894:	ea35 0303 	bics.w	r3, r5, r3
 8000898:	bf0c      	ite	eq
 800089a:	2301      	moveq	r3, #1
 800089c:	2300      	movne	r3, #0
 800089e:	4543      	cmp	r3, r8
 80008a0:	d002      	beq.n	80008a8 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 80008a2:	2000      	movs	r0, #0
}
 80008a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 80008a8:	1c7b      	adds	r3, r7, #1
 80008aa:	d0ed      	beq.n	8000888 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008ac:	f7ff fdfe 	bl	80004ac <HAL_GetTick>
 80008b0:	1b80      	subs	r0, r0, r6
 80008b2:	4287      	cmp	r7, r0
 80008b4:	d301      	bcc.n	80008ba <I2C_WaitOnFlagUntilTimeout+0x44>
 80008b6:	2f00      	cmp	r7, #0
 80008b8:	d1e6      	bne.n	8000888 <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80008ba:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80008bc:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80008be:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80008c0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80008c4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80008c8:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80008ca:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80008ce:	f042 0220 	orr.w	r2, r2, #32
 80008d2:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80008d4:	2001      	movs	r0, #1
 80008d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080008da <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80008da:	b570      	push	{r4, r5, r6, lr}
 80008dc:	4604      	mov	r4, r0
 80008de:	460d      	mov	r5, r1
 80008e0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80008e2:	6823      	ldr	r3, [r4, #0]
 80008e4:	695b      	ldr	r3, [r3, #20]
 80008e6:	061b      	lsls	r3, r3, #24
 80008e8:	d501      	bpl.n	80008ee <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 80008ea:	2000      	movs	r0, #0
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80008ee:	4620      	mov	r0, r4
 80008f0:	f7ff ff3d 	bl	800076e <I2C_IsAcknowledgeFailed>
 80008f4:	b9a8      	cbnz	r0, 8000922 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80008f6:	1c6a      	adds	r2, r5, #1
 80008f8:	d0f3      	beq.n	80008e2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008fa:	f7ff fdd7 	bl	80004ac <HAL_GetTick>
 80008fe:	1b80      	subs	r0, r0, r6
 8000900:	4285      	cmp	r5, r0
 8000902:	d301      	bcc.n	8000908 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000904:	2d00      	cmp	r5, #0
 8000906:	d1ec      	bne.n	80008e2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000908:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800090a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800090c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800090e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000912:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000916:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000918:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800091c:	f042 0220 	orr.w	r2, r2, #32
 8000920:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000922:	2001      	movs	r0, #1
}
 8000924:	bd70      	pop	{r4, r5, r6, pc}
	...

08000928 <HAL_I2C_Init>:
{
 8000928:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 800092a:	4604      	mov	r4, r0
 800092c:	b908      	cbnz	r0, 8000932 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800092e:	2001      	movs	r0, #1
 8000930:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000932:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000936:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800093a:	b91b      	cbnz	r3, 8000944 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 800093c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000940:	f7ff fcd6 	bl	80002f0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000944:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000946:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000948:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800094c:	6813      	ldr	r3, [r2, #0]
 800094e:	f023 0301 	bic.w	r3, r3, #1
 8000952:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000954:	f000 fbd2 	bl	80010fc <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000958:	6865      	ldr	r5, [r4, #4]
 800095a:	4b41      	ldr	r3, [pc, #260]	; (8000a60 <HAL_I2C_Init+0x138>)
 800095c:	429d      	cmp	r5, r3
 800095e:	d84d      	bhi.n	80009fc <HAL_I2C_Init+0xd4>
 8000960:	4b40      	ldr	r3, [pc, #256]	; (8000a64 <HAL_I2C_Init+0x13c>)
 8000962:	4298      	cmp	r0, r3
 8000964:	d9e3      	bls.n	800092e <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000966:	4940      	ldr	r1, [pc, #256]	; (8000a68 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000968:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800096a:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800096e:	6853      	ldr	r3, [r2, #4]
 8000970:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000974:	430b      	orrs	r3, r1
 8000976:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000978:	6a13      	ldr	r3, [r2, #32]
 800097a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800097e:	3101      	adds	r1, #1
 8000980:	4319      	orrs	r1, r3
 8000982:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000984:	69d1      	ldr	r1, [r2, #28]
 8000986:	4b36      	ldr	r3, [pc, #216]	; (8000a60 <HAL_I2C_Init+0x138>)
 8000988:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800098c:	429d      	cmp	r5, r3
 800098e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000992:	f100 30ff 	add.w	r0, r0, #4294967295
 8000996:	d848      	bhi.n	8000a2a <HAL_I2C_Init+0x102>
 8000998:	006d      	lsls	r5, r5, #1
 800099a:	fbb0 f0f5 	udiv	r0, r0, r5
 800099e:	3001      	adds	r0, #1
 80009a0:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80009a4:	2b04      	cmp	r3, #4
 80009a6:	bf38      	it	cc
 80009a8:	2304      	movcc	r3, #4
 80009aa:	430b      	orrs	r3, r1
 80009ac:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80009ae:	6811      	ldr	r1, [r2, #0]
 80009b0:	6a20      	ldr	r0, [r4, #32]
 80009b2:	69e3      	ldr	r3, [r4, #28]
 80009b4:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80009b8:	4303      	orrs	r3, r0
 80009ba:	430b      	orrs	r3, r1
 80009bc:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80009be:	6891      	ldr	r1, [r2, #8]
 80009c0:	68e0      	ldr	r0, [r4, #12]
 80009c2:	6923      	ldr	r3, [r4, #16]
 80009c4:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80009c8:	4303      	orrs	r3, r0
 80009ca:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80009ce:	430b      	orrs	r3, r1
 80009d0:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80009d2:	68d1      	ldr	r1, [r2, #12]
 80009d4:	69a0      	ldr	r0, [r4, #24]
 80009d6:	6963      	ldr	r3, [r4, #20]
 80009d8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80009dc:	4303      	orrs	r3, r0
 80009de:	430b      	orrs	r3, r1
 80009e0:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80009e2:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009e4:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80009ec:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009ee:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80009f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80009f4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80009f6:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80009fa:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80009fc:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <HAL_I2C_Init+0x144>)
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d995      	bls.n	800092e <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000a02:	4e19      	ldr	r6, [pc, #100]	; (8000a68 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000a04:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8000a08:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000a0c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000a0e:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000a10:	6853      	ldr	r3, [r2, #4]
 8000a12:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000a16:	4333      	orrs	r3, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000a18:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000a1c:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000a1e:	6a13      	ldr	r3, [r2, #32]
 8000a20:	fbb1 f1f6 	udiv	r1, r1, r6
 8000a24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000a28:	e7a9      	b.n	800097e <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000a2a:	68a3      	ldr	r3, [r4, #8]
 8000a2c:	b953      	cbnz	r3, 8000a44 <HAL_I2C_Init+0x11c>
 8000a2e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000a32:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a36:	1c43      	adds	r3, r0, #1
 8000a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a3c:	b16b      	cbz	r3, 8000a5a <HAL_I2C_Init+0x132>
 8000a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a42:	e7b2      	b.n	80009aa <HAL_I2C_Init+0x82>
 8000a44:	2319      	movs	r3, #25
 8000a46:	436b      	muls	r3, r5
 8000a48:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a4c:	1c43      	adds	r3, r0, #1
 8000a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a52:	b113      	cbz	r3, 8000a5a <HAL_I2C_Init+0x132>
 8000a54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a58:	e7a7      	b.n	80009aa <HAL_I2C_Init+0x82>
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e7a5      	b.n	80009aa <HAL_I2C_Init+0x82>
 8000a5e:	bf00      	nop
 8000a60:	000186a0 	.word	0x000186a0
 8000a64:	001e847f 	.word	0x001e847f
 8000a68:	000f4240 	.word	0x000f4240
 8000a6c:	003d08ff 	.word	0x003d08ff

08000a70 <HAL_I2C_Master_Transmit>:
{
 8000a70:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000a74:	4604      	mov	r4, r0
 8000a76:	461f      	mov	r7, r3
 8000a78:	460d      	mov	r5, r1
 8000a7a:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8000a7c:	f7ff fd16 	bl	80004ac <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a80:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8000a84:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a86:	2b20      	cmp	r3, #32
 8000a88:	d004      	beq.n	8000a94 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8000a8a:	2502      	movs	r5, #2
}
 8000a8c:	4628      	mov	r0, r5
 8000a8e:	b004      	add	sp, #16
 8000a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000a94:	9000      	str	r0, [sp, #0]
 8000a96:	2319      	movs	r3, #25
 8000a98:	2201      	movs	r2, #1
 8000a9a:	4958      	ldr	r1, [pc, #352]	; (8000bfc <HAL_I2C_Master_Transmit+0x18c>)
 8000a9c:	4620      	mov	r0, r4
 8000a9e:	f7ff feea 	bl	8000876 <I2C_WaitOnFlagUntilTimeout>
 8000aa2:	2800      	cmp	r0, #0
 8000aa4:	d1f1      	bne.n	8000a8a <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8000aa6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d0ed      	beq.n	8000a8a <HAL_I2C_Master_Transmit+0x1a>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000ab4:	6823      	ldr	r3, [r4, #0]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000aba:	bf5e      	ittt	pl
 8000abc:	681a      	ldrpl	r2, [r3, #0]
 8000abe:	f042 0201 	orrpl.w	r2, r2, #1
 8000ac2:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000aca:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000acc:	2221      	movs	r2, #33	; 0x21
 8000ace:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000ad2:	2210      	movs	r2, #16
 8000ad4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8000adc:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000ade:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8000ae0:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8000ae4:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000ae6:	4a46      	ldr	r2, [pc, #280]	; (8000c00 <HAL_I2C_Master_Transmit+0x190>)
 8000ae8:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000aea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000aec:	2a08      	cmp	r2, #8
 8000aee:	d004      	beq.n	8000afa <HAL_I2C_Master_Transmit+0x8a>
 8000af0:	2a01      	cmp	r2, #1
 8000af2:	d002      	beq.n	8000afa <HAL_I2C_Master_Transmit+0x8a>
 8000af4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8000af8:	d104      	bne.n	8000b04 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	e002      	b.n	8000b0a <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000b04:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000b06:	2a12      	cmp	r2, #18
 8000b08:	d0f7      	beq.n	8000afa <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000b0a:	9600      	str	r6, [sp, #0]
 8000b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000b14:	4620      	mov	r0, r4
 8000b16:	f7ff feae 	bl	8000876 <I2C_WaitOnFlagUntilTimeout>
 8000b1a:	b108      	cbz	r0, 8000b20 <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 8000b1c:	2501      	movs	r5, #1
 8000b1e:	e7b5      	b.n	8000a8c <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b20:	6923      	ldr	r3, [r4, #16]
 8000b22:	6822      	ldr	r2, [r4, #0]
 8000b24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b28:	d113      	bne.n	8000b52 <HAL_I2C_Master_Transmit+0xe2>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000b2a:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000b2e:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000b30:	4633      	mov	r3, r6
 8000b32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000b34:	4933      	ldr	r1, [pc, #204]	; (8000c04 <HAL_I2C_Master_Transmit+0x194>)
 8000b36:	4620      	mov	r0, r4
 8000b38:	f7ff fe32 	bl	80007a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000b3c:	4605      	mov	r5, r0
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d1ec      	bne.n	8000b1c <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	9003      	str	r0, [sp, #12]
 8000b46:	695a      	ldr	r2, [r3, #20]
 8000b48:	9203      	str	r2, [sp, #12]
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	9303      	str	r3, [sp, #12]
 8000b4e:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8000b50:	e044      	b.n	8000bdc <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000b52:	11eb      	asrs	r3, r5, #7
 8000b54:	f003 0306 	and.w	r3, r3, #6
 8000b58:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000b5c:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000b5e:	492a      	ldr	r1, [pc, #168]	; (8000c08 <HAL_I2C_Master_Transmit+0x198>)
 8000b60:	4633      	mov	r3, r6
 8000b62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000b64:	4620      	mov	r0, r4
 8000b66:	f7ff fe1b 	bl	80007a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d1d6      	bne.n	8000b1c <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000b6e:	6823      	ldr	r3, [r4, #0]
 8000b70:	b2ed      	uxtb	r5, r5
 8000b72:	611d      	str	r5, [r3, #16]
 8000b74:	e7dc      	b.n	8000b30 <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000b76:	4632      	mov	r2, r6
 8000b78:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000b7a:	4620      	mov	r0, r4
 8000b7c:	f7ff fead 	bl	80008da <I2C_WaitOnTXEFlagUntilTimeout>
 8000b80:	b140      	cbz	r0, 8000b94 <HAL_I2C_Master_Transmit+0x124>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000b82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b84:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b86:	bf01      	itttt	eq
 8000b88:	6822      	ldreq	r2, [r4, #0]
 8000b8a:	6813      	ldreq	r3, [r2, #0]
 8000b8c:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8000b90:	6013      	streq	r3, [r2, #0]
 8000b92:	e7c3      	b.n	8000b1c <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000b94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b96:	6820      	ldr	r0, [r4, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000b9e:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8000ba0:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000ba2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	b292      	uxth	r2, r2
 8000ba8:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000baa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000bac:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8000bae:	1e51      	subs	r1, r2, #1
 8000bb0:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000bb2:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8000bb4:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000bb6:	d50a      	bpl.n	8000bce <HAL_I2C_Master_Transmit+0x15e>
 8000bb8:	b149      	cbz	r1, 8000bce <HAL_I2C_Master_Transmit+0x15e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000bba:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8000bbc:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000bbe:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8000bc0:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8000bc2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000bc4:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000bcc:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000bce:	4632      	mov	r2, r6
 8000bd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f7ff fe29 	bl	800082a <I2C_WaitOnBTFFlagUntilTimeout>
 8000bd8:	2800      	cmp	r0, #0
 8000bda:	d1d2      	bne.n	8000b82 <HAL_I2C_Master_Transmit+0x112>
    while (hi2c->XferSize > 0U)
 8000bdc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d1c9      	bne.n	8000b76 <HAL_I2C_Master_Transmit+0x106>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000be2:	6821      	ldr	r1, [r4, #0]
 8000be4:	680a      	ldr	r2, [r1, #0]
 8000be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000bea:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000bec:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8000bee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000bf2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bf6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8000bfa:	e747      	b.n	8000a8c <HAL_I2C_Master_Transmit+0x1c>
 8000bfc:	00100002 	.word	0x00100002
 8000c00:	ffff0000 	.word	0xffff0000
 8000c04:	00010002 	.word	0x00010002
 8000c08:	00010008 	.word	0x00010008

08000c0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c0c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c10:	4605      	mov	r5, r0
 8000c12:	b908      	cbnz	r0, 8000c18 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000c14:	2001      	movs	r0, #1
 8000c16:	e03c      	b.n	8000c92 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c18:	6803      	ldr	r3, [r0, #0]
 8000c1a:	07db      	lsls	r3, r3, #31
 8000c1c:	d410      	bmi.n	8000c40 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c1e:	682b      	ldr	r3, [r5, #0]
 8000c20:	079f      	lsls	r7, r3, #30
 8000c22:	d45d      	bmi.n	8000ce0 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c24:	682b      	ldr	r3, [r5, #0]
 8000c26:	0719      	lsls	r1, r3, #28
 8000c28:	f100 8094 	bmi.w	8000d54 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c2c:	682b      	ldr	r3, [r5, #0]
 8000c2e:	075a      	lsls	r2, r3, #29
 8000c30:	f100 80be 	bmi.w	8000db0 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c34:	69e8      	ldr	r0, [r5, #28]
 8000c36:	2800      	cmp	r0, #0
 8000c38:	f040 812c 	bne.w	8000e94 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	e028      	b.n	8000c92 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c40:	4c8f      	ldr	r4, [pc, #572]	; (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000c42:	6863      	ldr	r3, [r4, #4]
 8000c44:	f003 030c 	and.w	r3, r3, #12
 8000c48:	2b04      	cmp	r3, #4
 8000c4a:	d007      	beq.n	8000c5c <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c4c:	6863      	ldr	r3, [r4, #4]
 8000c4e:	f003 030c 	and.w	r3, r3, #12
 8000c52:	2b08      	cmp	r3, #8
 8000c54:	d109      	bne.n	8000c6a <HAL_RCC_OscConfig+0x5e>
 8000c56:	6863      	ldr	r3, [r4, #4]
 8000c58:	03de      	lsls	r6, r3, #15
 8000c5a:	d506      	bpl.n	8000c6a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	039c      	lsls	r4, r3, #14
 8000c60:	d5dd      	bpl.n	8000c1e <HAL_RCC_OscConfig+0x12>
 8000c62:	686b      	ldr	r3, [r5, #4]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1da      	bne.n	8000c1e <HAL_RCC_OscConfig+0x12>
 8000c68:	e7d4      	b.n	8000c14 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c6a:	686b      	ldr	r3, [r5, #4]
 8000c6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c70:	d112      	bne.n	8000c98 <HAL_RCC_OscConfig+0x8c>
 8000c72:	6823      	ldr	r3, [r4, #0]
 8000c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c78:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c7a:	f7ff fc17 	bl	80004ac <HAL_GetTick>
 8000c7e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c80:	6823      	ldr	r3, [r4, #0]
 8000c82:	0398      	lsls	r0, r3, #14
 8000c84:	d4cb      	bmi.n	8000c1e <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c86:	f7ff fc11 	bl	80004ac <HAL_GetTick>
 8000c8a:	1b80      	subs	r0, r0, r6
 8000c8c:	2864      	cmp	r0, #100	; 0x64
 8000c8e:	d9f7      	bls.n	8000c80 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000c90:	2003      	movs	r0, #3
}
 8000c92:	b002      	add	sp, #8
 8000c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c98:	b99b      	cbnz	r3, 8000cc2 <HAL_RCC_OscConfig+0xb6>
 8000c9a:	6823      	ldr	r3, [r4, #0]
 8000c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca0:	6023      	str	r3, [r4, #0]
 8000ca2:	6823      	ldr	r3, [r4, #0]
 8000ca4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000caa:	f7ff fbff 	bl	80004ac <HAL_GetTick>
 8000cae:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb0:	6823      	ldr	r3, [r4, #0]
 8000cb2:	0399      	lsls	r1, r3, #14
 8000cb4:	d5b3      	bpl.n	8000c1e <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb6:	f7ff fbf9 	bl	80004ac <HAL_GetTick>
 8000cba:	1b80      	subs	r0, r0, r6
 8000cbc:	2864      	cmp	r0, #100	; 0x64
 8000cbe:	d9f7      	bls.n	8000cb0 <HAL_RCC_OscConfig+0xa4>
 8000cc0:	e7e6      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cc2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cc6:	6823      	ldr	r3, [r4, #0]
 8000cc8:	d103      	bne.n	8000cd2 <HAL_RCC_OscConfig+0xc6>
 8000cca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cce:	6023      	str	r3, [r4, #0]
 8000cd0:	e7cf      	b.n	8000c72 <HAL_RCC_OscConfig+0x66>
 8000cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd6:	6023      	str	r3, [r4, #0]
 8000cd8:	6823      	ldr	r3, [r4, #0]
 8000cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cde:	e7cb      	b.n	8000c78 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ce0:	4c67      	ldr	r4, [pc, #412]	; (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000ce2:	6863      	ldr	r3, [r4, #4]
 8000ce4:	f013 0f0c 	tst.w	r3, #12
 8000ce8:	d007      	beq.n	8000cfa <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cea:	6863      	ldr	r3, [r4, #4]
 8000cec:	f003 030c 	and.w	r3, r3, #12
 8000cf0:	2b08      	cmp	r3, #8
 8000cf2:	d110      	bne.n	8000d16 <HAL_RCC_OscConfig+0x10a>
 8000cf4:	6863      	ldr	r3, [r4, #4]
 8000cf6:	03da      	lsls	r2, r3, #15
 8000cf8:	d40d      	bmi.n	8000d16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cfa:	6823      	ldr	r3, [r4, #0]
 8000cfc:	079b      	lsls	r3, r3, #30
 8000cfe:	d502      	bpl.n	8000d06 <HAL_RCC_OscConfig+0xfa>
 8000d00:	692b      	ldr	r3, [r5, #16]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d186      	bne.n	8000c14 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d06:	6823      	ldr	r3, [r4, #0]
 8000d08:	696a      	ldr	r2, [r5, #20]
 8000d0a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d0e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000d12:	6023      	str	r3, [r4, #0]
 8000d14:	e786      	b.n	8000c24 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d16:	692a      	ldr	r2, [r5, #16]
 8000d18:	4b5a      	ldr	r3, [pc, #360]	; (8000e84 <HAL_RCC_OscConfig+0x278>)
 8000d1a:	b16a      	cbz	r2, 8000d38 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d20:	f7ff fbc4 	bl	80004ac <HAL_GetTick>
 8000d24:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	079f      	lsls	r7, r3, #30
 8000d2a:	d4ec      	bmi.n	8000d06 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d2c:	f7ff fbbe 	bl	80004ac <HAL_GetTick>
 8000d30:	1b80      	subs	r0, r0, r6
 8000d32:	2802      	cmp	r0, #2
 8000d34:	d9f7      	bls.n	8000d26 <HAL_RCC_OscConfig+0x11a>
 8000d36:	e7ab      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000d38:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d3a:	f7ff fbb7 	bl	80004ac <HAL_GetTick>
 8000d3e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d40:	6823      	ldr	r3, [r4, #0]
 8000d42:	0798      	lsls	r0, r3, #30
 8000d44:	f57f af6e 	bpl.w	8000c24 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d48:	f7ff fbb0 	bl	80004ac <HAL_GetTick>
 8000d4c:	1b80      	subs	r0, r0, r6
 8000d4e:	2802      	cmp	r0, #2
 8000d50:	d9f6      	bls.n	8000d40 <HAL_RCC_OscConfig+0x134>
 8000d52:	e79d      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d54:	69aa      	ldr	r2, [r5, #24]
 8000d56:	4c4a      	ldr	r4, [pc, #296]	; (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000d58:	4b4b      	ldr	r3, [pc, #300]	; (8000e88 <HAL_RCC_OscConfig+0x27c>)
 8000d5a:	b1da      	cbz	r2, 8000d94 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d60:	f7ff fba4 	bl	80004ac <HAL_GetTick>
 8000d64:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d68:	079b      	lsls	r3, r3, #30
 8000d6a:	d50d      	bpl.n	8000d88 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000d6c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000d70:	4b46      	ldr	r3, [pc, #280]	; (8000e8c <HAL_RCC_OscConfig+0x280>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d78:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000d7a:	bf00      	nop
  }
  while (Delay --);
 8000d7c:	9b01      	ldr	r3, [sp, #4]
 8000d7e:	1e5a      	subs	r2, r3, #1
 8000d80:	9201      	str	r2, [sp, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f9      	bne.n	8000d7a <HAL_RCC_OscConfig+0x16e>
 8000d86:	e751      	b.n	8000c2c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d88:	f7ff fb90 	bl	80004ac <HAL_GetTick>
 8000d8c:	1b80      	subs	r0, r0, r6
 8000d8e:	2802      	cmp	r0, #2
 8000d90:	d9e9      	bls.n	8000d66 <HAL_RCC_OscConfig+0x15a>
 8000d92:	e77d      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000d94:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d96:	f7ff fb89 	bl	80004ac <HAL_GetTick>
 8000d9a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d9e:	079f      	lsls	r7, r3, #30
 8000da0:	f57f af44 	bpl.w	8000c2c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000da4:	f7ff fb82 	bl	80004ac <HAL_GetTick>
 8000da8:	1b80      	subs	r0, r0, r6
 8000daa:	2802      	cmp	r0, #2
 8000dac:	d9f6      	bls.n	8000d9c <HAL_RCC_OscConfig+0x190>
 8000dae:	e76f      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000db0:	4c33      	ldr	r4, [pc, #204]	; (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000db2:	69e3      	ldr	r3, [r4, #28]
 8000db4:	00d8      	lsls	r0, r3, #3
 8000db6:	d424      	bmi.n	8000e02 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000db8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dba:	69e3      	ldr	r3, [r4, #28]
 8000dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc0:	61e3      	str	r3, [r4, #28]
 8000dc2:	69e3      	ldr	r3, [r4, #28]
 8000dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dcc:	4e30      	ldr	r6, [pc, #192]	; (8000e90 <HAL_RCC_OscConfig+0x284>)
 8000dce:	6833      	ldr	r3, [r6, #0]
 8000dd0:	05d9      	lsls	r1, r3, #23
 8000dd2:	d518      	bpl.n	8000e06 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dd4:	68eb      	ldr	r3, [r5, #12]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d126      	bne.n	8000e28 <HAL_RCC_OscConfig+0x21c>
 8000dda:	6a23      	ldr	r3, [r4, #32]
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000de2:	f7ff fb63 	bl	80004ac <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000de6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dea:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dec:	6a23      	ldr	r3, [r4, #32]
 8000dee:	079b      	lsls	r3, r3, #30
 8000df0:	d53f      	bpl.n	8000e72 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000df2:	2f00      	cmp	r7, #0
 8000df4:	f43f af1e 	beq.w	8000c34 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000df8:	69e3      	ldr	r3, [r4, #28]
 8000dfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dfe:	61e3      	str	r3, [r4, #28]
 8000e00:	e718      	b.n	8000c34 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000e02:	2700      	movs	r7, #0
 8000e04:	e7e2      	b.n	8000dcc <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e06:	6833      	ldr	r3, [r6, #0]
 8000e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e0c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000e0e:	f7ff fb4d 	bl	80004ac <HAL_GetTick>
 8000e12:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e14:	6833      	ldr	r3, [r6, #0]
 8000e16:	05da      	lsls	r2, r3, #23
 8000e18:	d4dc      	bmi.n	8000dd4 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e1a:	f7ff fb47 	bl	80004ac <HAL_GetTick>
 8000e1e:	eba0 0008 	sub.w	r0, r0, r8
 8000e22:	2864      	cmp	r0, #100	; 0x64
 8000e24:	d9f6      	bls.n	8000e14 <HAL_RCC_OscConfig+0x208>
 8000e26:	e733      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e28:	b9ab      	cbnz	r3, 8000e56 <HAL_RCC_OscConfig+0x24a>
 8000e2a:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e2c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e30:	f023 0301 	bic.w	r3, r3, #1
 8000e34:	6223      	str	r3, [r4, #32]
 8000e36:	6a23      	ldr	r3, [r4, #32]
 8000e38:	f023 0304 	bic.w	r3, r3, #4
 8000e3c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000e3e:	f7ff fb35 	bl	80004ac <HAL_GetTick>
 8000e42:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e44:	6a23      	ldr	r3, [r4, #32]
 8000e46:	0798      	lsls	r0, r3, #30
 8000e48:	d5d3      	bpl.n	8000df2 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4a:	f7ff fb2f 	bl	80004ac <HAL_GetTick>
 8000e4e:	1b80      	subs	r0, r0, r6
 8000e50:	4540      	cmp	r0, r8
 8000e52:	d9f7      	bls.n	8000e44 <HAL_RCC_OscConfig+0x238>
 8000e54:	e71c      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e56:	2b05      	cmp	r3, #5
 8000e58:	6a23      	ldr	r3, [r4, #32]
 8000e5a:	d103      	bne.n	8000e64 <HAL_RCC_OscConfig+0x258>
 8000e5c:	f043 0304 	orr.w	r3, r3, #4
 8000e60:	6223      	str	r3, [r4, #32]
 8000e62:	e7ba      	b.n	8000dda <HAL_RCC_OscConfig+0x1ce>
 8000e64:	f023 0301 	bic.w	r3, r3, #1
 8000e68:	6223      	str	r3, [r4, #32]
 8000e6a:	6a23      	ldr	r3, [r4, #32]
 8000e6c:	f023 0304 	bic.w	r3, r3, #4
 8000e70:	e7b6      	b.n	8000de0 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e72:	f7ff fb1b 	bl	80004ac <HAL_GetTick>
 8000e76:	eba0 0008 	sub.w	r0, r0, r8
 8000e7a:	42b0      	cmp	r0, r6
 8000e7c:	d9b6      	bls.n	8000dec <HAL_RCC_OscConfig+0x1e0>
 8000e7e:	e707      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
 8000e80:	40021000 	.word	0x40021000
 8000e84:	42420000 	.word	0x42420000
 8000e88:	42420480 	.word	0x42420480
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e94:	4b2a      	ldr	r3, [pc, #168]	; (8000f40 <HAL_RCC_OscConfig+0x334>)
 8000e96:	685a      	ldr	r2, [r3, #4]
 8000e98:	461c      	mov	r4, r3
 8000e9a:	f002 020c 	and.w	r2, r2, #12
 8000e9e:	2a08      	cmp	r2, #8
 8000ea0:	d03d      	beq.n	8000f1e <HAL_RCC_OscConfig+0x312>
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	4e27      	ldr	r6, [pc, #156]	; (8000f44 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ea6:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000ea8:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eaa:	d12b      	bne.n	8000f04 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000eac:	f7ff fafe 	bl	80004ac <HAL_GetTick>
 8000eb0:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	0199      	lsls	r1, r3, #6
 8000eb6:	d41f      	bmi.n	8000ef8 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000eb8:	6a2b      	ldr	r3, [r5, #32]
 8000eba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ebe:	d105      	bne.n	8000ecc <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ec0:	6862      	ldr	r2, [r4, #4]
 8000ec2:	68a9      	ldr	r1, [r5, #8]
 8000ec4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ecc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000ece:	6862      	ldr	r2, [r4, #4]
 8000ed0:	430b      	orrs	r3, r1
 8000ed2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000eda:	2301      	movs	r3, #1
 8000edc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ede:	f7ff fae5 	bl	80004ac <HAL_GetTick>
 8000ee2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ee4:	6823      	ldr	r3, [r4, #0]
 8000ee6:	019a      	lsls	r2, r3, #6
 8000ee8:	f53f aea8 	bmi.w	8000c3c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eec:	f7ff fade 	bl	80004ac <HAL_GetTick>
 8000ef0:	1b40      	subs	r0, r0, r5
 8000ef2:	2802      	cmp	r0, #2
 8000ef4:	d9f6      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x2d8>
 8000ef6:	e6cb      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef8:	f7ff fad8 	bl	80004ac <HAL_GetTick>
 8000efc:	1bc0      	subs	r0, r0, r7
 8000efe:	2802      	cmp	r0, #2
 8000f00:	d9d7      	bls.n	8000eb2 <HAL_RCC_OscConfig+0x2a6>
 8000f02:	e6c5      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000f04:	f7ff fad2 	bl	80004ac <HAL_GetTick>
 8000f08:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f0a:	6823      	ldr	r3, [r4, #0]
 8000f0c:	019b      	lsls	r3, r3, #6
 8000f0e:	f57f ae95 	bpl.w	8000c3c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f12:	f7ff facb 	bl	80004ac <HAL_GetTick>
 8000f16:	1b40      	subs	r0, r0, r5
 8000f18:	2802      	cmp	r0, #2
 8000f1a:	d9f6      	bls.n	8000f0a <HAL_RCC_OscConfig+0x2fe>
 8000f1c:	e6b8      	b.n	8000c90 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f1e:	2801      	cmp	r0, #1
 8000f20:	f43f aeb7 	beq.w	8000c92 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000f24:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f26:	6a2b      	ldr	r3, [r5, #32]
 8000f28:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	f47f ae71 	bne.w	8000c14 <HAL_RCC_OscConfig+0x8>
 8000f32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f34:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000f38:	1ac0      	subs	r0, r0, r3
 8000f3a:	bf18      	it	ne
 8000f3c:	2001      	movne	r0, #1
 8000f3e:	e6a8      	b.n	8000c92 <HAL_RCC_OscConfig+0x86>
 8000f40:	40021000 	.word	0x40021000
 8000f44:	42420060 	.word	0x42420060

08000f48 <HAL_RCC_GetSysClockFreq>:
{
 8000f48:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f4a:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000f4c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f4e:	ac02      	add	r4, sp, #8
 8000f50:	f103 0510 	add.w	r5, r3, #16
 8000f54:	4622      	mov	r2, r4
 8000f56:	6818      	ldr	r0, [r3, #0]
 8000f58:	6859      	ldr	r1, [r3, #4]
 8000f5a:	3308      	adds	r3, #8
 8000f5c:	c203      	stmia	r2!, {r0, r1}
 8000f5e:	42ab      	cmp	r3, r5
 8000f60:	4614      	mov	r4, r2
 8000f62:	d1f7      	bne.n	8000f54 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f64:	2301      	movs	r3, #1
 8000f66:	f88d 3004 	strb.w	r3, [sp, #4]
 8000f6a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000f6c:	4911      	ldr	r1, [pc, #68]	; (8000fb4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f6e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000f72:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f74:	f003 020c 	and.w	r2, r3, #12
 8000f78:	2a08      	cmp	r2, #8
 8000f7a:	d117      	bne.n	8000fac <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f7c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000f80:	a806      	add	r0, sp, #24
 8000f82:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f84:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f86:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f8a:	d50c      	bpl.n	8000fa6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f8c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f8e:	480a      	ldr	r0, [pc, #40]	; (8000fb8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f90:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f94:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f96:	aa06      	add	r2, sp, #24
 8000f98:	4413      	add	r3, r2
 8000f9a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f9e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000fa2:	b007      	add	sp, #28
 8000fa4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000fa6:	4805      	ldr	r0, [pc, #20]	; (8000fbc <HAL_RCC_GetSysClockFreq+0x74>)
 8000fa8:	4350      	muls	r0, r2
 8000faa:	e7fa      	b.n	8000fa2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000fae:	e7f8      	b.n	8000fa2 <HAL_RCC_GetSysClockFreq+0x5a>
 8000fb0:	08001d84 	.word	0x08001d84
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	007a1200 	.word	0x007a1200
 8000fbc:	003d0900 	.word	0x003d0900

08000fc0 <HAL_RCC_ClockConfig>:
{
 8000fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000fc6:	4604      	mov	r4, r0
 8000fc8:	b910      	cbnz	r0, 8000fd0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000fca:	2001      	movs	r0, #1
 8000fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fd0:	4a45      	ldr	r2, [pc, #276]	; (80010e8 <HAL_RCC_ClockConfig+0x128>)
 8000fd2:	6813      	ldr	r3, [r2, #0]
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d329      	bcc.n	8001030 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fdc:	6821      	ldr	r1, [r4, #0]
 8000fde:	078e      	lsls	r6, r1, #30
 8000fe0:	d431      	bmi.n	8001046 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fe2:	07ca      	lsls	r2, r1, #31
 8000fe4:	d444      	bmi.n	8001070 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000fe6:	4a40      	ldr	r2, [pc, #256]	; (80010e8 <HAL_RCC_ClockConfig+0x128>)
 8000fe8:	6813      	ldr	r3, [r2, #0]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	429d      	cmp	r5, r3
 8000ff0:	d367      	bcc.n	80010c2 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff2:	6822      	ldr	r2, [r4, #0]
 8000ff4:	4d3d      	ldr	r5, [pc, #244]	; (80010ec <HAL_RCC_ClockConfig+0x12c>)
 8000ff6:	f012 0f04 	tst.w	r2, #4
 8000ffa:	d16e      	bne.n	80010da <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ffc:	0713      	lsls	r3, r2, #28
 8000ffe:	d506      	bpl.n	800100e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001000:	686b      	ldr	r3, [r5, #4]
 8001002:	6922      	ldr	r2, [r4, #16]
 8001004:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001008:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800100c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800100e:	f7ff ff9b 	bl	8000f48 <HAL_RCC_GetSysClockFreq>
 8001012:	686b      	ldr	r3, [r5, #4]
 8001014:	4a36      	ldr	r2, [pc, #216]	; (80010f0 <HAL_RCC_ClockConfig+0x130>)
 8001016:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800101a:	5cd3      	ldrb	r3, [r2, r3]
 800101c:	40d8      	lsrs	r0, r3
 800101e:	4b35      	ldr	r3, [pc, #212]	; (80010f4 <HAL_RCC_ClockConfig+0x134>)
 8001020:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001022:	4b35      	ldr	r3, [pc, #212]	; (80010f8 <HAL_RCC_ClockConfig+0x138>)
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	f7ff f9ff 	bl	8000428 <HAL_InitTick>
  return HAL_OK;
 800102a:	2000      	movs	r0, #0
 800102c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001030:	6813      	ldr	r3, [r2, #0]
 8001032:	f023 0307 	bic.w	r3, r3, #7
 8001036:	430b      	orrs	r3, r1
 8001038:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800103a:	6813      	ldr	r3, [r2, #0]
 800103c:	f003 0307 	and.w	r3, r3, #7
 8001040:	4299      	cmp	r1, r3
 8001042:	d1c2      	bne.n	8000fca <HAL_RCC_ClockConfig+0xa>
 8001044:	e7ca      	b.n	8000fdc <HAL_RCC_ClockConfig+0x1c>
 8001046:	4b29      	ldr	r3, [pc, #164]	; (80010ec <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001048:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800104c:	bf1e      	ittt	ne
 800104e:	685a      	ldrne	r2, [r3, #4]
 8001050:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001054:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001056:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001058:	bf42      	ittt	mi
 800105a:	685a      	ldrmi	r2, [r3, #4]
 800105c:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001060:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	68a0      	ldr	r0, [r4, #8]
 8001066:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800106a:	4302      	orrs	r2, r0
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	e7b8      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001070:	6862      	ldr	r2, [r4, #4]
 8001072:	4e1e      	ldr	r6, [pc, #120]	; (80010ec <HAL_RCC_ClockConfig+0x12c>)
 8001074:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001076:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001078:	d11b      	bne.n	80010b2 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800107e:	d0a4      	beq.n	8000fca <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001080:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001082:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001086:	f023 0303 	bic.w	r3, r3, #3
 800108a:	4313      	orrs	r3, r2
 800108c:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800108e:	f7ff fa0d 	bl	80004ac <HAL_GetTick>
 8001092:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001094:	6873      	ldr	r3, [r6, #4]
 8001096:	6862      	ldr	r2, [r4, #4]
 8001098:	f003 030c 	and.w	r3, r3, #12
 800109c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80010a0:	d0a1      	beq.n	8000fe6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010a2:	f7ff fa03 	bl	80004ac <HAL_GetTick>
 80010a6:	1bc0      	subs	r0, r0, r7
 80010a8:	4540      	cmp	r0, r8
 80010aa:	d9f3      	bls.n	8001094 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80010ac:	2003      	movs	r0, #3
}
 80010ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010b2:	2a02      	cmp	r2, #2
 80010b4:	d102      	bne.n	80010bc <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010b6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80010ba:	e7e0      	b.n	800107e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010bc:	f013 0f02 	tst.w	r3, #2
 80010c0:	e7dd      	b.n	800107e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c2:	6813      	ldr	r3, [r2, #0]
 80010c4:	f023 0307 	bic.w	r3, r3, #7
 80010c8:	432b      	orrs	r3, r5
 80010ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010cc:	6813      	ldr	r3, [r2, #0]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	429d      	cmp	r5, r3
 80010d4:	f47f af79 	bne.w	8000fca <HAL_RCC_ClockConfig+0xa>
 80010d8:	e78b      	b.n	8000ff2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010da:	686b      	ldr	r3, [r5, #4]
 80010dc:	68e1      	ldr	r1, [r4, #12]
 80010de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010e2:	430b      	orrs	r3, r1
 80010e4:	606b      	str	r3, [r5, #4]
 80010e6:	e789      	b.n	8000ffc <HAL_RCC_ClockConfig+0x3c>
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	08001d9a 	.word	0x08001d9a
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000008 	.word	0x20000008

080010fc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <HAL_RCC_GetPCLK1Freq+0x14>)
 80010fe:	4a05      	ldr	r2, [pc, #20]	; (8001114 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001106:	5cd3      	ldrb	r3, [r2, r3]
 8001108:	4a03      	ldr	r2, [pc, #12]	; (8001118 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800110a:	6810      	ldr	r0, [r2, #0]
}
 800110c:	40d8      	lsrs	r0, r3
 800110e:	4770      	bx	lr
 8001110:	40021000 	.word	0x40021000
 8001114:	08001daa 	.word	0x08001daa
 8001118:	20000000 	.word	0x20000000

0800111c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800111c:	6803      	ldr	r3, [r0, #0]
{
 800111e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001122:	07d9      	lsls	r1, r3, #31
{
 8001124:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001126:	d520      	bpl.n	800116a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001128:	4c35      	ldr	r4, [pc, #212]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800112a:	69e3      	ldr	r3, [r4, #28]
 800112c:	00da      	lsls	r2, r3, #3
 800112e:	d432      	bmi.n	8001196 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001130:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	69e3      	ldr	r3, [r4, #28]
 8001134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001138:	61e3      	str	r3, [r4, #28]
 800113a:	69e3      	ldr	r3, [r4, #28]
 800113c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001144:	4e2f      	ldr	r6, [pc, #188]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001146:	6833      	ldr	r3, [r6, #0]
 8001148:	05db      	lsls	r3, r3, #23
 800114a:	d526      	bpl.n	800119a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800114c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800114e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001152:	d136      	bne.n	80011c2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001154:	6a23      	ldr	r3, [r4, #32]
 8001156:	686a      	ldr	r2, [r5, #4]
 8001158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800115c:	4313      	orrs	r3, r2
 800115e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001160:	b11f      	cbz	r7, 800116a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001162:	69e3      	ldr	r3, [r4, #28]
 8001164:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001168:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800116a:	6828      	ldr	r0, [r5, #0]
 800116c:	0783      	lsls	r3, r0, #30
 800116e:	d506      	bpl.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001170:	4a23      	ldr	r2, [pc, #140]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001172:	68a9      	ldr	r1, [r5, #8]
 8001174:	6853      	ldr	r3, [r2, #4]
 8001176:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800117a:	430b      	orrs	r3, r1
 800117c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800117e:	f010 0010 	ands.w	r0, r0, #16
 8001182:	d01b      	beq.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001184:	4a1e      	ldr	r2, [pc, #120]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001186:	68e9      	ldr	r1, [r5, #12]
 8001188:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800118a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800118c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001190:	430b      	orrs	r3, r1
 8001192:	6053      	str	r3, [r2, #4]
 8001194:	e012      	b.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001196:	2700      	movs	r7, #0
 8001198:	e7d4      	b.n	8001144 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800119a:	6833      	ldr	r3, [r6, #0]
 800119c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80011a2:	f7ff f983 	bl	80004ac <HAL_GetTick>
 80011a6:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a8:	6833      	ldr	r3, [r6, #0]
 80011aa:	05d8      	lsls	r0, r3, #23
 80011ac:	d4ce      	bmi.n	800114c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ae:	f7ff f97d 	bl	80004ac <HAL_GetTick>
 80011b2:	eba0 0008 	sub.w	r0, r0, r8
 80011b6:	2864      	cmp	r0, #100	; 0x64
 80011b8:	d9f6      	bls.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80011ba:	2003      	movs	r0, #3
}
 80011bc:	b002      	add	sp, #8
 80011be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011c2:	686a      	ldr	r2, [r5, #4]
 80011c4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d0c3      	beq.n	8001154 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80011cc:	2001      	movs	r0, #1
 80011ce:	4a0e      	ldr	r2, [pc, #56]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011d0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80011d2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80011d4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80011da:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80011dc:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80011de:	07d9      	lsls	r1, r3, #31
 80011e0:	d5b8      	bpl.n	8001154 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80011e2:	f7ff f963 	bl	80004ac <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80011ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ec:	6a23      	ldr	r3, [r4, #32]
 80011ee:	079a      	lsls	r2, r3, #30
 80011f0:	d4b0      	bmi.n	8001154 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff f95b 	bl	80004ac <HAL_GetTick>
 80011f6:	1b80      	subs	r0, r0, r6
 80011f8:	4540      	cmp	r0, r8
 80011fa:	d9f7      	bls.n	80011ec <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80011fc:	e7dd      	b.n	80011ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000
 8001204:	40007000 	.word	0x40007000
 8001208:	42420440 	.word	0x42420440

0800120c <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800120c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120e:	4604      	mov	r4, r0
 8001210:	460e      	mov	r6, r1
 8001212:	4615      	mov	r5, r2
 8001214:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001216:	6821      	ldr	r1, [r4, #0]
 8001218:	688a      	ldr	r2, [r1, #8]
 800121a:	ea36 0302 	bics.w	r3, r6, r2
 800121e:	d001      	beq.n	8001224 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001220:	2000      	movs	r0, #0
}
 8001222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001224:	1c6b      	adds	r3, r5, #1
 8001226:	d0f7      	beq.n	8001218 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001228:	f7ff f940 	bl	80004ac <HAL_GetTick>
 800122c:	1bc0      	subs	r0, r0, r7
 800122e:	4285      	cmp	r5, r0
 8001230:	d8f1      	bhi.n	8001216 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800123a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800123c:	6862      	ldr	r2, [r4, #4]
 800123e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001242:	d10a      	bne.n	800125a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8001244:	68a2      	ldr	r2, [r4, #8]
 8001246:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800124a:	d002      	beq.n	8001252 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800124c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001250:	d103      	bne.n	800125a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001258:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800125a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800125c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001260:	d107      	bne.n	8001272 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001270:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001272:	2301      	movs	r3, #1
 8001274:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001278:	2300      	movs	r3, #0
 800127a:	2003      	movs	r0, #3
 800127c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001282 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001282:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001284:	4613      	mov	r3, r2
 8001286:	460a      	mov	r2, r1
 8001288:	2180      	movs	r1, #128	; 0x80
{
 800128a:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800128c:	f7ff ffbe 	bl	800120c <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8001290:	b120      	cbz	r0, 800129c <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001292:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001294:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001296:	f043 0320 	orr.w	r3, r3, #32
 800129a:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800129c:	bd10      	pop	{r4, pc}

0800129e <HAL_SPI_Init>:
{
 800129e:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80012a0:	4604      	mov	r4, r0
 80012a2:	2800      	cmp	r0, #0
 80012a4:	d034      	beq.n	8001310 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80012aa:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80012ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012b2:	b91b      	cbnz	r3, 80012bc <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80012b4:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80012b8:	f7ff f84c 	bl	8000354 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80012bc:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80012be:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80012c0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80012c4:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012c6:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80012c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012cc:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012ce:	6863      	ldr	r3, [r4, #4]
 80012d0:	69a1      	ldr	r1, [r4, #24]
 80012d2:	4303      	orrs	r3, r0
 80012d4:	68e0      	ldr	r0, [r4, #12]
 80012d6:	4303      	orrs	r3, r0
 80012d8:	6920      	ldr	r0, [r4, #16]
 80012da:	4303      	orrs	r3, r0
 80012dc:	6960      	ldr	r0, [r4, #20]
 80012de:	4303      	orrs	r3, r0
 80012e0:	69e0      	ldr	r0, [r4, #28]
 80012e2:	4303      	orrs	r3, r0
 80012e4:	6a20      	ldr	r0, [r4, #32]
 80012e6:	4303      	orrs	r3, r0
 80012e8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012ea:	4303      	orrs	r3, r0
 80012ec:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012f0:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012f2:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012f4:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012f8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012fa:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012fc:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80012fe:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001300:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001304:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001306:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001308:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800130a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 800130e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001310:	2001      	movs	r0, #1
}
 8001312:	bd10      	pop	{r4, pc}

08001314 <HAL_SPI_TransmitReceive>:
{
 8001314:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001318:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800131a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800131e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001320:	2b01      	cmp	r3, #1
{
 8001322:	460d      	mov	r5, r1
 8001324:	4691      	mov	r9, r2
 8001326:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001328:	f000 80e2 	beq.w	80014f0 <HAL_SPI_TransmitReceive+0x1dc>
 800132c:	2301      	movs	r3, #1
 800132e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001332:	f7ff f8bb 	bl	80004ac <HAL_GetTick>
  tmp_state           = hspi->State;
 8001336:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 800133a:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 800133c:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800133e:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8001340:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001342:	d00a      	beq.n	800135a <HAL_SPI_TransmitReceive+0x46>
 8001344:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001348:	f040 80d0 	bne.w	80014ec <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800134c:	68a0      	ldr	r0, [r4, #8]
 800134e:	2800      	cmp	r0, #0
 8001350:	f040 80cc 	bne.w	80014ec <HAL_SPI_TransmitReceive+0x1d8>
 8001354:	2b04      	cmp	r3, #4
 8001356:	f040 80c9 	bne.w	80014ec <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800135a:	2d00      	cmp	r5, #0
 800135c:	f000 80c4 	beq.w	80014e8 <HAL_SPI_TransmitReceive+0x1d4>
 8001360:	f1b9 0f00 	cmp.w	r9, #0
 8001364:	f000 80c0 	beq.w	80014e8 <HAL_SPI_TransmitReceive+0x1d4>
 8001368:	2e00      	cmp	r6, #0
 800136a:	f000 80bd 	beq.w	80014e8 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800136e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001372:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001376:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001378:	bf1c      	itt	ne
 800137a:	2305      	movne	r3, #5
 800137c:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001380:	2300      	movs	r3, #0
 8001382:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001384:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001386:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001388:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800138a:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800138c:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800138e:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001390:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001392:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001394:	bf58      	it	pl
 8001396:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001398:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 800139a:	bf58      	it	pl
 800139c:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80013a0:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80013a2:	bf58      	it	pl
 80013a4:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80013a6:	68e2      	ldr	r2, [r4, #12]
 80013a8:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80013ac:	d158      	bne.n	8001460 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80013ae:	b109      	cbz	r1, 80013b4 <HAL_SPI_TransmitReceive+0xa0>
 80013b0:	2e01      	cmp	r6, #1
 80013b2:	d107      	bne.n	80013c4 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80013b4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80013b8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80013ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80013bc:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80013be:	3b01      	subs	r3, #1
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80013c4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80013c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	b9ab      	cbnz	r3, 80013f8 <HAL_SPI_TransmitReceive+0xe4>
 80013cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	b993      	cbnz	r3, 80013f8 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80013d2:	4642      	mov	r2, r8
 80013d4:	4639      	mov	r1, r7
 80013d6:	4620      	mov	r0, r4
 80013d8:	f7ff ff53 	bl	8001282 <SPI_EndRxTxTransaction>
 80013dc:	2800      	cmp	r0, #0
 80013de:	f040 8081 	bne.w	80014e4 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80013e2:	68a3      	ldr	r3, [r4, #8]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d132      	bne.n	800144e <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	9001      	str	r0, [sp, #4]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	9201      	str	r2, [sp, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	9b01      	ldr	r3, [sp, #4]
 80013f6:	e02a      	b.n	800144e <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80013f8:	6822      	ldr	r2, [r4, #0]
 80013fa:	6893      	ldr	r3, [r2, #8]
 80013fc:	0799      	lsls	r1, r3, #30
 80013fe:	d50d      	bpl.n	800141c <HAL_SPI_TransmitReceive+0x108>
 8001400:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001402:	b29b      	uxth	r3, r3
 8001404:	b153      	cbz	r3, 800141c <HAL_SPI_TransmitReceive+0x108>
 8001406:	b14d      	cbz	r5, 800141c <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8001408:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800140a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800140c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001410:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001412:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001414:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001416:	3b01      	subs	r3, #1
 8001418:	b29b      	uxth	r3, r3
 800141a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800141c:	6893      	ldr	r3, [r2, #8]
 800141e:	07db      	lsls	r3, r3, #31
 8001420:	d50c      	bpl.n	800143c <HAL_SPI_TransmitReceive+0x128>
 8001422:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001424:	b29b      	uxth	r3, r3
 8001426:	b14b      	cbz	r3, 800143c <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8001428:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800142a:	68d2      	ldr	r2, [r2, #12]
 800142c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800142e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001432:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001434:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001436:	3b01      	subs	r3, #1
 8001438:	b29b      	uxth	r3, r3
 800143a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800143c:	f7ff f836 	bl	80004ac <HAL_GetTick>
 8001440:	eba0 0008 	sub.w	r0, r0, r8
 8001444:	4287      	cmp	r7, r0
 8001446:	d8be      	bhi.n	80013c6 <HAL_SPI_TransmitReceive+0xb2>
 8001448:	1c7e      	adds	r6, r7, #1
 800144a:	d0bc      	beq.n	80013c6 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 800144c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800144e:	2301      	movs	r3, #1
 8001450:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001454:	2300      	movs	r3, #0
 8001456:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800145a:	b003      	add	sp, #12
 800145c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001460:	b109      	cbz	r1, 8001466 <HAL_SPI_TransmitReceive+0x152>
 8001462:	2e01      	cmp	r6, #1
 8001464:	d108      	bne.n	8001478 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001466:	782a      	ldrb	r2, [r5, #0]
 8001468:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800146a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800146c:	3301      	adds	r3, #1
 800146e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001470:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001472:	3b01      	subs	r3, #1
 8001474:	b29b      	uxth	r3, r3
 8001476:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001478:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800147a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800147c:	b29b      	uxth	r3, r3
 800147e:	b91b      	cbnz	r3, 8001488 <HAL_SPI_TransmitReceive+0x174>
 8001480:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001482:	b29b      	uxth	r3, r3
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0a4      	beq.n	80013d2 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001488:	6822      	ldr	r2, [r4, #0]
 800148a:	6893      	ldr	r3, [r2, #8]
 800148c:	0798      	lsls	r0, r3, #30
 800148e:	d50e      	bpl.n	80014ae <HAL_SPI_TransmitReceive+0x19a>
 8001490:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001492:	b29b      	uxth	r3, r3
 8001494:	b15b      	cbz	r3, 80014ae <HAL_SPI_TransmitReceive+0x19a>
 8001496:	b155      	cbz	r5, 80014ae <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001498:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800149a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80014a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80014a2:	3301      	adds	r3, #1
 80014a4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80014a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80014a8:	3b01      	subs	r3, #1
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80014ae:	6822      	ldr	r2, [r4, #0]
 80014b0:	6893      	ldr	r3, [r2, #8]
 80014b2:	07d9      	lsls	r1, r3, #31
 80014b4:	d50d      	bpl.n	80014d2 <HAL_SPI_TransmitReceive+0x1be>
 80014b6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	b153      	cbz	r3, 80014d2 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 80014bc:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80014be:	68d2      	ldr	r2, [r2, #12]
 80014c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80014c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80014c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80014c6:	3301      	adds	r3, #1
 80014c8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80014ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014cc:	3b01      	subs	r3, #1
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80014d2:	f7fe ffeb 	bl	80004ac <HAL_GetTick>
 80014d6:	eba0 0008 	sub.w	r0, r0, r8
 80014da:	4287      	cmp	r7, r0
 80014dc:	d8cd      	bhi.n	800147a <HAL_SPI_TransmitReceive+0x166>
 80014de:	1c7b      	adds	r3, r7, #1
 80014e0:	d0cb      	beq.n	800147a <HAL_SPI_TransmitReceive+0x166>
 80014e2:	e7b3      	b.n	800144c <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80014e4:	2320      	movs	r3, #32
 80014e6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80014e8:	2001      	movs	r0, #1
 80014ea:	e7b0      	b.n	800144e <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80014ec:	2002      	movs	r0, #2
 80014ee:	e7ae      	b.n	800144e <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80014f0:	2002      	movs	r0, #2
 80014f2:	e7b2      	b.n	800145a <HAL_SPI_TransmitReceive+0x146>

080014f4 <NODE_init_node>:

	node_base = node_1;
}

NODE_PARKING *NODE_init_node(uint8_t node_id, uint64_t step_acl, uint64_t step_cl)
{
 80014f4:	b570      	push	{r4, r5, r6, lr}
 80014f6:	4606      	mov	r6, r0
	NODE_PARKING *node;
	node 				= (NODE_PARKING *)malloc(sizeof(NODE_PARKING));
 80014f8:	2020      	movs	r0, #32
{
 80014fa:	4614      	mov	r4, r2
 80014fc:	461d      	mov	r5, r3
	node 				= (NODE_PARKING *)malloc(sizeof(NODE_PARKING));
 80014fe:	f000 fbb5 	bl	8001c6c <malloc>
	node->node_id 		= node_id;
	node->has_car 		= false;
 8001502:	2100      	movs	r1, #0
	node->node_id 		= node_id;
 8001504:	7146      	strb	r6, [r0, #5]
	node->step_acl 		= step_acl;
 8001506:	e9c0 4504 	strd	r4, r5, [r0, #16]
	node->step_cl 		= step_cl;
 800150a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
	node->has_car 		= false;
 800150e:	7101      	strb	r1, [r0, #4]
	node->step_cl 		= step_cl;
 8001510:	e9c0 4502 	strd	r4, r5, [r0, #8]
	node->next 			= NULL;
 8001514:	6181      	str	r1, [r0, #24]
	node->prev 			= NULL;
 8001516:	61c1      	str	r1, [r0, #28]
	return node;
}
 8001518:	bd70      	pop	{r4, r5, r6, pc}
	...

0800151c <NODE_init>:
{
 800151c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	node_1 = NODE_init_node(1, 4000, 4000);
 8001520:	f44f 647a 	mov.w	r4, #4000	; 0xfa0
 8001524:	2500      	movs	r5, #0
 8001526:	4622      	mov	r2, r4
 8001528:	e9cd 4500 	strd	r4, r5, [sp]
 800152c:	462b      	mov	r3, r5
 800152e:	2001      	movs	r0, #1
 8001530:	f7ff ffe0 	bl	80014f4 <NODE_init_node>
 8001534:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80015c4 <NODE_init+0xa8>
	node_2 = NODE_init_node(2, 4000, 4000);
 8001538:	e9cd 4500 	strd	r4, r5, [sp]
	node_1 = NODE_init_node(1, 4000, 4000);
 800153c:	f8c9 0000 	str.w	r0, [r9]
	node_2 = NODE_init_node(2, 4000, 4000);
 8001540:	4622      	mov	r2, r4
 8001542:	462b      	mov	r3, r5
 8001544:	2002      	movs	r0, #2
 8001546:	f7ff ffd5 	bl	80014f4 <NODE_init_node>
 800154a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 80015c8 <NODE_init+0xac>
	node_3 = NODE_init_node(3, 4000, 4000);
 800154e:	e9cd 4500 	strd	r4, r5, [sp]
	node_2 = NODE_init_node(2, 4000, 4000);
 8001552:	f8c8 0000 	str.w	r0, [r8]
	node_3 = NODE_init_node(3, 4000, 4000);
 8001556:	4622      	mov	r2, r4
 8001558:	462b      	mov	r3, r5
 800155a:	2003      	movs	r0, #3
 800155c:	f7ff ffca 	bl	80014f4 <NODE_init_node>
 8001560:	4f14      	ldr	r7, [pc, #80]	; (80015b4 <NODE_init+0x98>)
	node_4 = NODE_init_node(4, 4000, 4000);
 8001562:	4622      	mov	r2, r4
	node_3 = NODE_init_node(3, 4000, 4000);
 8001564:	6038      	str	r0, [r7, #0]
	node_4 = NODE_init_node(4, 4000, 4000);
 8001566:	462b      	mov	r3, r5
 8001568:	e9cd 4500 	strd	r4, r5, [sp]
 800156c:	2004      	movs	r0, #4
 800156e:	f7ff ffc1 	bl	80014f4 <NODE_init_node>
 8001572:	4e11      	ldr	r6, [pc, #68]	; (80015b8 <NODE_init+0x9c>)
	node_5 = NODE_init_node(5, 4000, 4000);
 8001574:	e9cd 4500 	strd	r4, r5, [sp]
	node_4 = NODE_init_node(4, 4000, 4000);
 8001578:	6030      	str	r0, [r6, #0]
	node_5 = NODE_init_node(5, 4000, 4000);
 800157a:	4622      	mov	r2, r4
 800157c:	462b      	mov	r3, r5
 800157e:	2005      	movs	r0, #5
 8001580:	f7ff ffb8 	bl	80014f4 <NODE_init_node>
 8001584:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <NODE_init+0xa0>)
	NODE_link(node_3, node_4, node_2);
 8001586:	6832      	ldr	r2, [r6, #0]
	NODE_link(node_1, node_2, node_5);
 8001588:	f8d8 4000 	ldr.w	r4, [r8]
	NODE_link(node_2, node_3, node_1);
 800158c:	6839      	ldr	r1, [r7, #0]
	node_5 = NODE_init_node(5, 4000, 4000);
 800158e:	6018      	str	r0, [r3, #0]
	NODE_link(node_1, node_2, node_5);
 8001590:	f8d9 3000 	ldr.w	r3, [r9]

void NODE_link(NODE_PARKING *node, NODE_PARKING *next, NODE_PARKING *prev)
{
	node->next 	= next;
 8001594:	619c      	str	r4, [r3, #24]
	node->prev	= prev;
 8001596:	61d8      	str	r0, [r3, #28]
	node->next 	= next;
 8001598:	61a1      	str	r1, [r4, #24]
	node->prev	= prev;
 800159a:	61e3      	str	r3, [r4, #28]
	node->next 	= next;
 800159c:	618a      	str	r2, [r1, #24]
	node->prev	= prev;
 800159e:	61cc      	str	r4, [r1, #28]
	node->next 	= next;
 80015a0:	6190      	str	r0, [r2, #24]
	node->prev	= prev;
 80015a2:	61d1      	str	r1, [r2, #28]
 80015a4:	61c2      	str	r2, [r0, #28]
	node_base = node_1;
 80015a6:	4a06      	ldr	r2, [pc, #24]	; (80015c0 <NODE_init+0xa4>)
	node->next 	= next;
 80015a8:	6183      	str	r3, [r0, #24]
	node_base = node_1;
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	b003      	add	sp, #12
 80015ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015b2:	bf00      	nop
 80015b4:	20000158 	.word	0x20000158
 80015b8:	2000015c 	.word	0x2000015c
 80015bc:	20000154 	.word	0x20000154
 80015c0:	20000144 	.word	0x20000144
 80015c4:	20000160 	.word	0x20000160
 80015c8:	20000150 	.word	0x20000150

080015cc <GPIO_Init>:
#include "gpio_dev.h"

void GPIO_Init(void)
{
 80015cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015d0:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d2:	2210      	movs	r2, #16
 80015d4:	2100      	movs	r1, #0
 80015d6:	a802      	add	r0, sp, #8
 80015d8:	f000 fb50 	bl	8001c7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b3f      	ldr	r3, [pc, #252]	; (80016dc <GPIO_Init+0x110>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80015de:	4e40      	ldr	r6, [pc, #256]	; (80016e0 <GPIO_Init+0x114>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e0:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_ODOOR_Pin|RELAY_CDOOR_Pin|COLOR_SS_S3_Pin|LED_STATUS_Pin, GPIO_PIN_RESET);
 80015e2:	4f40      	ldr	r7, [pc, #256]	; (80016e4 <GPIO_Init+0x118>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	f042 0204 	orr.w	r2, r2, #4
 80015e8:	619a      	str	r2, [r3, #24]
 80015ea:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80015ec:	4630      	mov	r0, r6
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	f002 0204 	and.w	r2, r2, #4
 80015f2:	9200      	str	r2, [sp, #0]
 80015f4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f6:	699a      	ldr	r2, [r3, #24]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015f8:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80016e8 <GPIO_Init+0x11c>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fc:	f042 0208 	orr.w	r2, r2, #8
 8001600:	619a      	str	r2, [r3, #24]
 8001602:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 8001604:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001606:	f003 0308 	and.w	r3, r3, #8
 800160a:	9301      	str	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 800160c:	2116      	movs	r1, #22
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 8001610:	f7ff f8a2 	bl	8000758 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RELAY_ODOOR_Pin|RELAY_CDOOR_Pin|COLOR_SS_S3_Pin|LED_STATUS_Pin, GPIO_PIN_RESET);
 8001614:	4638      	mov	r0, r7
 8001616:	2200      	movs	r2, #0
 8001618:	f24b 0120 	movw	r1, #45088	; 0xb020
 800161c:	f7ff f89c 	bl	8000758 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001620:	4648      	mov	r0, r9
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001628:	f7ff f896 	bl	8000758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COLOR_SS_S2_Pin|COLOR_SS_S1_Pin|COLOR_SS_S0_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	4630      	mov	r0, r6
 8001630:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001634:	f7ff f890 	bl	8000758 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STEP_DRIVER_PIN_Pin DIR_DRIVER_PIN_Pin NSS_PIN_RC522_Pin COLOR_SS_S1_Pin */
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
 800163c:	f240 2316 	movw	r3, #534	; 0x216
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001640:	f04f 0803 	mov.w	r8, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001644:	a902      	add	r1, sp, #8
 8001646:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
 8001648:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800164a:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164e:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	f7fe ff9f 	bl	8000594 <HAL_GPIO_Init>

  /*Configure GPIO pins : JSW_H1_Pin JSW_L1_Pin JSW_H2_Pin JSW_L2_Pin
                           COLOR_SS_OUT_Pin */
  GPIO_InitStruct.Pin = JSW_H1_Pin|JSW_L1_Pin|JSW_H2_Pin|JSW_L2_Pin
 8001656:	f644 4303 	movw	r3, #19459	; 0x4c03
                          |COLOR_SS_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165a:	a902      	add	r1, sp, #8
 800165c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = JSW_H1_Pin|JSW_L1_Pin|JSW_H2_Pin|JSW_L2_Pin
 800165e:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001660:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001664:	f7fe ff96 	bl	8000594 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_ODOOR_Pin RELAY_CDOOR_Pin COLOR_SS_S3_Pin */
  GPIO_InitStruct.Pin = RELAY_ODOOR_Pin|RELAY_CDOOR_Pin|COLOR_SS_S3_Pin;
 8001668:	f44f 4330 	mov.w	r3, #45056	; 0xb000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	a902      	add	r1, sp, #8
 800166e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = RELAY_ODOOR_Pin|RELAY_CDOOR_Pin|COLOR_SS_S3_Pin;
 8001670:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001672:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	9503      	str	r5, [sp, #12]

  /*Configure GPIO pins : COLOR_SS_S2_Pin COLOR_SS_S0_Pin */
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001678:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167e:	f7fe ff89 	bl	8000594 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
 8001682:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001686:	a902      	add	r1, sp, #8
 8001688:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
 800168a:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	f8cd 8014 	str.w	r8, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001694:	f7fe ff7e 	bl	8000594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PARKING_BT_Pin TAKE_BT_Pin */
  GPIO_InitStruct.Pin = PARKING_BT_Pin|TAKE_BT_Pin;
 8001698:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	a902      	add	r1, sp, #8
 800169e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = PARKING_BT_Pin|TAKE_BT_Pin;
 80016a0:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a2:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a6:	f7fe ff75 	bl	8000594 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_STATUS_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 80016aa:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 80016ac:	a902      	add	r1, sp, #8
 80016ae:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 80016b0:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	f8cd 8014 	str.w	r8, [sp, #20]
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f7fe ff6b 	bl	8000594 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c2:	a902      	add	r1, sp, #8
 80016c4:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016c6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	f8cd 8014 	str.w	r8, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d0:	f7fe ff60 	bl	8000594 <HAL_GPIO_Init>

}
 80016d4:	b007      	add	sp, #28
 80016d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40010800 	.word	0x40010800
 80016e4:	40010c00 	.word	0x40010c00
 80016e8:	40011000 	.word	0x40011000

080016ec <I2C_init>:
#include "i2c_dev.h"

static I2C_HandleTypeDef hi2c_ctrl;

void I2C_init(void)
{
 80016ec:	b508      	push	{r3, lr}
	hi2c_ctrl.Instance = I2C1;
 80016ee:	480c      	ldr	r0, [pc, #48]	; (8001720 <I2C_init+0x34>)
	hi2c_ctrl.Init.ClockSpeed = 100000;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <I2C_init+0x38>)
 80016f2:	f8df e034 	ldr.w	lr, [pc, #52]	; 8001728 <I2C_init+0x3c>
	hi2c_ctrl.Init.DutyCycle = I2C_DUTYCYCLE_2;
	hi2c_ctrl.Init.OwnAddress1 = 0;
	hi2c_ctrl.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hi2c_ctrl.Init.ClockSpeed = 100000;
 80016fa:	e880 4008 	stmia.w	r0, {r3, lr}
	hi2c_ctrl.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016fe:	2300      	movs	r3, #0
	hi2c_ctrl.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001700:	6102      	str	r2, [r0, #16]
	hi2c_ctrl.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001702:	6083      	str	r3, [r0, #8]
	hi2c_ctrl.Init.OwnAddress1 = 0;
 8001704:	60c3      	str	r3, [r0, #12]
	hi2c_ctrl.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001706:	6143      	str	r3, [r0, #20]
	hi2c_ctrl.Init.OwnAddress2 = 0;
 8001708:	6183      	str	r3, [r0, #24]
	hi2c_ctrl.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170a:	61c3      	str	r3, [r0, #28]
	hi2c_ctrl.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800170c:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c_ctrl) != HAL_OK)
 800170e:	f7ff f90b 	bl	8000928 <HAL_I2C_Init>
 8001712:	b118      	cbz	r0, 800171c <I2C_init+0x30>
	{
		Error_Handler();
	}
}
 8001714:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8001718:	f7fe bdd0 	b.w	80002bc <Error_Handler>
 800171c:	bd08      	pop	{r3, pc}
 800171e:	bf00      	nop
 8001720:	20000090 	.word	0x20000090
 8001724:	40005400 	.word	0x40005400
 8001728:	000186a0 	.word	0x000186a0

0800172c <I2C_send_data>:

void I2C_send_data(uint8_t add_dev, uint8_t *data_t, uint8_t data_len)
{
	HAL_I2C_Master_Transmit(&hi2c_ctrl, add_dev, data_t, data_len, 100);
 800172c:	2364      	movs	r3, #100	; 0x64
{
 800172e:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Master_Transmit(&hi2c_ctrl, add_dev, data_t, data_len, 100);
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4613      	mov	r3, r2
 8001734:	460a      	mov	r2, r1
 8001736:	4601      	mov	r1, r0
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <I2C_send_data+0x18>)
 800173a:	f7ff f999 	bl	8000a70 <HAL_I2C_Master_Transmit>
}
 800173e:	b003      	add	sp, #12
 8001740:	f85d fb04 	ldr.w	pc, [sp], #4
 8001744:	20000090 	.word	0x20000090

08001748 <lcd_send_cmd>:
#include "lcd_i2c.h"

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001748:	b507      	push	{r0, r1, r2, lr}
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800174a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((cmd<<4)&0xf0);
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800174e:	f043 020c 	orr.w	r2, r3, #12
 8001752:	f88d 2004 	strb.w	r2, [sp, #4]
	data_t[1] = data_u|0x08;  //en=0, rs=0
	data_t[2] = data_l|0x0C;  //en=1, rs=0
	data_t[3] = data_l|0x08;  //en=0, rs=0
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001756:	2204      	movs	r2, #4
	data_l = ((cmd<<4)&0xf0);
 8001758:	0100      	lsls	r0, r0, #4
 800175a:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800175c:	f043 0308 	orr.w	r3, r3, #8
 8001760:	f88d 3005 	strb.w	r3, [sp, #5]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001764:	f040 030c 	orr.w	r3, r0, #12
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001768:	f040 0008 	orr.w	r0, r0, #8
 800176c:	f88d 0007 	strb.w	r0, [sp, #7]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001770:	eb0d 0102 	add.w	r1, sp, r2
 8001774:	204e      	movs	r0, #78	; 0x4e
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001776:	f88d 3006 	strb.w	r3, [sp, #6]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 800177a:	f7ff ffd7 	bl	800172c <I2C_send_data>
}
 800177e:	b003      	add	sp, #12
 8001780:	f85d fb04 	ldr.w	pc, [sp], #4

08001784 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001784:	b507      	push	{r0, r1, r2, lr}
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001786:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 800178a:	f043 020d 	orr.w	r2, r3, #13
 800178e:	f88d 2004 	strb.w	r2, [sp, #4]
	data_t[1] = data_u|0x09;  //en=0, rs=0
	data_t[2] = data_l|0x0D;  //en=1, rs=0
	data_t[3] = data_l|0x09;  //en=0, rs=0
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001792:	2204      	movs	r2, #4
	data_l = ((data<<4)&0xf0);
 8001794:	0100      	lsls	r0, r0, #4
 8001796:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001798:	f043 0309 	orr.w	r3, r3, #9
 800179c:	f88d 3005 	strb.w	r3, [sp, #5]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80017a0:	f040 030d 	orr.w	r3, r0, #13
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80017a4:	f040 0009 	orr.w	r0, r0, #9
 80017a8:	f88d 0007 	strb.w	r0, [sp, #7]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 80017ac:	eb0d 0102 	add.w	r1, sp, r2
 80017b0:	204e      	movs	r0, #78	; 0x4e
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80017b2:	f88d 3006 	strb.w	r3, [sp, #6]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 80017b6:	f7ff ffb9 	bl	800172c <I2C_send_data>
}
 80017ba:	b003      	add	sp, #12
 80017bc:	f85d fb04 	ldr.w	pc, [sp], #4

080017c0 <lcd_init>:

void lcd_init (void)
{
 80017c0:	b508      	push	{r3, lr}
	I2C_init();
 80017c2:	f7ff ff93 	bl	80016ec <I2C_init>
	HAL_Delay(50);
 80017c6:	2032      	movs	r0, #50	; 0x32
 80017c8:	f7fe fe76 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x33); /* set 4-bits interface */
 80017cc:	2033      	movs	r0, #51	; 0x33
 80017ce:	f7ff ffbb 	bl	8001748 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 80017d2:	2032      	movs	r0, #50	; 0x32
 80017d4:	f7ff ffb8 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 80017d8:	2032      	movs	r0, #50	; 0x32
 80017da:	f7fe fe6d 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80017de:	2028      	movs	r0, #40	; 0x28
 80017e0:	f7ff ffb2 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 80017e4:	2032      	movs	r0, #50	; 0x32
 80017e6:	f7fe fe67 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80017ea:	2001      	movs	r0, #1
 80017ec:	f7ff ffac 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 80017f0:	2032      	movs	r0, #50	; 0x32
 80017f2:	f7fe fe61 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80017f6:	2006      	movs	r0, #6
 80017f8:	f7ff ffa6 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 80017fc:	2032      	movs	r0, #50	; 0x32
 80017fe:	f7fe fe5b 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8001802:	200c      	movs	r0, #12
 8001804:	f7ff ffa0 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 8001808:	2032      	movs	r0, #50	; 0x32
 800180a:	f7fe fe55 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 800180e:	2002      	movs	r0, #2
 8001810:	f7ff ff9a 	bl	8001748 <lcd_send_cmd>
	HAL_Delay(50);
 8001814:	2032      	movs	r0, #50	; 0x32
 8001816:	f7fe fe4f 	bl	80004b8 <HAL_Delay>
	lcd_send_cmd (0x80);
}
 800181a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	lcd_send_cmd (0x80);
 800181e:	2080      	movs	r0, #128	; 0x80
 8001820:	f7ff bf92 	b.w	8001748 <lcd_send_cmd>

08001824 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001824:	b510      	push	{r4, lr}
 8001826:	1e44      	subs	r4, r0, #1
	while (*str) lcd_send_data (*str++);
 8001828:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800182c:	b900      	cbnz	r0, 8001830 <lcd_send_string+0xc>
}
 800182e:	bd10      	pop	{r4, pc}
	while (*str) lcd_send_data (*str++);
 8001830:	f7ff ffa8 	bl	8001784 <lcd_send_data>
 8001834:	e7f8      	b.n	8001828 <lcd_send_string+0x4>

08001836 <lcd_goto_XY>:
}

void lcd_goto_XY (int row, int col)
{
	uint8_t pos_Addr;
	if(row == 1)
 8001836:	2801      	cmp	r0, #1
	{
		pos_Addr = 0x80 + row - 1 + col;
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8001838:	bf15      	itete	ne
 800183a:	f101 0040 	addne.w	r0, r1, #64	; 0x40
		pos_Addr = 0x80 + row - 1 + col;
 800183e:	3980      	subeq	r1, #128	; 0x80
		pos_Addr = 0x80 | (0x40 + col);
 8001840:	f060 007f 	ornne	r0, r0, #127	; 0x7f
		pos_Addr = 0x80 + row - 1 + col;
 8001844:	b2c8      	uxtbeq	r0, r1
		pos_Addr = 0x80 | (0x40 + col);
 8001846:	bf18      	it	ne
 8001848:	b2c0      	uxtbne	r0, r0
	}
	lcd_send_cmd(pos_Addr);
 800184a:	f7ff bf7d 	b.w	8001748 <lcd_send_cmd>

0800184e <MFRC522_WriteRegister>:


#include "rcc522.h"

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
	addr = (addr << 1) & 0x7E;															// Address format: 0XXXXXX0
 800184e:	0040      	lsls	r0, r0, #1
	SPI_write_reg(addr, val);
 8001850:	f000 007e 	and.w	r0, r0, #126	; 0x7e
 8001854:	f000 b9b0 	b.w	8001bb8 <SPI_write_reg>

08001858 <MFRC522_ReadRegister>:
}

uint8_t MFRC522_ReadRegister(uint8_t addr) {
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8001858:	0040      	lsls	r0, r0, #1
 800185a:	f000 007e 	and.w	r0, r0, #126	; 0x7e
	val = SPI_read_reg(addr);
 800185e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8001862:	f000 b9c1 	b.w	8001be8 <SPI_read_reg>

08001866 <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001866:	b538      	push	{r3, r4, r5, lr}
 8001868:	4605      	mov	r5, r0
 800186a:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 800186c:	f7ff fff4 	bl	8001858 <MFRC522_ReadRegister>
 8001870:	ea40 0104 	orr.w	r1, r0, r4
 8001874:	b2c9      	uxtb	r1, r1
 8001876:	4628      	mov	r0, r5
}
 8001878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 800187c:	f7ff bfe7 	b.w	800184e <MFRC522_WriteRegister>

08001880 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001880:	b538      	push	{r3, r4, r5, lr}
 8001882:	4605      	mov	r5, r0
 8001884:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8001886:	f7ff ffe7 	bl	8001858 <MFRC522_ReadRegister>
 800188a:	ea20 0104 	bic.w	r1, r0, r4
 800188e:	b2c9      	uxtb	r1, r1
 8001890:	4628      	mov	r0, r5
}
 8001892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8001896:	f7ff bfda 	b.w	800184e <MFRC522_WriteRegister>

0800189a <MFRC522_ToCard>:
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
	return status;
}

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 800189a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t waitIRq = 0x00;
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800189e:	280c      	cmp	r0, #12
uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 80018a0:	4681      	mov	r9, r0
 80018a2:	460f      	mov	r7, r1
 80018a4:	4692      	mov	sl, r2
 80018a6:	461e      	mov	r6, r3
 80018a8:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
	switch (command) {
 80018ac:	d03e      	beq.n	800192c <MFRC522_ToCard+0x92>
 80018ae:	280e      	cmp	r0, #14
 80018b0:	d03f      	beq.n	8001932 <MFRC522_ToCard+0x98>
	uint8_t waitIRq = 0x00;
 80018b2:	2500      	movs	r5, #0
	uint8_t irqEn = 0x00;
 80018b4:	462c      	mov	r4, r5
	SPI_write_reg(addr, val);
 80018b6:	f044 0180 	orr.w	r1, r4, #128	; 0x80
 80018ba:	2004      	movs	r0, #4
 80018bc:	f000 f97c 	bl	8001bb8 <SPI_write_reg>
		default:
		break;
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 80018c0:	2180      	movs	r1, #128	; 0x80
 80018c2:	2004      	movs	r0, #4
 80018c4:	f7ff ffdc 	bl	8001880 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 80018c8:	2180      	movs	r1, #128	; 0x80
 80018ca:	200a      	movs	r0, #10
 80018cc:	f7ff ffcb 	bl	8001866 <MFRC522_SetBitMask>
	SPI_write_reg(addr, val);
 80018d0:	2100      	movs	r1, #0
 80018d2:	2002      	movs	r0, #2
 80018d4:	f000 f970 	bl	8001bb8 <SPI_write_reg>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 80018d8:	46bb      	mov	fp, r7
 80018da:	fa1f fa8a 	uxth.w	sl, sl
 80018de:	ebab 0307 	sub.w	r3, fp, r7
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	459a      	cmp	sl, r3
 80018e6:	d827      	bhi.n	8001938 <MFRC522_ToCard+0x9e>
	SPI_write_reg(addr, val);
 80018e8:	4649      	mov	r1, r9
 80018ea:	2002      	movs	r0, #2
 80018ec:	f000 f964 	bl	8001bb8 <SPI_write_reg>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=1,transmission of data starts
 80018f0:	f1b9 0f0c 	cmp.w	r9, #12
 80018f4:	d103      	bne.n	80018fe <MFRC522_ToCard+0x64>
 80018f6:	2180      	movs	r1, #128	; 0x80
 80018f8:	200d      	movs	r0, #13
 80018fa:	f7ff ffb4 	bl	8001866 <MFRC522_SetBitMask>
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 80018fe:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
		i--;
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8001902:	f045 0a01 	orr.w	sl, r5, #1
	val = SPI_read_reg(addr);
 8001906:	2088      	movs	r0, #136	; 0x88
 8001908:	f000 f96e 	bl	8001be8 <SPI_read_reg>
		i--;
 800190c:	3f01      	subs	r7, #1
 800190e:	b2bf      	uxth	r7, r7
	val = SPI_read_reg(addr);
 8001910:	4605      	mov	r5, r0
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8001912:	b117      	cbz	r7, 800191a <MFRC522_ToCard+0x80>
 8001914:	ea10 0f0a 	tst.w	r0, sl
 8001918:	d0f5      	beq.n	8001906 <MFRC522_ToCard+0x6c>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 800191a:	2180      	movs	r1, #128	; 0x80
 800191c:	200d      	movs	r0, #13
 800191e:	f7ff ffaf 	bl	8001880 <MFRC522_ClearBitMask>

	if (i != 0)  {
 8001922:	b97f      	cbnz	r7, 8001944 <MFRC522_ToCard+0xaa>
	uint8_t status = MI_ERR;
 8001924:	2502      	movs	r5, #2
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
			}
		} else status = MI_ERR;
	}
	return status;
}
 8001926:	4628      	mov	r0, r5
 8001928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			waitIRq = 0x30;
 800192c:	2530      	movs	r5, #48	; 0x30
			irqEn = 0x77;
 800192e:	2477      	movs	r4, #119	; 0x77
			break;
 8001930:	e7c1      	b.n	80018b6 <MFRC522_ToCard+0x1c>
			waitIRq = 0x10;
 8001932:	2510      	movs	r5, #16
			irqEn = 0x12;
 8001934:	2412      	movs	r4, #18
 8001936:	e7be      	b.n	80018b6 <MFRC522_ToCard+0x1c>
	SPI_write_reg(addr, val);
 8001938:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800193c:	2012      	movs	r0, #18
 800193e:	f000 f93b 	bl	8001bb8 <SPI_write_reg>
 8001942:	e7cc      	b.n	80018de <MFRC522_ToCard+0x44>
	val = SPI_read_reg(addr);
 8001944:	208c      	movs	r0, #140	; 0x8c
 8001946:	f000 f94f 	bl	8001be8 <SPI_read_reg>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800194a:	f010 0f1b 	tst.w	r0, #27
 800194e:	d1e9      	bne.n	8001924 <MFRC522_ToCard+0x8a>
			status = MI_OK;
 8001950:	f004 0401 	and.w	r4, r4, #1
			if (command == PCD_TRANSCEIVE) {
 8001954:	f1b9 0f0c 	cmp.w	r9, #12
			status = MI_OK;
 8001958:	ea05 0504 	and.w	r5, r5, r4
			if (command == PCD_TRANSCEIVE) {
 800195c:	d1e3      	bne.n	8001926 <MFRC522_ToCard+0x8c>
	val = SPI_read_reg(addr);
 800195e:	2094      	movs	r0, #148	; 0x94
 8001960:	f000 f942 	bl	8001be8 <SPI_read_reg>
 8001964:	4604      	mov	r4, r0
 8001966:	2098      	movs	r0, #152	; 0x98
 8001968:	f000 f93e 	bl	8001be8 <SPI_read_reg>
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 800196c:	f010 0007 	ands.w	r0, r0, #7
 8001970:	bf1b      	ittet	ne
 8001972:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001976:	eb00 00c3 	addne.w	r0, r0, r3, lsl #3
 800197a:	00e3      	lsleq	r3, r4, #3
 800197c:	f8a8 0000 	strhne.w	r0, [r8]
 8001980:	bf08      	it	eq
 8001982:	f8a8 3000 	strheq.w	r3, [r8]
				if (n == 0) n = 1;
 8001986:	b17c      	cbz	r4, 80019a8 <MFRC522_ToCard+0x10e>
 8001988:	2c10      	cmp	r4, #16
 800198a:	bf28      	it	cs
 800198c:	2410      	movcs	r4, #16
 800198e:	b2e4      	uxtb	r4, r4
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 8001990:	4637      	mov	r7, r6
 8001992:	b2a4      	uxth	r4, r4
 8001994:	1bbb      	subs	r3, r7, r6
 8001996:	b29b      	uxth	r3, r3
 8001998:	429c      	cmp	r4, r3
 800199a:	d9c4      	bls.n	8001926 <MFRC522_ToCard+0x8c>
	val = SPI_read_reg(addr);
 800199c:	2092      	movs	r0, #146	; 0x92
 800199e:	f000 f923 	bl	8001be8 <SPI_read_reg>
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 80019a2:	f807 0b01 	strb.w	r0, [r7], #1
 80019a6:	e7f5      	b.n	8001994 <MFRC522_ToCard+0xfa>
				if (n == 0) n = 1;
 80019a8:	2401      	movs	r4, #1
 80019aa:	e7f1      	b.n	8001990 <MFRC522_ToCard+0xf6>

080019ac <MFRC522_Request>:
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80019ac:	b530      	push	{r4, r5, lr}
 80019ae:	460c      	mov	r4, r1
 80019b0:	4605      	mov	r5, r0
 80019b2:	b085      	sub	sp, #20
	SPI_write_reg(addr, val);
 80019b4:	2107      	movs	r1, #7
 80019b6:	201a      	movs	r0, #26
 80019b8:	f000 f8fe 	bl	8001bb8 <SPI_write_reg>
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80019bc:	f10d 030e 	add.w	r3, sp, #14
 80019c0:	9300      	str	r3, [sp, #0]
	TagType[0] = reqMode;
 80019c2:	7025      	strb	r5, [r4, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80019c4:	4623      	mov	r3, r4
 80019c6:	2201      	movs	r2, #1
 80019c8:	4621      	mov	r1, r4
 80019ca:	200c      	movs	r0, #12
 80019cc:	f7ff ff65 	bl	800189a <MFRC522_ToCard>
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 80019d0:	b930      	cbnz	r0, 80019e0 <MFRC522_Request+0x34>
 80019d2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 80019d6:	2b10      	cmp	r3, #16
 80019d8:	bf18      	it	ne
 80019da:	2002      	movne	r0, #2
}
 80019dc:	b005      	add	sp, #20
 80019de:	bd30      	pop	{r4, r5, pc}
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 80019e0:	2002      	movs	r0, #2
 80019e2:	e7fb      	b.n	80019dc <MFRC522_Request+0x30>

080019e4 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 80019e4:	b530      	push	{r4, r5, lr}
	SPI_write_reg(addr, val);
 80019e6:	2100      	movs	r1, #0
uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 80019e8:	4604      	mov	r4, r0
 80019ea:	b085      	sub	sp, #20
	SPI_write_reg(addr, val);
 80019ec:	201a      	movs	r0, #26
 80019ee:	f000 f8e3 	bl	8001bb8 <SPI_write_reg>
	uint8_t i;
	uint8_t serNumCheck = 0;
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
	serNum[0] = PICC_ANTICOLL;
 80019f2:	2393      	movs	r3, #147	; 0x93
 80019f4:	7023      	strb	r3, [r4, #0]
	serNum[1] = 0x20;
 80019f6:	2320      	movs	r3, #32
 80019f8:	7063      	strb	r3, [r4, #1]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80019fa:	f10d 030e 	add.w	r3, sp, #14
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2202      	movs	r2, #2
 8001a02:	4623      	mov	r3, r4
 8001a04:	4621      	mov	r1, r4
 8001a06:	200c      	movs	r0, #12
 8001a08:	f7ff ff47 	bl	800189a <MFRC522_ToCard>
	if (status == MI_OK) {
 8001a0c:	b960      	cbnz	r0, 8001a28 <MFRC522_Anticoll+0x44>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	1e62      	subs	r2, r4, #1
 8001a12:	1ce1      	adds	r1, r4, #3
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 8001a14:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8001a18:	428a      	cmp	r2, r1
 8001a1a:	ea83 0305 	eor.w	r3, r3, r5
 8001a1e:	d1f9      	bne.n	8001a14 <MFRC522_Anticoll+0x30>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 8001a20:	7922      	ldrb	r2, [r4, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	bf18      	it	ne
 8001a26:	2002      	movne	r0, #2
	}
	return status;
}
 8001a28:	b005      	add	sp, #20
 8001a2a:	bd30      	pop	{r4, r5, pc}

08001a2c <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a2e:	4604      	mov	r4, r0
 8001a30:	460e      	mov	r6, r1
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 8001a32:	2005      	movs	r0, #5
 8001a34:	2104      	movs	r1, #4
void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001a36:	4617      	mov	r7, r2
	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 8001a38:	f7ff ff22 	bl	8001880 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 8001a3c:	2180      	movs	r1, #128	; 0x80
 8001a3e:	200a      	movs	r0, #10
 8001a40:	f7ff ff11 	bl	8001866 <MFRC522_SetBitMask>
 8001a44:	3e01      	subs	r6, #1
 8001a46:	1e65      	subs	r5, r4, #1
 8001a48:	4434      	add	r4, r6
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8001a4a:	42a5      	cmp	r5, r4
 8001a4c:	d116      	bne.n	8001a7c <MFRC522_CalculateCRC+0x50>
	SPI_write_reg(addr, val);
 8001a4e:	2103      	movs	r1, #3
 8001a50:	2002      	movs	r0, #2
 8001a52:	f000 f8b1 	bl	8001bb8 <SPI_write_reg>
 8001a56:	24ff      	movs	r4, #255	; 0xff
	val = SPI_read_reg(addr);
 8001a58:	208a      	movs	r0, #138	; 0x8a
 8001a5a:	3c01      	subs	r4, #1
 8001a5c:	f000 f8c4 	bl	8001be8 <SPI_read_reg>
	// Wait CRC calculation is complete
	i = 0xFF;
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
		i--;
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 8001a60:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001a64:	d001      	beq.n	8001a6a <MFRC522_CalculateCRC+0x3e>
 8001a66:	0743      	lsls	r3, r0, #29
 8001a68:	d5f6      	bpl.n	8001a58 <MFRC522_CalculateCRC+0x2c>
	val = SPI_read_reg(addr);
 8001a6a:	20c4      	movs	r0, #196	; 0xc4
 8001a6c:	f000 f8bc 	bl	8001be8 <SPI_read_reg>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8001a70:	7038      	strb	r0, [r7, #0]
	val = SPI_read_reg(addr);
 8001a72:	20c2      	movs	r0, #194	; 0xc2
 8001a74:	f000 f8b8 	bl	8001be8 <SPI_read_reg>
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8001a78:	7078      	strb	r0, [r7, #1]
 8001a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SPI_write_reg(addr, val);
 8001a7c:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001a80:	2012      	movs	r0, #18
 8001a82:	f000 f899 	bl	8001bb8 <SPI_write_reg>
 8001a86:	e7e0      	b.n	8001a4a <MFRC522_CalculateCRC+0x1e>

08001a88 <MFRC522_Reset>:
 8001a88:	210f      	movs	r1, #15
 8001a8a:	2002      	movs	r0, #2
 8001a8c:	f000 b894 	b.w	8001bb8 <SPI_write_reg>

08001a90 <MFRC522_AntennaOn>:

void MFRC522_Reset(void) {
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
}

void MFRC522_AntennaOn(void) {
 8001a90:	b508      	push	{r3, lr}
	val = SPI_read_reg(addr);
 8001a92:	20a8      	movs	r0, #168	; 0xa8
 8001a94:	f000 f8a8 	bl	8001be8 <SPI_read_reg>
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001a98:	0783      	lsls	r3, r0, #30
 8001a9a:	d105      	bne.n	8001aa8 <MFRC522_AntennaOn+0x18>
}
 8001a9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001aa0:	2103      	movs	r1, #3
 8001aa2:	2014      	movs	r0, #20
 8001aa4:	f7ff bedf 	b.w	8001866 <MFRC522_SetBitMask>
 8001aa8:	bd08      	pop	{r3, pc}

08001aaa <MFRC522_Init>:
void MFRC522_Init(void) {
 8001aaa:	b508      	push	{r3, lr}
	SPI_INIT_project();
 8001aac:	f000 f84e 	bl	8001b4c <SPI_INIT_project>
	HAL_Delay(50);
 8001ab0:	2032      	movs	r0, #50	; 0x32
 8001ab2:	f7fe fd01 	bl	80004b8 <HAL_Delay>
	MFRC522_Reset();
 8001ab6:	f7ff ffe7 	bl	8001a88 <MFRC522_Reset>
	SPI_write_reg(addr, val);
 8001aba:	218d      	movs	r1, #141	; 0x8d
 8001abc:	2054      	movs	r0, #84	; 0x54
 8001abe:	f000 f87b 	bl	8001bb8 <SPI_write_reg>
 8001ac2:	213e      	movs	r1, #62	; 0x3e
 8001ac4:	2056      	movs	r0, #86	; 0x56
 8001ac6:	f000 f877 	bl	8001bb8 <SPI_write_reg>
 8001aca:	211e      	movs	r1, #30
 8001acc:	205a      	movs	r0, #90	; 0x5a
 8001ace:	f000 f873 	bl	8001bb8 <SPI_write_reg>
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2058      	movs	r0, #88	; 0x58
 8001ad6:	f000 f86f 	bl	8001bb8 <SPI_write_reg>
 8001ada:	2170      	movs	r1, #112	; 0x70
 8001adc:	204c      	movs	r0, #76	; 0x4c
 8001ade:	f000 f86b 	bl	8001bb8 <SPI_write_reg>
 8001ae2:	2140      	movs	r1, #64	; 0x40
 8001ae4:	202a      	movs	r0, #42	; 0x2a
 8001ae6:	f000 f867 	bl	8001bb8 <SPI_write_reg>
 8001aea:	213d      	movs	r1, #61	; 0x3d
 8001aec:	2022      	movs	r0, #34	; 0x22
 8001aee:	f000 f863 	bl	8001bb8 <SPI_write_reg>
}
 8001af2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MFRC522_AntennaOn();																		// Open the antenna
 8001af6:	f7ff bfcb 	b.w	8001a90 <MFRC522_AntennaOn>

08001afa <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 8001afa:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8001afc:	2350      	movs	r3, #80	; 0x50
 8001afe:	f88d 300c 	strb.w	r3, [sp, #12]
	buff[1] = 0;
 8001b02:	2300      	movs	r3, #0
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001b04:	f10d 020e 	add.w	r2, sp, #14
 8001b08:	a803      	add	r0, sp, #12
 8001b0a:	2102      	movs	r1, #2
	buff[1] = 0;
 8001b0c:	f88d 300d 	strb.w	r3, [sp, #13]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001b10:	f7ff ff8c 	bl	8001a2c <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001b14:	f10d 030a 	add.w	r3, sp, #10
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	ab03      	add	r3, sp, #12
 8001b1c:	2204      	movs	r2, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	200c      	movs	r0, #12
 8001b22:	f7ff feba 	bl	800189a <MFRC522_ToCard>
}
 8001b26:	b005      	add	sp, #20
 8001b28:	f85d fb04 	ldr.w	pc, [sp], #4

08001b2c <MFRC522_Check>:
uint8_t MFRC522_Check(uint8_t* id) {
 8001b2c:	b538      	push	{r3, r4, r5, lr}
	status = MFRC522_Request(PICC_REQIDL, id);							// Find cards, return card type
 8001b2e:	4601      	mov	r1, r0
uint8_t MFRC522_Check(uint8_t* id) {
 8001b30:	4605      	mov	r5, r0
	status = MFRC522_Request(PICC_REQIDL, id);							// Find cards, return card type
 8001b32:	2026      	movs	r0, #38	; 0x26
 8001b34:	f7ff ff3a 	bl	80019ac <MFRC522_Request>
	if (status == MI_OK) status = MFRC522_Anticoll(id);			// Card detected. Anti-collision, return card serial number 4 bytes
 8001b38:	4604      	mov	r4, r0
 8001b3a:	b918      	cbnz	r0, 8001b44 <MFRC522_Check+0x18>
 8001b3c:	4628      	mov	r0, r5
 8001b3e:	f7ff ff51 	bl	80019e4 <MFRC522_Anticoll>
 8001b42:	4604      	mov	r4, r0
	MFRC522_Halt();																					// Command card into hibernation
 8001b44:	f7ff ffd9 	bl	8001afa <MFRC522_Halt>
}
 8001b48:	4620      	mov	r0, r4
 8001b4a:	bd38      	pop	{r3, r4, r5, pc}

08001b4c <SPI_INIT_project>:
static SPI_HandleTypeDef hspi_ctrl;

uint8_t SPI_send_byte(uint8_t data);

void SPI_INIT_project(void)
{
 8001b4c:	b508      	push	{r3, lr}
	hspi_ctrl.Instance = SPI1;
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001b4e:	f44f 7e82 	mov.w	lr, #260	; 0x104
	hspi_ctrl.Instance = SPI1;
 8001b52:	480d      	ldr	r0, [pc, #52]	; (8001b88 <SPI_INIT_project+0x3c>)
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001b54:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <SPI_INIT_project+0x40>)
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
	hspi_ctrl.Init.DataSize = SPI_DATASIZE_8BIT;
	hspi_ctrl.Init.CLKPolarity = SPI_POLARITY_LOW;
	hspi_ctrl.Init.CLKPhase = SPI_PHASE_1EDGE;
	hspi_ctrl.Init.NSS = SPI_NSS_SOFT;
 8001b56:	f44f 7200 	mov.w	r2, #512	; 0x200
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001b5a:	e880 4008 	stmia.w	r0, {r3, lr}
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
 8001b5e:	2300      	movs	r3, #0
	hspi_ctrl.Init.NSS = SPI_NSS_SOFT;
 8001b60:	6182      	str	r2, [r0, #24]
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
 8001b62:	6083      	str	r3, [r0, #8]
	hspi_ctrl.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b64:	60c3      	str	r3, [r0, #12]
	hspi_ctrl.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b66:	6103      	str	r3, [r0, #16]
	hspi_ctrl.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b68:	6143      	str	r3, [r0, #20]
	hspi_ctrl.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b6a:	2210      	movs	r2, #16
	hspi_ctrl.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b6c:	6203      	str	r3, [r0, #32]
	hspi_ctrl.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b6e:	6243      	str	r3, [r0, #36]	; 0x24
	hspi_ctrl.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b70:	6283      	str	r3, [r0, #40]	; 0x28
	hspi_ctrl.Init.CRCPolynomial = 10;
 8001b72:	230a      	movs	r3, #10
	hspi_ctrl.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b74:	61c2      	str	r2, [r0, #28]
	hspi_ctrl.Init.CRCPolynomial = 10;
 8001b76:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi_ctrl) != HAL_OK)
 8001b78:	f7ff fb91 	bl	800129e <HAL_SPI_Init>
 8001b7c:	b118      	cbz	r0, 8001b86 <SPI_INIT_project+0x3a>
	{
		Error_Handler();
	}
}
 8001b7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8001b82:	f7fe bb9b 	b.w	80002bc <Error_Handler>
 8001b86:	bd08      	pop	{r3, pc}
 8001b88:	200000e4 	.word	0x200000e4
 8001b8c:	40013000 	.word	0x40013000

08001b90 <SPI_send_byte>:


uint8_t SPI_send_byte(uint8_t data)
{
 8001b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
	HAL_SPI_TransmitReceive(&hspi_ctrl, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 1000);
 8001b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	writeCommand[0] = data;
 8001b96:	f88d 0008 	strb.w	r0, [sp, #8]
	HAL_SPI_TransmitReceive(&hspi_ctrl, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 1000);
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	aa03      	add	r2, sp, #12
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	a902      	add	r1, sp, #8
 8001ba2:	4804      	ldr	r0, [pc, #16]	; (8001bb4 <SPI_send_byte+0x24>)
 8001ba4:	f7ff fbb6 	bl	8001314 <HAL_SPI_TransmitReceive>
	return readValue[0];
}
 8001ba8:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001bac:	b005      	add	sp, #20
 8001bae:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bb2:	bf00      	nop
 8001bb4:	200000e4 	.word	0x200000e4

08001bb8 <SPI_write_reg>:

void SPI_write_reg(uint8_t add_reg, uint8_t data)
{
 8001bb8:	b570      	push	{r4, r5, r6, lr}
 8001bba:	4606      	mov	r6, r0
 8001bbc:	460d      	mov	r5, r1
	ENA_SPI_COM_CTRL;
 8001bbe:	4c09      	ldr	r4, [pc, #36]	; (8001be4 <SPI_write_reg+0x2c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2110      	movs	r1, #16
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f7fe fdc7 	bl	8000758 <HAL_GPIO_WritePin>
	(void)SPI_send_byte(add_reg);
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f7ff ffe0 	bl	8001b90 <SPI_send_byte>
	(void)SPI_send_byte(data);
 8001bd0:	4628      	mov	r0, r5
 8001bd2:	f7ff ffdd 	bl	8001b90 <SPI_send_byte>
	DIS_SPI_COM_CTRL;
 8001bd6:	4620      	mov	r0, r4
}
 8001bd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	DIS_SPI_COM_CTRL;
 8001bdc:	2201      	movs	r2, #1
 8001bde:	2110      	movs	r1, #16
 8001be0:	f7fe bdba 	b.w	8000758 <HAL_GPIO_WritePin>
 8001be4:	40010800 	.word	0x40010800

08001be8 <SPI_read_reg>:

uint8_t SPI_read_reg(uint8_t add_reg)
{
 8001be8:	b538      	push	{r3, r4, r5, lr}
 8001bea:	4605      	mov	r5, r0
	uint8_t ret_val;
	ENA_SPI_COM_CTRL;
 8001bec:	4c09      	ldr	r4, [pc, #36]	; (8001c14 <SPI_read_reg+0x2c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	f7fe fdb0 	bl	8000758 <HAL_GPIO_WritePin>
	(void)SPI_send_byte(add_reg);
 8001bf8:	4628      	mov	r0, r5
 8001bfa:	f7ff ffc9 	bl	8001b90 <SPI_send_byte>
	ret_val = SPI_send_byte(0x00);
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff ffc6 	bl	8001b90 <SPI_send_byte>
 8001c04:	4605      	mov	r5, r0
	DIS_SPI_COM_CTRL;
 8001c06:	2201      	movs	r2, #1
 8001c08:	4620      	mov	r0, r4
 8001c0a:	2110      	movs	r1, #16
 8001c0c:	f7fe fda4 	bl	8000758 <HAL_GPIO_WritePin>
	return ret_val;
}
 8001c10:	4628      	mov	r0, r5
 8001c12:	bd38      	pop	{r3, r4, r5, pc}
 8001c14:	40010800 	.word	0x40010800

08001c18 <__errno>:
 8001c18:	4b01      	ldr	r3, [pc, #4]	; (8001c20 <__errno+0x8>)
 8001c1a:	6818      	ldr	r0, [r3, #0]
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	2000000c 	.word	0x2000000c

08001c24 <__libc_init_array>:
 8001c24:	b570      	push	{r4, r5, r6, lr}
 8001c26:	2500      	movs	r5, #0
 8001c28:	4e0c      	ldr	r6, [pc, #48]	; (8001c5c <__libc_init_array+0x38>)
 8001c2a:	4c0d      	ldr	r4, [pc, #52]	; (8001c60 <__libc_init_array+0x3c>)
 8001c2c:	1ba4      	subs	r4, r4, r6
 8001c2e:	10a4      	asrs	r4, r4, #2
 8001c30:	42a5      	cmp	r5, r4
 8001c32:	d109      	bne.n	8001c48 <__libc_init_array+0x24>
 8001c34:	f000 f89a 	bl	8001d6c <_init>
 8001c38:	2500      	movs	r5, #0
 8001c3a:	4e0a      	ldr	r6, [pc, #40]	; (8001c64 <__libc_init_array+0x40>)
 8001c3c:	4c0a      	ldr	r4, [pc, #40]	; (8001c68 <__libc_init_array+0x44>)
 8001c3e:	1ba4      	subs	r4, r4, r6
 8001c40:	10a4      	asrs	r4, r4, #2
 8001c42:	42a5      	cmp	r5, r4
 8001c44:	d105      	bne.n	8001c52 <__libc_init_array+0x2e>
 8001c46:	bd70      	pop	{r4, r5, r6, pc}
 8001c48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c4c:	4798      	blx	r3
 8001c4e:	3501      	adds	r5, #1
 8001c50:	e7ee      	b.n	8001c30 <__libc_init_array+0xc>
 8001c52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c56:	4798      	blx	r3
 8001c58:	3501      	adds	r5, #1
 8001c5a:	e7f2      	b.n	8001c42 <__libc_init_array+0x1e>
 8001c5c:	08001db4 	.word	0x08001db4
 8001c60:	08001db4 	.word	0x08001db4
 8001c64:	08001db4 	.word	0x08001db4
 8001c68:	08001db8 	.word	0x08001db8

08001c6c <malloc>:
 8001c6c:	4b02      	ldr	r3, [pc, #8]	; (8001c78 <malloc+0xc>)
 8001c6e:	4601      	mov	r1, r0
 8001c70:	6818      	ldr	r0, [r3, #0]
 8001c72:	f000 b80b 	b.w	8001c8c <_malloc_r>
 8001c76:	bf00      	nop
 8001c78:	2000000c 	.word	0x2000000c

08001c7c <memset>:
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	4402      	add	r2, r0
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d100      	bne.n	8001c86 <memset+0xa>
 8001c84:	4770      	bx	lr
 8001c86:	f803 1b01 	strb.w	r1, [r3], #1
 8001c8a:	e7f9      	b.n	8001c80 <memset+0x4>

08001c8c <_malloc_r>:
 8001c8c:	b570      	push	{r4, r5, r6, lr}
 8001c8e:	1ccd      	adds	r5, r1, #3
 8001c90:	f025 0503 	bic.w	r5, r5, #3
 8001c94:	3508      	adds	r5, #8
 8001c96:	2d0c      	cmp	r5, #12
 8001c98:	bf38      	it	cc
 8001c9a:	250c      	movcc	r5, #12
 8001c9c:	2d00      	cmp	r5, #0
 8001c9e:	4606      	mov	r6, r0
 8001ca0:	db01      	blt.n	8001ca6 <_malloc_r+0x1a>
 8001ca2:	42a9      	cmp	r1, r5
 8001ca4:	d903      	bls.n	8001cae <_malloc_r+0x22>
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	6033      	str	r3, [r6, #0]
 8001caa:	2000      	movs	r0, #0
 8001cac:	bd70      	pop	{r4, r5, r6, pc}
 8001cae:	f000 f85b 	bl	8001d68 <__malloc_lock>
 8001cb2:	4a23      	ldr	r2, [pc, #140]	; (8001d40 <_malloc_r+0xb4>)
 8001cb4:	6814      	ldr	r4, [r2, #0]
 8001cb6:	4621      	mov	r1, r4
 8001cb8:	b991      	cbnz	r1, 8001ce0 <_malloc_r+0x54>
 8001cba:	4c22      	ldr	r4, [pc, #136]	; (8001d44 <_malloc_r+0xb8>)
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	b91b      	cbnz	r3, 8001cc8 <_malloc_r+0x3c>
 8001cc0:	4630      	mov	r0, r6
 8001cc2:	f000 f841 	bl	8001d48 <_sbrk_r>
 8001cc6:	6020      	str	r0, [r4, #0]
 8001cc8:	4629      	mov	r1, r5
 8001cca:	4630      	mov	r0, r6
 8001ccc:	f000 f83c 	bl	8001d48 <_sbrk_r>
 8001cd0:	1c43      	adds	r3, r0, #1
 8001cd2:	d126      	bne.n	8001d22 <_malloc_r+0x96>
 8001cd4:	230c      	movs	r3, #12
 8001cd6:	4630      	mov	r0, r6
 8001cd8:	6033      	str	r3, [r6, #0]
 8001cda:	f000 f846 	bl	8001d6a <__malloc_unlock>
 8001cde:	e7e4      	b.n	8001caa <_malloc_r+0x1e>
 8001ce0:	680b      	ldr	r3, [r1, #0]
 8001ce2:	1b5b      	subs	r3, r3, r5
 8001ce4:	d41a      	bmi.n	8001d1c <_malloc_r+0x90>
 8001ce6:	2b0b      	cmp	r3, #11
 8001ce8:	d90f      	bls.n	8001d0a <_malloc_r+0x7e>
 8001cea:	600b      	str	r3, [r1, #0]
 8001cec:	18cc      	adds	r4, r1, r3
 8001cee:	50cd      	str	r5, [r1, r3]
 8001cf0:	4630      	mov	r0, r6
 8001cf2:	f000 f83a 	bl	8001d6a <__malloc_unlock>
 8001cf6:	f104 000b 	add.w	r0, r4, #11
 8001cfa:	1d23      	adds	r3, r4, #4
 8001cfc:	f020 0007 	bic.w	r0, r0, #7
 8001d00:	1ac3      	subs	r3, r0, r3
 8001d02:	d01b      	beq.n	8001d3c <_malloc_r+0xb0>
 8001d04:	425a      	negs	r2, r3
 8001d06:	50e2      	str	r2, [r4, r3]
 8001d08:	bd70      	pop	{r4, r5, r6, pc}
 8001d0a:	428c      	cmp	r4, r1
 8001d0c:	bf0b      	itete	eq
 8001d0e:	6863      	ldreq	r3, [r4, #4]
 8001d10:	684b      	ldrne	r3, [r1, #4]
 8001d12:	6013      	streq	r3, [r2, #0]
 8001d14:	6063      	strne	r3, [r4, #4]
 8001d16:	bf18      	it	ne
 8001d18:	460c      	movne	r4, r1
 8001d1a:	e7e9      	b.n	8001cf0 <_malloc_r+0x64>
 8001d1c:	460c      	mov	r4, r1
 8001d1e:	6849      	ldr	r1, [r1, #4]
 8001d20:	e7ca      	b.n	8001cb8 <_malloc_r+0x2c>
 8001d22:	1cc4      	adds	r4, r0, #3
 8001d24:	f024 0403 	bic.w	r4, r4, #3
 8001d28:	42a0      	cmp	r0, r4
 8001d2a:	d005      	beq.n	8001d38 <_malloc_r+0xac>
 8001d2c:	1a21      	subs	r1, r4, r0
 8001d2e:	4630      	mov	r0, r6
 8001d30:	f000 f80a 	bl	8001d48 <_sbrk_r>
 8001d34:	3001      	adds	r0, #1
 8001d36:	d0cd      	beq.n	8001cd4 <_malloc_r+0x48>
 8001d38:	6025      	str	r5, [r4, #0]
 8001d3a:	e7d9      	b.n	8001cf0 <_malloc_r+0x64>
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000013c 	.word	0x2000013c
 8001d44:	20000140 	.word	0x20000140

08001d48 <_sbrk_r>:
 8001d48:	b538      	push	{r3, r4, r5, lr}
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	4c05      	ldr	r4, [pc, #20]	; (8001d64 <_sbrk_r+0x1c>)
 8001d4e:	4605      	mov	r5, r0
 8001d50:	4608      	mov	r0, r1
 8001d52:	6023      	str	r3, [r4, #0]
 8001d54:	f7fe fa20 	bl	8000198 <_sbrk>
 8001d58:	1c43      	adds	r3, r0, #1
 8001d5a:	d102      	bne.n	8001d62 <_sbrk_r+0x1a>
 8001d5c:	6823      	ldr	r3, [r4, #0]
 8001d5e:	b103      	cbz	r3, 8001d62 <_sbrk_r+0x1a>
 8001d60:	602b      	str	r3, [r5, #0]
 8001d62:	bd38      	pop	{r3, r4, r5, pc}
 8001d64:	20000168 	.word	0x20000168

08001d68 <__malloc_lock>:
 8001d68:	4770      	bx	lr

08001d6a <__malloc_unlock>:
 8001d6a:	4770      	bx	lr

08001d6c <_init>:
 8001d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d6e:	bf00      	nop
 8001d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d72:	bc08      	pop	{r3}
 8001d74:	469e      	mov	lr, r3
 8001d76:	4770      	bx	lr

08001d78 <_fini>:
 8001d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7a:	bf00      	nop
 8001d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d7e:	bc08      	pop	{r3}
 8001d80:	469e      	mov	lr, r3
 8001d82:	4770      	bx	lr
