
---------- Begin Simulation Statistics ----------
final_tick                                   35114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709012                       # Number of bytes of host memory used
host_op_rate                                    51833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.39                       # Real time elapsed on the host
host_tick_rate                               90926372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9786                       # Number of instructions simulated
sim_ops                                         20015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    35114500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4181                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               696                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3716                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                705                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3476                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4738                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     380                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          630                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     13303                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7746                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               723                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2331                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3247                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13736                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 9786                       # Number of instructions committed
system.cpu.commit.committedOps                  20015                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        33166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.603479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.299089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26273     79.22%     79.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1419      4.28%     83.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1073      3.24%     86.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1154      3.48%     90.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3247      9.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        33166                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        629                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  195                       # Number of function calls committed.
system.cpu.commit.int_insts                     19711                       # Number of committed integer instructions.
system.cpu.commit.loads                          2154                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           46      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15640     78.14%     78.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.03%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.14%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              7      0.03%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             106      0.53%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.36%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            125      0.62%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2084     10.41%     90.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1591      7.95%     98.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           70      0.35%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          240      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20015                       # Class of committed instruction
system.cpu.commit.refs                           3985                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        9786                       # Number of Instructions Simulated
system.cpu.committedOps                         20015                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.176579                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.176579                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12527                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  39241                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14980                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      6446                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    731                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   768                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2976                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            61                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2371                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                        4738                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3090                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         16868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   396                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21192                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           179                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1462                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.067464                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              17632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1085                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.301751                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              35452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.199819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.315089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27325     77.08%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      476      1.34%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      415      1.17%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      296      0.83%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      339      0.96%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      620      1.75%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5981     16.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                35452                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       861                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      314                       # number of floating regfile writes
system.cpu.idleCycles                           34778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  874                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2800                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.385362                       # Inst execution rate
system.cpu.iew.exec_refs                         5368                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2370                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2053                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3825                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                67                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3230                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               33751                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               894                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 27064                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1521                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    731                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1536                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1671                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1399                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          851                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             23                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     28781                       # num instructions consuming a value
system.cpu.iew.wb_count                         26596                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.630798                       # average fanout of values written-back
system.cpu.iew.wb_producers                     18155                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.378699                       # insts written-back per cycle
system.cpu.iew.wb_sent                          26802                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    36571                       # number of integer regfile reads
system.cpu.int_regfile_writes                   21081                       # number of integer regfile writes
system.cpu.ipc                               0.139342                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.139342                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               268      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 21639     77.40%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.03%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.11%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   8      0.03%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.38%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.26%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 125      0.45%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3090     11.05%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2292      8.20%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.25%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            250      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  27958                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     640                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1281                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          638                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                687                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  27050                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              91334                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        25958                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             46808                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      33605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     27958                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 146                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        20792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         35452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.788616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.466713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26375     74.40%     74.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1461      4.12%     78.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1382      3.90%     82.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1203      3.39%     85.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5031     14.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           35452                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.398092                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3125                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               112                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               95                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3825                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3230                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12108                       # number of misc regfile reads
system.cpu.numCycles                            70230                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    4377                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 22186                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    188                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15447                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 92055                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  37442                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               40586                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6714                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6450                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    731                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6801                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    18400                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               897                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            53724                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1382                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1858                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        63670                       # The number of ROB reads
system.cpu.rob.rob_writes                       69822                       # The number of ROB writes
system.cpu.timesIdled                             267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          664                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                547                       # Transaction distribution
system.membus.trans_dist::ReadExReq               108                       # Transaction distribution
system.membus.trans_dist::ReadExResp              108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        41920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        41920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 655                       # Request fanout histogram
system.membus.reqLayer2.occupancy              791500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3500000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              662                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    656     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                662                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             334000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            304999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            687000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.demand_misses::.cpu.inst                456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                201                       # number of demand (read+write) misses
system.l2.demand_misses::total                    657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               456                       # number of overall misses
system.l2.overall_misses::.cpu.data               201                       # number of overall misses
system.l2.overall_misses::total                   657                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52807000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36458000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16349000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52807000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  662                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 662                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79951.754386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81338.308458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80375.951294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79951.754386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81338.308458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80375.951294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              656                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     46204500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     46204500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990937                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69973.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71482.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70433.689024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69973.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71482.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70433.689024                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 108                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76370.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76370.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66370.370370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66370.370370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36458000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36458000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79951.754386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79951.754386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69973.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69973.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87107.526882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87107.526882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7128500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7128500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.968421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77483.695652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77483.695652                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   344.822333                       # Cycle average of tags in use
system.l2.tags.total_refs                         662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.010687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       222.619024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       122.203309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.002631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.004997                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1319                       # Number of tag accesses
system.l2.tags.data_accesses                     1319                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 655                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         829287047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364521779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1193808825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    829287047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        829287047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        829287047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364521779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1193808825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6973250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19254500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10646.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29396.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      485                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.885350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.904498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.537715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     34.39%     34.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     28.66%     63.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     14.65%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16     10.19%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.55%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.91%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.64%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.27%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          157                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  41920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1193.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1193.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      35036500                       # Total gap between requests
system.mem_ctrls.avgGap                      53490.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        29120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 829287046.661635518074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 364521778.752367258072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13194250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6060250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28998.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30301.25                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2449020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         15771900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           202560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           21748800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.368067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       362500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     33712000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         15009240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           844800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           21483135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.802389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2073750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     32000750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        35114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2492                       # number of overall hits
system.cpu.icache.overall_hits::total            2492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          598                       # number of overall misses
system.cpu.icache.overall_misses::total           598                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46678500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46678500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46678500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46678500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3090                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.193528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.193528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.193528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.193528                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78057.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78057.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78057.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78057.692308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37182000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37182000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.148544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.148544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.148544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.148544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81006.535948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81006.535948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81006.535948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81006.535948                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           598                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.193528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.193528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78057.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78057.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37182000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37182000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.148544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.148544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81006.535948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81006.535948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.435340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.441048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.435340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.218199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.218199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12818                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4289                       # number of overall hits
system.cpu.dcache.overall_hits::total            4289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            310                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          310                       # number of overall misses
system.cpu.dcache.overall_misses::total           310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24858499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24858499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24858499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24858499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80188.706452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80188.706452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80188.706452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80188.706452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16679999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16679999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16679999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16679999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.044140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.044140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82167.482759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82167.482759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82167.482759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82167.482759                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16302000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16302000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81104.477612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81104.477612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87047.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87047.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8556499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8556499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78499.990826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78499.990826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8410499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8410499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77874.990741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77874.990741                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     35114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           123.162627                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.128079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.162627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.120276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.120276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18599                       # Number of data accesses

---------- End Simulation Statistics   ----------
