Warning (10268): Verilog HDL information at RegFile.v(12): always construct contains both blocking and non-blocking assignments
