#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000297f3048520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000297f30486b0 .scope module, "i2c_master_tb" "i2c_master_tb" 3 4;
 .timescale -9 -10;
v00000297f30424e0_0 .var "address", 7 0;
v00000297f3041e00_0 .var "clk", 0 0;
v00000297f3042d00_0 .var "data_in", 7 0;
v00000297f3042800_0 .net "data_out", 7 0, v00000297f2ff62d0_0;  1 drivers
v00000297f30423a0_0 .var "reset", 0 0;
v00000297f30421c0_0 .net "scl", 0 0, v00000297f3041c70_0;  1 drivers
v00000297f3042300_0 .net "sda", 0 0, v00000297f3041d10_0;  1 drivers
v00000297f3042760_0 .var "start", 0 0;
v00000297f3042620_0 .var "stop", 0 0;
S_00000297f2ff60a0 .scope module, "uut" "i2c_master" 3 20, 4 1 0, S_00000297f30486b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "sda";
    .port_info 8 /OUTPUT 1 "scl";
P_00000297f2ffa260 .param/l "ADDR" 1 4 14, C4<001>;
P_00000297f2ffa298 .param/l "IDLE" 1 4 14, C4<000>;
P_00000297f2ffa2d0 .param/l "READ" 1 4 14, C4<011>;
P_00000297f2ffa308 .param/l "STOP" 1 4 14, C4<100>;
P_00000297f2ffa340 .param/l "WRITE" 1 4 14, C4<010>;
v00000297f2ffbed0_0 .net "address", 7 0, v00000297f30424e0_0;  1 drivers
v00000297f3048840_0 .var "bit_counter", 3 0;
v00000297f30488e0_0 .net "clk", 0 0, v00000297f3041e00_0;  1 drivers
v00000297f2ff6230_0 .net "data_in", 7 0, v00000297f3042d00_0;  1 drivers
v00000297f2ff62d0_0 .var "data_out", 7 0;
v00000297f2ff6370_0 .var "next_bit_counter", 3 0;
v00000297f2ff6410_0 .var "next_shift_reg", 7 0;
v00000297f2ff64b0_0 .var "next_state", 2 0;
v00000297f3041bd0_0 .net "reset", 0 0, v00000297f30423a0_0;  1 drivers
v00000297f3041c70_0 .var "scl", 0 0;
v00000297f3041d10_0 .var "sda", 0 0;
v00000297f30428a0_0 .var "shift_reg", 7 0;
v00000297f3042260_0 .net "start", 0 0, v00000297f3042760_0;  1 drivers
v00000297f3042940_0 .var "state", 2 0;
v00000297f3041ea0_0 .net "stop", 0 0, v00000297f3042620_0;  1 drivers
E_00000297f2ffb2d0/0 .event anyedge, v00000297f3042940_0, v00000297f3048840_0, v00000297f30428a0_0, v00000297f3042260_0;
E_00000297f2ffb2d0/1 .event anyedge, v00000297f2ffbed0_0, v00000297f2ff6230_0;
E_00000297f2ffb2d0 .event/or E_00000297f2ffb2d0/0, E_00000297f2ffb2d0/1;
E_00000297f2ffb350 .event posedge, v00000297f3041bd0_0, v00000297f30488e0_0;
    .scope S_00000297f2ff60a0;
T_0 ;
    %wait E_00000297f2ffb350;
    %load/vec4 v00000297f3041bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000297f3042940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v00000297f2ffbed0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v00000297f30428a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v00000297f3041d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000297f3041c70_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000297f2ff60a0;
T_1 ;
    %wait E_00000297f2ffb350;
    %load/vec4 v00000297f3041bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000297f3042940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000297f2ff64b0_0;
    %assign/vec4 v00000297f3042940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000297f2ff60a0;
T_2 ;
    %wait E_00000297f2ffb2d0;
    %load/vec4 v00000297f3042940_0;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %load/vec4 v00000297f3048840_0;
    %store/vec4 v00000297f2ff6370_0, 0, 4;
    %load/vec4 v00000297f30428a0_0;
    %store/vec4 v00000297f2ff6410_0, 0, 8;
    %load/vec4 v00000297f3042940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000297f3042260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000297f2ff6370_0, 0, 4;
    %load/vec4 v00000297f2ffbed0_0;
    %store/vec4 v00000297f2ff6410_0, 0, 8;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000297f3048840_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v00000297f2ffbed0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000297f2ff6370_0, 0, 4;
    %load/vec4 v00000297f2ff6230_0;
    %store/vec4 v00000297f2ff6410_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000297f3048840_0;
    %addi 1, 0, 4;
    %store/vec4 v00000297f2ff6370_0, 0, 4;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000297f3048840_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000297f3048840_0;
    %addi 1, 0, 4;
    %store/vec4 v00000297f3048840_0, 0, 4;
    %load/vec4 v00000297f30428a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000297f30428a0_0, 0, 8;
T_2.13 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000297f3048840_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v00000297f30428a0_0;
    %store/vec4 v00000297f2ff62d0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000297f3048840_0;
    %addi 1, 0, 4;
    %store/vec4 v00000297f3048840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000297f30428a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000297f30428a0_0, 0, 8;
T_2.15 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000297f2ff64b0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000297f30486b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297f3041e00_0, 0, 1;
T_3.0 ;
    %delay 50, 0;
    %load/vec4 v00000297f3041e00_0;
    %inv;
    %store/vec4 v00000297f3041e00_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000297f30486b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297f30423a0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297f30423a0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000297f30486b0;
T_5 ;
    %vpi_call/w 3 44 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000297f30486b0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000297f30486b0;
T_6 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000297f30424e0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000297f3042d00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297f3042760_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297f3042760_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000297f30424e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000297f3042d00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297f3042760_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297f3042760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297f3042620_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297f3042620_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "iic_master_test.sv";
    "iic_master.sv";
