{"status": 1, "complete": 1, "list": {"2077028521": {"item_id": "2077028521", "resolved_id": "3042235219", "given_url": "https://github.com/pulp-platform/ariane", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409359", "time_read": "1638409358", "time_favorited": "0", "sort_id": 0, "resolved_title": "CVA6 RISC-V CPU", "resolved_url": "https://github.com/openhwgroup/cva6", "excerpt": "CVA6 is a 6-stage, single issue, in-order CPU which implements the 64-bit RISC-V instruction set. It fully implements I, M, A and C extensions as specified in Volume I: User-Level ISA V 2.3 as well as the draft privilege extension 1.10.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2118", "lang": "en", "time_to_read": 10, "top_image_url": "https://opengraph.githubassets.com/16e928d4b1d57a797be110eaa7eebda1fb059441b8d32a18c1c3ef532344d5f3/openhwgroup/cva6", "tags": {"cpus": {"item_id": "2077028521", "tag": "cpus"}, "riscv": {"item_id": "2077028521", "tag": "riscv"}}, "authors": {"32904570": {"item_id": "2077028521", "author_id": "32904570", "name": "gh-md-toc", "url": "https://github.com/ekalinin/github-markdown-toc"}}, "image": {"item_id": "2077028521", "src": "https://github.com/openhwgroup/cva6/actions/workflows/ci.yml/badge.svg?branch=master", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2077028521", "image_id": "1", "src": "https://github.com/openhwgroup/cva6/actions/workflows/ci.yml/badge.svg?branch=master", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2077028521", "image_id": "2", "src": "https://github.com/openhwgroup/cva6/blob/master/docs/_static/ariane_overview.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2077028521", "image_id": "3", "src": "https://github.com/openhwgroup/cva6/blob/master/docs/_static/fpga_bd.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2077028521", "image_id": "4", "src": "https://user-images.githubusercontent.com/8511359/84510824-7ceb3b80-ac7a-11ea-9530-24c428ee87d9.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 820}, "2003658279": {"item_id": "2003658279", "resolved_id": "2003658279", "given_url": "https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409344", "time_read": "1638409343", "time_favorited": "0", "sort_id": 1, "resolved_title": "", "resolved_url": "https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"cpus": {"item_id": "2003658279", "tag": "cpus"}, "riscv": {"item_id": "2003658279", "tag": "riscv"}}, "listen_duration_estimate": 0}, "2522658528": {"item_id": "2522658528", "resolved_id": "2522658528", "given_url": "https://tomverbeure.github.io/2019/03/13/SweRV.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639171216", "time_read": "1639171216", "time_favorited": "0", "sort_id": 2, "resolved_title": "SweRV - An Annotated Deep Dive", "resolved_url": "https://tomverbeure.github.io/2019/03/13/SweRV.html", "excerpt": "Every 6 months, the RISC-V consortium organizes a two day workshop where various companies and research entities present work that is one way or the other related to RISC-V.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2759", "lang": "en", "time_to_read": 13, "tags": {"riscv": {"item_id": "2522658528", "tag": "riscv"}}, "image": {"item_id": "2522658528", "src": "https://tomverbeure.github.io/assets/swerv/slides/0%20-%20RISC-V%20Nov%202017%20Workshop.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2522658528", "image_id": "1", "src": "https://tomverbeure.github.io/assets/swerv/slides/0%20-%20RISC-V%20Nov%202017%20Workshop.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2522658528", "image_id": "2", "src": "https://tomverbeure.github.io/assets/swerv/slides/0%20-%20RISC-V%20May%202018%20Workshop.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2522658528", "image_id": "3", "src": "https://tomverbeure.github.io/assets/swerv/Boom2%20Stats.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2522658528", "image_id": "4", "src": "https://tomverbeure.github.io/assets/swerv/slides/6%20-%20SweRV%20-%20Core%20Complex.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2522658528", "image_id": "5", "src": "https://tomverbeure.github.io/assets/swerv/slides/7%20-%20SweRV%20-%20Core%20Microarchitecture.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2522658528", "image_id": "6", "src": "https://tomverbeure.github.io/assets/swerv/slides/8%20-%20SweRV%20-%20Pipeline%20Diagram.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2522658528", "image_id": "7", "src": "https://tomverbeure.github.io/assets/swerv/slides/8%20-%20SweRV%20-%20Pipeline%20Diagram%20-%20A4.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2522658528", "image_id": "8", "src": "https://tomverbeure.github.io/assets/swerv/slides/8%20-%20SweRV%20-%20Pipeline%20Diagram%20-%20A5.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2522658528", "image_id": "9", "src": "https://tomverbeure.github.io/assets/swerv/slides/8%20-%20SweRV%20-%20Pipeline%20Diagram%20-%20A7.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2522658528", "image_id": "10", "src": "https://tomverbeure.github.io/assets/swerv/slides/9%20-%20SweRV%20-%20Core%20Branch%20Prediction%20and%20Handling%20I.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "2522658528", "image_id": "11", "src": "https://tomverbeure.github.io/assets/swerv/slides/10%20-%20SweRV%20-%20Core%20Branch%20Prediction%20and%20Handling%20II.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "2522658528", "image_id": "12", "src": "https://tomverbeure.github.io/assets/swerv/slides/11%20-%20SweRV%20-%20SweRV%20Instruction%20Set%20Simulator%20I.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "2522658528", "image_id": "13", "src": "https://tomverbeure.github.io/assets/swerv/slides/12%20-%20SweRV%20-%20SweRV%20Instruction%20Set%20Simulator%20II.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "2522658528", "image_id": "14", "src": "https://tomverbeure.github.io/assets/swerv/slides/13%20-%20SweRV%20-%20SweRV%20Core%20Phyiscal%20Design.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "2522658528", "image_id": "15", "src": "https://tomverbeure.github.io/assets/swerv/E76%20Pipeline.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "2522658528", "image_id": "16", "src": "https://tomverbeure.github.io/assets/swerv/slides/15%20-%20SweRV%20-%20RISC-V%20code%20density%20and%20optimization%20I.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "2522658528", "image_id": "17", "src": "https://tomverbeure.github.io/assets/swerv/slides/16%20-%20SweRV%20-%20RISC-V%20code%20density%20and%20optimization%20II.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "2522658528", "image_id": "18", "src": "https://tomverbeure.github.io/assets/swerv/slides/5%20-%20SweRV%20-%20open%20source%20RTL%20RISC-V.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "2522658528", "image_id": "19", "src": "https://tomverbeure.github.io/assets/swerv/slides/17%20-%20SweRV%20-%20NAND%20Controller%20SoC%20applications.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "2522658528", "image_id": "20", "src": "https://tomverbeure.github.io/assets/swerv/slides/18%20-%20SweRV%20-%20Driving%20Momentum.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1068}, "2597202898": {"item_id": "2597202898", "resolved_id": "2597202898", "given_url": "https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370589", "time_read": "1638370589", "time_favorited": "0", "sort_id": 3, "resolved_title": "RISC-V from scratch 1: Introduction, toolchain setup, and hello world!", "resolved_url": "https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html", "excerpt": "Welcome to part one of RISC-V from scratch! Throughout RISC-V from scratch we will explore various low-level concepts (compilation and linking, primitive runtimes, assembly, and more), typically through the lens of RISC-V and its ecosystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1025", "lang": "en", "time_to_read": 5, "tags": {"riscv": {"item_id": "2597202898", "tag": "riscv"}}, "listen_duration_estimate": 397}, "2597137666": {"item_id": "2597137666", "resolved_id": "2597137666", "given_url": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html", "given_title": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2", "favorite": "0", "status": "1", "time_added": "1558224728", "time_updated": "1613039250", "time_read": "1567035495", "time_favorited": "0", "sort_id": 4, "resolved_title": "RISC-V from scratch 2: Hardware layouts, linker scripts, and C runtimes", "resolved_url": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html", "excerpt": "Welcome to the second post in the RISC-V from scratch series! As a quick recap, throughout RISC-V from scratch we will explore various low-level concepts (compilation and linking, primitive runtimes, assembly, and more), typically through the lens of RISC-V and its ecosystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4969", "lang": "en", "time_to_read": 23, "tags": {"cpus": {"item_id": "2597137666", "tag": "cpus"}, "riscv": {"item_id": "2597137666", "tag": "riscv"}, "semiconductors": {"item_id": "2597137666", "tag": "semiconductors"}}, "image": {"item_id": "2597137666", "src": "https://twilco.github.io/assets/img/working_gdb.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2597137666", "image_id": "1", "src": "https://twilco.github.io/assets/img/working_gdb.png", "width": "0", "height": "0", "credit": "Extra", "caption": ""}}, "listen_duration_estimate": 1923}, "3839643862": {"item_id": "3839643862", "resolved_id": "3839643862", "given_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/", "given_title": "RISC-V In The Datacenter Is No Risky Proposition", "favorite": "0", "status": "1", "time_added": "1680687422", "time_updated": "1680712817", "time_read": "1680712817", "time_favorited": "0", "sort_id": 5, "resolved_title": "RISC-V In The Datacenter Is No Risky Proposition", "resolved_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/", "excerpt": "It was only a matter of time, perhaps, but the skyrocketing costs of designing chips is colliding with the ever-increasing need for performance, price/performance, and performance per watt. Something has got to give, and that thing might be the architectures currently used in the datacenter.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2267", "lang": "en", "time_to_read": 10, "amp_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png", "tags": {"cpus": {"item_id": "3839643862", "tag": "cpus"}, "datacenters": {"item_id": "3839643862", "tag": "datacenters"}, "riscv": {"item_id": "3839643862", "tag": "riscv"}, "semiconductors": {"item_id": "3839643862", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3839643862", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3839643862", "src": "https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1030x438.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3839643862", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1030x438.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 878}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709419604}