Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep  7 00:56:24 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file State_machine_timing_summary_routed.rpt -pb State_machine_timing_summary_routed.pb -rpx State_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : State_machine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.264        0.000                      0                  277        0.171        0.000                      0                  277        3.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.264        0.000                      0                  273        0.171        0.000                      0                  273        3.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.553        0.000                      0                    4        0.738        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.014ns (21.530%)  route 3.696ns (78.470%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.165     9.988    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  warning_state/counter1[18]_i_1/O
                         net (fo=1, routed)           0.000    10.112    warning_state/counter1_0[18]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[18]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031    13.376    warning_state/counter1_reg[18]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.044ns (22.027%)  route 3.696ns (77.973%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.165     9.988    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.154    10.142 r  warning_state/counter1[26]_i_1/O
                         net (fo=1, routed)           0.000    10.142    warning_state/counter1_0[26]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[26]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075    13.420    warning_state/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.014ns (21.700%)  route 3.659ns (78.300%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.128     9.951    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.075 r  warning_state/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000    10.075    warning_state/counter1_0[17]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[17]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031    13.376    warning_state/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.014ns (21.723%)  route 3.654ns (78.277%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.123     9.946    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.070 r  warning_state/counter1[12]_i_1/O
                         net (fo=1, routed)           0.000    10.070    warning_state/counter1_0[12]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[12]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.029    13.374    warning_state/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.042ns (22.167%)  route 3.659ns (77.833%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.128     9.951    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.152    10.103 r  warning_state/counter1[31]_i_3/O
                         net (fo=1, routed)           0.000    10.103    warning_state/counter1_0[31]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[31]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075    13.420    warning_state/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.040ns (22.157%)  route 3.654ns (77.843%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.123     9.946    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.150    10.096 r  warning_state/counter1[29]_i_1/O
                         net (fo=1, routed)           0.000    10.096    warning_state/counter1_0[29]
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    12.952    warning_state/CLK
    SLICE_X37Y91         FDRE                                         r  warning_state/counter1_reg[29]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075    13.420    warning_state/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.014ns (22.171%)  route 3.559ns (77.829%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.028     9.852    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.976 r  warning_state/counter1[16]_i_1/O
                         net (fo=1, routed)           0.000     9.976    warning_state/counter1_0[16]
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560    12.951    warning_state/CLK
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[16]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X37Y89         FDSE (Setup_fdse_C_D)        0.032    13.376    warning_state/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.014ns (22.196%)  route 3.554ns (77.804%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.023     9.847    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.971 r  warning_state/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000     9.971    warning_state/counter1_0[15]
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560    12.951    warning_state/CLK
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[15]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X37Y89         FDSE (Setup_fdse_C_D)        0.031    13.375    warning_state/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.044ns (22.703%)  route 3.554ns (77.297%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.023     9.847    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.154    10.001 r  warning_state/counter1[21]_i_1/O
                         net (fo=1, routed)           0.000    10.001    warning_state/counter1_0[21]
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560    12.951    warning_state/CLK
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[21]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X37Y89         FDSE (Setup_fdse_C_D)        0.075    13.419    warning_state/counter1_reg[21]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.039ns (22.594%)  route 3.559ns (77.406%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.734     5.402    warning_state/CLK
    SLICE_X38Y87         FDRE                                         r  warning_state/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  warning_state/counter1_reg[27]/Q
                         net (fo=2, routed)           1.163     7.084    warning_state/counter1[27]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  warning_state/counter1[0]_i_9/O
                         net (fo=1, routed)           0.639     7.847    warning_state/counter1[0]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.729     8.699    warning_state/counter1[0]_i_4_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.028     9.852    warning_state/counter2[2]_i_2_n_0
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.149    10.001 r  warning_state/counter1[25]_i_1/O
                         net (fo=1, routed)           0.000    10.001    warning_state/counter1_0[25]
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560    12.951    warning_state/CLK
    SLICE_X37Y89         FDSE                                         r  warning_state/counter1_reg[25]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X37Y89         FDSE (Setup_fdse_C_D)        0.075    13.419    warning_state/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 warning_state/en2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.496    warning_state/CLK
    SLICE_X38Y88         FDRE                                         r  warning_state/en2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  warning_state/en2_reg[0]/Q
                         net (fo=2, routed)           0.067     1.727    warning_state/en2
    SLICE_X38Y88         FDRE                                         r  warning_state/ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.013    warning_state/CLK
    SLICE_X38Y88         FDRE                                         r  warning_state/ff3_reg[0]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.060     1.556    warning_state/ff3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 trigger_state/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.497    trigger_state/CLK
    SLICE_X41Y87         FDRE                                         r  trigger_state/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  trigger_state/ff_reg[1]/Q
                         net (fo=4, routed)           0.123     1.761    warning_state/ff_reg[1]
    SLICE_X41Y88         FDRE                                         r  warning_state/ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.015    warning_state/CLK
    SLICE_X41Y88         FDRE                                         r  warning_state/ff2_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.075     1.589    warning_state/ff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debounce_switch_state/ff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            switch_state/lnext_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    debounce_switch_state/CLK
    SLICE_X43Y90         FDRE                                         r  debounce_switch_state/ff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  debounce_switch_state/ff2_reg[1]/Q
                         net (fo=2, routed)           0.140     1.780    switch_state/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I3_O)        0.046     1.826 r  switch_state/lnext_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    switch_state/lnext_state[1]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  switch_state/lnext_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    switch_state/CLK
    SLICE_X42Y90         FDRE                                         r  switch_state/lnext_state_reg[1]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.131     1.643    switch_state/lnext_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 warning_state/ff3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Buff_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.498    warning_state/CLK
    SLICE_X42Y89         FDRE                                         r  warning_state/ff3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  warning_state/ff3_reg[1]/Q
                         net (fo=1, routed)           0.059     1.705    warning_state/ff3_reg_n_0_[1]
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.098     1.803 r  warning_state/Buff_out_i_1/O
                         net (fo=1, routed)           0.000     1.803    warning_state/Buff_out_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  warning_state/Buff_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.015    warning_state/CLK
    SLICE_X42Y89         FDRE                                         r  warning_state/Buff_out_reg/C
                         clock pessimism             -0.517     1.498    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.120     1.618    warning_state/Buff_out_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debounce_switch_state/ff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            switch_state/lnext_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    debounce_switch_state/CLK
    SLICE_X43Y90         FDRE                                         r  debounce_switch_state/ff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  debounce_switch_state/ff2_reg[1]/Q
                         net (fo=2, routed)           0.140     1.780    switch_state/Q[1]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  switch_state/lnext_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    switch_state/lnext_state[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  switch_state/lnext_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    switch_state/CLK
    SLICE_X42Y90         FDRE                                         r  switch_state/lnext_state_reg[0]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120     1.632    switch_state/lnext_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debounce_switch_state/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_switch_state/ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    debounce_switch_state/CLK
    SLICE_X42Y90         FDRE                                         r  debounce_switch_state/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  debounce_switch_state/ff_reg[1]/Q
                         net (fo=1, routed)           0.116     1.779    debounce_switch_state/ff_reg_n_0_[1]
    SLICE_X43Y90         FDRE                                         r  debounce_switch_state/ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    debounce_switch_state/CLK
    SLICE_X43Y90         FDRE                                         r  debounce_switch_state/ff2_reg[0]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.070     1.582    debounce_switch_state/ff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.670%)  route 0.147ns (41.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.147     1.810    switch_state/lreset
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  switch_state/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.855    switch_state_n_0
    SLICE_X42Y91         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.121     1.636    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 warning_state/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/en_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.143%)  route 0.186ns (56.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.500    warning_state/CLK
    SLICE_X40Y93         FDRE                                         r  warning_state/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  warning_state/counter_reg[24]/Q
                         net (fo=2, routed)           0.186     1.827    warning_state/counter_reg[24]
    SLICE_X41Y90         FDRE                                         r  warning_state/en_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    warning_state/CLK
    SLICE_X41Y90         FDRE                                         r  warning_state/en_reg__0/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.070     1.585    warning_state/en_reg__0
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.682%)  route 0.153ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.153     1.816    switch_state/led_OBUF[0]
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  switch_state/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    switch_state_n_3
    SLICE_X42Y91         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.120     1.619    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reset_state/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_state/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.500    reset_state/CLK
    SLICE_X41Y94         FDRE                                         r  reset_state/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  reset_state/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.749    reset_state/counter_reg_n_0_[11]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  reset_state/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    reset_state/counter_reg[8]_i_1_n_4
    SLICE_X41Y94         FDRE                                         r  reset_state/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     2.017    reset_state/CLK
    SLICE_X41Y94         FDRE                                         r  reset_state/counter_reg[11]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105     1.605    reset_state/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y91    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y91    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y91    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y91    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y90    debounce_switch_state/ff2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y90    debounce_switch_state/ff2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y90    debounce_switch_state/ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y90    debounce_switch_state/ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y92    reset_state/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    reset_state/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    reset_state/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    reset_state/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    reset_state/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    reset_state/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    reset_state/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    reset_state/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    reset_state/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    reset_state/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    reset_state/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y91    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y91    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y91    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y91    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y90    debounce_switch_state/ff2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y90    debounce_switch_state/ff2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y90    debounce_switch_state/ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y90    debounce_switch_state/ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y92    reset_state/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    reset_state/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.664ns (36.456%)  route 1.157ns (63.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.739     5.407    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.673     6.599    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.146     6.745 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.229    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.565    12.782    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.664ns (36.456%)  route 1.157ns (63.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.739     5.407    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.673     6.599    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.146     6.745 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.229    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.523    12.824    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.664ns (36.456%)  route 1.157ns (63.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.739     5.407    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.673     6.599    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.146     6.745 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.229    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.523    12.824    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.664ns (36.456%)  route 1.157ns (63.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.739     5.407    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.673     6.599    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.146     6.745 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.229    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y91         FDCE (Recov_fdce_C_CLR)     -0.523    12.824    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.208ns (33.474%)  route 0.413ns (66.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.235     1.898    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.942 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.120    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.133     1.382    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.208ns (33.474%)  route 0.413ns (66.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.235     1.898    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.942 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.120    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.133     1.382    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.208ns (33.474%)  route 0.413ns (66.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.235     1.898    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.942 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.120    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.133     1.382    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.208ns (33.474%)  route 0.413ns (66.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.499    reset_state/CLK
    SLICE_X42Y92         FDRE                                         r  reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  reset_state/led_reg/Q
                         net (fo=9, routed)           0.235     1.898    reset_state/lreset
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.942 f  reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.120    reset_state_n_1
    SLICE_X42Y91         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.133     1.382    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.738    





