0.7
2020.2
Jun 16 2023
19:55:58
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/RLC_FA_TB.sv,1698124326,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/Validity_Check_TB.sv,,RLC_FA_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/Validity_Check_TB.sv,1698176360,systemVerilog,,,,Validity_Check_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/BIN_HEX.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/MUX.sv,,BIN_HEX,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/FA.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/BIN_HEX.sv,,FA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/HA.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/RCA_FA.sv,,HA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/MUX.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/SEGMENT_ADDER.sv,,MUX,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/RCA_FA.sv,1698172933,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/Validity_Check.sv,,RCA_FA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/SEGMENT_ADDER.sv,1698173000,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/HA.sv,,SEGMENT_ADDER,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sources_1/new/Validity_Check.sv,1698176076,systemVerilog,,Z:/Documents/git/CPE-133/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor/Lab-4-Segment-Adder-Subtractor.srcs/sim_1/new/RLC_FA_TB.sv,,Validity_Check,,uvm,,,,,,
