CMD:./cmake-build-debug/cbp sample_traces/int/int_10_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
EOF
Table[0]
	 occupation: 3834 / 8192
	 total predictions: 799055
Table[1]
	 occupation: 6841 / 8192
	 total predictions: 348492
Table[2]
	 occupation: 7906 / 8192
	 total predictions: 151071
Table[3]
	 occupation: 7578 / 8192
	 total predictions: 100589
Table[4]
	 occupation: 7634 / 8192
	 total predictions: 61937
Table[5]
	 occupation: 7553 / 8192
	 total predictions: 23251
Table[6]
	 occupation: 5682 / 8192
	 total predictions: 18231
Table[7]
	 occupation: 5885 / 8192
	 total predictions: 3879
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 18108909
Number of loads that miss in SQ: 14494061 (80.04%)
Number of PFs issued to the memory system 450232
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 70617069
	misses     = 3214
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 29131009
	misses     = 40434
	miss ratio = 0.14%
	pf accesses   = 450232
	pf misses     = 7680
	pf miss ratio = 1.71%
L2$:
	accesses   = 43648
	misses     = 14804
	miss ratio = 33.92%
	pf accesses   = 7680
	pf misses     = 2638
	pf miss ratio = 34.35%
L3$:
	accesses   = 14804
	misses     = 8311
	miss ratio = 56.14%
	pf accesses   = 2638
	pf misses     = 1291
	pf miss ratio = 48.94%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :18108909
Num Prefetches generated :453344
Num Prefetches issued :972823
Num Prefetches filtered by PF queue :16615
Num untimely prefetches dropped from PF queue :3112
Num prefetches not issued LDST contention :522591
Num prefetches not issued stride 0 :6176804
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 60000052
cycles       = 14843006
CycWP        = 6312966
IPC          = 4.0423

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          7032592     321299   4.5687%   5.3550
JumpDirect          2312716          0   0.0000%   0.0000
JumpIndirect         986505          0   0.0000%   0.0000
JumpReturn          1069161          0   0.0000%   0.0000
Not control        59216095          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2259585   4.4256    1203389      50139   0.5326       0.0222   4.1665%   5.0139     891577    17.7821    89.1572
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      5870214   4.2588    2925580     134689   0.4984       0.0229   4.6038%   5.3875    2514053    18.6656   100.5619
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    30000052      7056936   4.2511    3499163     162827   0.4958       0.0231   4.6533%   5.4276    3040767    18.6748   101.3587
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    60000052     14843006   4.0423    7032592     321299   0.4738       0.0216   4.5687%   5.3550    6312966    19.6483   105.2160
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 60000052 instrs 

ExecTime = 2507.0743930339813
