
USB_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a4c  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08005bfc  08005bfc  00006bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c64  08005c64  00007188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c64  08005c64  00006c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c6c  08005c6c  00007188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c6c  08005c6c  00006c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c70  08005c70  00006c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  08005c74  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007188  2**0
                  CONTENTS
 10 .bss          00004aa8  20000188  20000188  00007188  2**2
                  ALLOC
 11 ._user_heap_stack 00008400  20004c30  20004c30  00007188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007188  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ead3  00000000  00000000  000071b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f2a  00000000  00000000  00025c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000c9ac  00000000  00000000  0002abb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001168  00000000  00000000  00037568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000012a0  00000000  00000000  000386d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028176  00000000  00000000  00039970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001e9ed  00000000  00000000  00061ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e01fc  00000000  00000000  000804d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001606cf  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003408  00000000  00000000  00160714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000065  00000000  00000000  00163b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000188 	.word	0x20000188
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005be4 	.word	0x08005be4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000018c 	.word	0x2000018c
 80001ec:	08005be4 	.word	0x08005be4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b988 	b.w	8000528 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	468e      	mov	lr, r1
 8000238:	4604      	mov	r4, r0
 800023a:	4688      	mov	r8, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14a      	bne.n	80002d6 <__udivmoddi4+0xa6>
 8000240:	428a      	cmp	r2, r1
 8000242:	4617      	mov	r7, r2
 8000244:	d962      	bls.n	800030c <__udivmoddi4+0xdc>
 8000246:	fab2 f682 	clz	r6, r2
 800024a:	b14e      	cbz	r6, 8000260 <__udivmoddi4+0x30>
 800024c:	f1c6 0320 	rsb	r3, r6, #32
 8000250:	fa01 f806 	lsl.w	r8, r1, r6
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	40b7      	lsls	r7, r6
 800025a:	ea43 0808 	orr.w	r8, r3, r8
 800025e:	40b4      	lsls	r4, r6
 8000260:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000264:	fa1f fc87 	uxth.w	ip, r7
 8000268:	fbb8 f1fe 	udiv	r1, r8, lr
 800026c:	0c23      	lsrs	r3, r4, #16
 800026e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000272:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000276:	fb01 f20c 	mul.w	r2, r1, ip
 800027a:	429a      	cmp	r2, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x62>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f101 30ff 	add.w	r0, r1, #4294967295
 8000284:	f080 80ea 	bcs.w	800045c <__udivmoddi4+0x22c>
 8000288:	429a      	cmp	r2, r3
 800028a:	f240 80e7 	bls.w	800045c <__udivmoddi4+0x22c>
 800028e:	3902      	subs	r1, #2
 8000290:	443b      	add	r3, r7
 8000292:	1a9a      	subs	r2, r3, r2
 8000294:	b2a3      	uxth	r3, r4
 8000296:	fbb2 f0fe 	udiv	r0, r2, lr
 800029a:	fb0e 2210 	mls	r2, lr, r0, r2
 800029e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a6:	459c      	cmp	ip, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x8e>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	f080 80d6 	bcs.w	8000460 <__udivmoddi4+0x230>
 80002b4:	459c      	cmp	ip, r3
 80002b6:	f240 80d3 	bls.w	8000460 <__udivmoddi4+0x230>
 80002ba:	443b      	add	r3, r7
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c2:	eba3 030c 	sub.w	r3, r3, ip
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa2>
 80002ca:	40f3      	lsrs	r3, r6
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xb6>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb0>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa2>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x14c>
 80002ee:	4573      	cmp	r3, lr
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xc8>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 8105 	bhi.w	8000502 <__udivmoddi4+0x2d2>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	4690      	mov	r8, r2
 8000302:	2d00      	cmp	r5, #0
 8000304:	d0e5      	beq.n	80002d2 <__udivmoddi4+0xa2>
 8000306:	e9c5 4800 	strd	r4, r8, [r5]
 800030a:	e7e2      	b.n	80002d2 <__udivmoddi4+0xa2>
 800030c:	2a00      	cmp	r2, #0
 800030e:	f000 8090 	beq.w	8000432 <__udivmoddi4+0x202>
 8000312:	fab2 f682 	clz	r6, r2
 8000316:	2e00      	cmp	r6, #0
 8000318:	f040 80a4 	bne.w	8000464 <__udivmoddi4+0x234>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	0c03      	lsrs	r3, r0, #16
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	b280      	uxth	r0, r0
 8000326:	b2bc      	uxth	r4, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb2 fcfe 	udiv	ip, r2, lr
 800032e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000336:	fb04 f20c 	mul.w	r2, r4, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d907      	bls.n	800034e <__udivmoddi4+0x11e>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x11c>
 8000346:	429a      	cmp	r2, r3
 8000348:	f200 80e0 	bhi.w	800050c <__udivmoddi4+0x2dc>
 800034c:	46c4      	mov	ip, r8
 800034e:	1a9b      	subs	r3, r3, r2
 8000350:	fbb3 f2fe 	udiv	r2, r3, lr
 8000354:	fb0e 3312 	mls	r3, lr, r2, r3
 8000358:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800035c:	fb02 f404 	mul.w	r4, r2, r4
 8000360:	429c      	cmp	r4, r3
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x144>
 8000364:	18fb      	adds	r3, r7, r3
 8000366:	f102 30ff 	add.w	r0, r2, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x142>
 800036c:	429c      	cmp	r4, r3
 800036e:	f200 80ca 	bhi.w	8000506 <__udivmoddi4+0x2d6>
 8000372:	4602      	mov	r2, r0
 8000374:	1b1b      	subs	r3, r3, r4
 8000376:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x98>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa0e f401 	lsl.w	r4, lr, r1
 800038c:	fa20 f306 	lsr.w	r3, r0, r6
 8000390:	fa2e fe06 	lsr.w	lr, lr, r6
 8000394:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000398:	4323      	orrs	r3, r4
 800039a:	fa00 f801 	lsl.w	r8, r0, r1
 800039e:	fa1f fc87 	uxth.w	ip, r7
 80003a2:	fbbe f0f9 	udiv	r0, lr, r9
 80003a6:	0c1c      	lsrs	r4, r3, #16
 80003a8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003ac:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x1a0>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c2:	f080 809c 	bcs.w	80004fe <__udivmoddi4+0x2ce>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f240 8099 	bls.w	80004fe <__udivmoddi4+0x2ce>
 80003cc:	3802      	subs	r0, #2
 80003ce:	443c      	add	r4, r7
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	fa1f fe83 	uxth.w	lr, r3
 80003d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003dc:	fb09 4413 	mls	r4, r9, r3, r4
 80003e0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1ce>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f2:	f080 8082 	bcs.w	80004fa <__udivmoddi4+0x2ca>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d97f      	bls.n	80004fa <__udivmoddi4+0x2ca>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000402:	eba4 040c 	sub.w	r4, r4, ip
 8000406:	fba0 ec02 	umull	lr, ip, r0, r2
 800040a:	4564      	cmp	r4, ip
 800040c:	4673      	mov	r3, lr
 800040e:	46e1      	mov	r9, ip
 8000410:	d362      	bcc.n	80004d8 <__udivmoddi4+0x2a8>
 8000412:	d05f      	beq.n	80004d4 <__udivmoddi4+0x2a4>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x1fe>
 8000416:	ebb8 0203 	subs.w	r2, r8, r3
 800041a:	eb64 0409 	sbc.w	r4, r4, r9
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	fa22 f301 	lsr.w	r3, r2, r1
 8000426:	431e      	orrs	r6, r3
 8000428:	40cc      	lsrs	r4, r1
 800042a:	e9c5 6400 	strd	r6, r4, [r5]
 800042e:	2100      	movs	r1, #0
 8000430:	e74f      	b.n	80002d2 <__udivmoddi4+0xa2>
 8000432:	fbb1 fcf2 	udiv	ip, r1, r2
 8000436:	0c01      	lsrs	r1, r0, #16
 8000438:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800043c:	b280      	uxth	r0, r0
 800043e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000442:	463b      	mov	r3, r7
 8000444:	4638      	mov	r0, r7
 8000446:	463c      	mov	r4, r7
 8000448:	46b8      	mov	r8, r7
 800044a:	46be      	mov	lr, r7
 800044c:	2620      	movs	r6, #32
 800044e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000452:	eba2 0208 	sub.w	r2, r2, r8
 8000456:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045a:	e766      	b.n	800032a <__udivmoddi4+0xfa>
 800045c:	4601      	mov	r1, r0
 800045e:	e718      	b.n	8000292 <__udivmoddi4+0x62>
 8000460:	4610      	mov	r0, r2
 8000462:	e72c      	b.n	80002be <__udivmoddi4+0x8e>
 8000464:	f1c6 0220 	rsb	r2, r6, #32
 8000468:	fa2e f302 	lsr.w	r3, lr, r2
 800046c:	40b7      	lsls	r7, r6
 800046e:	40b1      	lsls	r1, r6
 8000470:	fa20 f202 	lsr.w	r2, r0, r2
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	430a      	orrs	r2, r1
 800047a:	fbb3 f8fe 	udiv	r8, r3, lr
 800047e:	b2bc      	uxth	r4, r7
 8000480:	fb0e 3318 	mls	r3, lr, r8, r3
 8000484:	0c11      	lsrs	r1, r2, #16
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb08 f904 	mul.w	r9, r8, r4
 800048e:	40b0      	lsls	r0, r6
 8000490:	4589      	cmp	r9, r1
 8000492:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000496:	b280      	uxth	r0, r0
 8000498:	d93e      	bls.n	8000518 <__udivmoddi4+0x2e8>
 800049a:	1879      	adds	r1, r7, r1
 800049c:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a0:	d201      	bcs.n	80004a6 <__udivmoddi4+0x276>
 80004a2:	4589      	cmp	r9, r1
 80004a4:	d81f      	bhi.n	80004e6 <__udivmoddi4+0x2b6>
 80004a6:	eba1 0109 	sub.w	r1, r1, r9
 80004aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ae:	fb09 f804 	mul.w	r8, r9, r4
 80004b2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b6:	b292      	uxth	r2, r2
 80004b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004bc:	4542      	cmp	r2, r8
 80004be:	d229      	bcs.n	8000514 <__udivmoddi4+0x2e4>
 80004c0:	18ba      	adds	r2, r7, r2
 80004c2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c6:	d2c4      	bcs.n	8000452 <__udivmoddi4+0x222>
 80004c8:	4542      	cmp	r2, r8
 80004ca:	d2c2      	bcs.n	8000452 <__udivmoddi4+0x222>
 80004cc:	f1a9 0102 	sub.w	r1, r9, #2
 80004d0:	443a      	add	r2, r7
 80004d2:	e7be      	b.n	8000452 <__udivmoddi4+0x222>
 80004d4:	45f0      	cmp	r8, lr
 80004d6:	d29d      	bcs.n	8000414 <__udivmoddi4+0x1e4>
 80004d8:	ebbe 0302 	subs.w	r3, lr, r2
 80004dc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e0:	3801      	subs	r0, #1
 80004e2:	46e1      	mov	r9, ip
 80004e4:	e796      	b.n	8000414 <__udivmoddi4+0x1e4>
 80004e6:	eba7 0909 	sub.w	r9, r7, r9
 80004ea:	4449      	add	r1, r9
 80004ec:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f4:	fb09 f804 	mul.w	r8, r9, r4
 80004f8:	e7db      	b.n	80004b2 <__udivmoddi4+0x282>
 80004fa:	4673      	mov	r3, lr
 80004fc:	e77f      	b.n	80003fe <__udivmoddi4+0x1ce>
 80004fe:	4650      	mov	r0, sl
 8000500:	e766      	b.n	80003d0 <__udivmoddi4+0x1a0>
 8000502:	4608      	mov	r0, r1
 8000504:	e6fd      	b.n	8000302 <__udivmoddi4+0xd2>
 8000506:	443b      	add	r3, r7
 8000508:	3a02      	subs	r2, #2
 800050a:	e733      	b.n	8000374 <__udivmoddi4+0x144>
 800050c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000510:	443b      	add	r3, r7
 8000512:	e71c      	b.n	800034e <__udivmoddi4+0x11e>
 8000514:	4649      	mov	r1, r9
 8000516:	e79c      	b.n	8000452 <__udivmoddi4+0x222>
 8000518:	eba1 0109 	sub.w	r1, r1, r9
 800051c:	46c4      	mov	ip, r8
 800051e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000522:	fb09 f804 	mul.w	r8, r9, r4
 8000526:	e7c4      	b.n	80004b2 <__udivmoddi4+0x282>

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800052c:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart3,(uint8_t *)ptr,len,10);
 800052e:	230a      	movs	r3, #10
{
 8000530:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart3,(uint8_t *)ptr,len,10);
 8000532:	4803      	ldr	r0, [pc, #12]	@ (8000540 <_write+0x14>)
 8000534:	b292      	uxth	r2, r2
 8000536:	f002 ffd1 	bl	80034dc <HAL_UART_Transmit>
  return len;
}
 800053a:	4620      	mov	r0, r4
 800053c:	bd10      	pop	{r4, pc}
 800053e:	bf00      	nop
 8000540:	200001ac 	.word	0x200001ac

08000544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000544:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	2300      	movs	r3, #0
{
 8000548:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800054e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000552:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000556:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4921      	ldr	r1, [pc, #132]	@ (80005e0 <SystemClock_Config+0x9c>)
 800055c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000560:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000562:	4a20      	ldr	r2, [pc, #128]	@ (80005e4 <SystemClock_Config+0xa0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000564:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000568:	6408      	str	r0, [r1, #64]	@ 0x40
 800056a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800056c:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	9302      	str	r3, [sp, #8]
 8000576:	6813      	ldr	r3, [r2, #0]
 8000578:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800057c:	6013      	str	r3, [r2, #0]
 800057e:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000580:	2001      	movs	r0, #1
 8000582:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000586:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800058a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058e:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000590:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000594:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000596:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800059a:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800059c:	2107      	movs	r1, #7
 800059e:	2002      	movs	r0, #2
 80005a0:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005a4:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005a6:	23a8      	movs	r3, #168	@ 0xa8
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005aa:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005ac:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ae:	f002 fad3 	bl	8002b58 <HAL_RCC_OscConfig>
 80005b2:	b108      	cbz	r0, 80005b8 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b6:	e7fe      	b.n	80005b6 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b8:	220f      	movs	r2, #15
 80005ba:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005bc:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005c0:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c8:	a803      	add	r0, sp, #12
 80005ca:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005cc:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d0:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005d2:	f002 fcd7 	bl	8002f84 <HAL_RCC_ClockConfig>
 80005d6:	b108      	cbz	r0, 80005dc <SystemClock_Config+0x98>
 80005d8:	b672      	cpsid	i
  while (1)
 80005da:	e7fe      	b.n	80005da <SystemClock_Config+0x96>
}
 80005dc:	b015      	add	sp, #84	@ 0x54
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	40023800 	.word	0x40023800
 80005e4:	40007000 	.word	0x40007000

080005e8 <main>:
{
 80005e8:	b500      	push	{lr}
	setbuf(stdout, NULL);
 80005ea:	4b79      	ldr	r3, [pc, #484]	@ (80007d0 <main+0x1e8>)
 80005ec:	681b      	ldr	r3, [r3, #0]
{
 80005ee:	b099      	sub	sp, #100	@ 0x64
	setbuf(stdout, NULL);
 80005f0:	6898      	ldr	r0, [r3, #8]
 80005f2:	2100      	movs	r1, #0
 80005f4:	f004 ff86 	bl	8005504 <setbuf>
  HAL_Init();
 80005f8:	f000 fb34 	bl	8000c64 <HAL_Init>
  SystemClock_Config();
 80005fc:	f7ff ffa2 	bl	8000544 <SystemClock_Config>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	a810      	add	r0, sp, #64	@ 0x40
 8000606:	f005 f87c 	bl	8005702 <memset>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800060a:	2601      	movs	r6, #1
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800060c:	2181      	movs	r1, #129	@ 0x81
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 800060e:	2203      	movs	r2, #3
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2; // これも忘れずに
 8000610:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000612:	a80c      	add	r0, sp, #48	@ 0x30
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 8000614:	e9cd 610c 	strd	r6, r1, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2; // これも忘れずに
 8000618:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800061c:	f002 fd76 	bl	800310c <HAL_RCCEx_PeriphCLKConfig>
 8000620:	b108      	cbz	r0, 8000626 <main+0x3e>
 8000622:	b672      	cpsid	i
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0x3c>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	e9cd 0007 	strd	r0, r0, [sp, #28]
 800062a:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4d69      	ldr	r5, [pc, #420]	@ (80007d4 <main+0x1ec>)
 8000630:	9001      	str	r0, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	900b      	str	r0, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000634:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	632b      	str	r3, [r5, #48]	@ 0x30
 800063c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	9002      	str	r0, [sp, #8]
 8000648:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800064a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064e:	632b      	str	r3, [r5, #48]	@ 0x30
 8000650:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000656:	9302      	str	r3, [sp, #8]
 8000658:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	9003      	str	r0, [sp, #12]
 800065c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	632b      	str	r3, [r5, #48]	@ 0x30
 8000664:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	9303      	str	r3, [sp, #12]
 800066c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	9004      	str	r0, [sp, #16]
 8000670:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000672:	f043 0302 	orr.w	r3, r3, #2
 8000676:	632b      	str	r3, [r5, #48]	@ 0x30
 8000678:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800067a:	f003 0302 	and.w	r3, r3, #2
 800067e:	9304      	str	r3, [sp, #16]
 8000680:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000682:	9005      	str	r0, [sp, #20]
 8000684:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000686:	f043 0308 	orr.w	r3, r3, #8
 800068a:	632b      	str	r3, [r5, #48]	@ 0x30
 800068c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	9305      	str	r3, [sp, #20]
 8000694:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000696:	9006      	str	r0, [sp, #24]
 8000698:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800069a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800069e:	632b      	str	r3, [r5, #48]	@ 0x30
 80006a0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80006a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006a6:	4604      	mov	r4, r0
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006a8:	4602      	mov	r2, r0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006aa:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006ac:	484a      	ldr	r0, [pc, #296]	@ (80007d8 <main+0x1f0>)
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006ae:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006b0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80006b4:	f001 f89e 	bl	80017f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006b8:	4622      	mov	r2, r4
 80006ba:	4848      	ldr	r0, [pc, #288]	@ (80007dc <main+0x1f4>)
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	f001 f899 	bl	80017f4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006c6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006ca:	4845      	ldr	r0, [pc, #276]	@ (80007e0 <main+0x1f8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006ce:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006d0:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006d4:	f000 ff58 	bl	8001588 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80006d8:	f244 0381 	movw	r3, #16513	@ 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006dc:	483e      	ldr	r0, [pc, #248]	@ (80007d8 <main+0x1f0>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80006de:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e0:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	e9cd 6408 	strd	r6, r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e8:	f000 ff4e 	bl	8001588 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80006ec:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006ee:	483b      	ldr	r0, [pc, #236]	@ (80007dc <main+0x1f4>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80006f0:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006f2:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	e9cd 6408 	strd	r6, r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f8:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f000 ff45 	bl	8001588 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80006fe:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000700:	4836      	ldr	r0, [pc, #216]	@ (80007dc <main+0x1f4>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000702:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000704:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800070a:	f000 ff3d 	bl	8001588 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800070e:	9407      	str	r4, [sp, #28]
 8000710:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000712:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000716:	632b      	str	r3, [r5, #48]	@ 0x30
 8000718:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800071a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 800071e:	4622      	mov	r2, r4
 8000720:	2106      	movs	r1, #6
 8000722:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000724:	9307      	str	r3, [sp, #28]
 8000726:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000728:	f000 faec 	bl	8000d04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800072c:	2010      	movs	r0, #16
 800072e:	f000 fb25 	bl	8000d7c <HAL_NVIC_EnableIRQ>
  heth.Instance = ETH;
 8000732:	482c      	ldr	r0, [pc, #176]	@ (80007e4 <main+0x1fc>)
  MACAddr[0] = 0x00;
 8000734:	4b2c      	ldr	r3, [pc, #176]	@ (80007e8 <main+0x200>)
  heth.Instance = ETH;
 8000736:	4a2d      	ldr	r2, [pc, #180]	@ (80007ec <main+0x204>)
 8000738:	6002      	str	r2, [r0, #0]
  MACAddr[0] = 0x00;
 800073a:	4a2d      	ldr	r2, [pc, #180]	@ (80007f0 <main+0x208>)
 800073c:	601a      	str	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800073e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
  heth.Init.TxDesc = DMATxDscrTab;
 8000742:	492c      	ldr	r1, [pc, #176]	@ (80007f4 <main+0x20c>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000744:	6082      	str	r2, [r0, #8]
  heth.Init.RxDesc = DMARxDscrTab;
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <main+0x210>)
  MACAddr[4] = 0x00;
 8000748:	809c      	strh	r4, [r3, #4]
  heth.Init.MACAddr = &MACAddr[0];
 800074a:	6043      	str	r3, [r0, #4]
  heth.Init.RxBuffLen = 1524;
 800074c:	f240 53f4 	movw	r3, #1524	@ 0x5f4
  heth.Init.RxDesc = DMARxDscrTab;
 8000750:	e9c0 1203 	strd	r1, r2, [r0, #12]
  heth.Init.RxBuffLen = 1524;
 8000754:	6143      	str	r3, [r0, #20]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000756:	f000 fdf3 	bl	8001340 <HAL_ETH_Init>
 800075a:	4604      	mov	r4, r0
 800075c:	b108      	cbz	r0, 8000762 <main+0x17a>
 800075e:	b672      	cpsid	i
  while (1)
 8000760:	e7fe      	b.n	8000760 <main+0x178>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000762:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <main+0x214>)
 8000764:	4601      	mov	r1, r0
 8000766:	2234      	movs	r2, #52	@ 0x34
 8000768:	4618      	mov	r0, r3
 800076a:	f004 ffca 	bl	8005702 <memset>
 800076e:	4603      	mov	r3, r0
  huart3.Instance = USART3;
 8000770:	4823      	ldr	r0, [pc, #140]	@ (8000800 <main+0x218>)
 8000772:	4a24      	ldr	r2, [pc, #144]	@ (8000804 <main+0x21c>)
 8000774:	6002      	str	r2, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8000776:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800077a:	6042      	str	r2, [r0, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800077c:	220c      	movs	r2, #12
 800077e:	e9c0 4204 	strd	r4, r2, [r0, #16]
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000782:	2121      	movs	r1, #33	@ 0x21
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000784:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000788:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800078c:	e9c0 4406 	strd	r4, r4, [r0, #24]
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000790:	f843 1c04 	str.w	r1, [r3, #-4]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000794:	611a      	str	r2, [r3, #16]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000796:	f002 fe6f 	bl	8003478 <HAL_UART_Init>
 800079a:	4604      	mov	r4, r0
 800079c:	b108      	cbz	r0, 80007a2 <main+0x1ba>
 800079e:	b672      	cpsid	i
  while (1)
 80007a0:	e7fe      	b.n	80007a0 <main+0x1b8>
  MX_USB_DEVICE_Init();
 80007a2:	f004 fb93 	bl	8004ecc <MX_USB_DEVICE_Init>
  hi2s3.Instance = SPI3;
 80007a6:	4818      	ldr	r0, [pc, #96]	@ (8000808 <main+0x220>)
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007a8:	4a18      	ldr	r2, [pc, #96]	@ (800080c <main+0x224>)
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007aa:	6204      	str	r4, [r0, #32]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007b0:	e9c0 2300 	strd	r2, r3, [r0]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007b4:	f64b 3380 	movw	r3, #48000	@ 0xbb80
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80007b8:	e9c0 4602 	strd	r4, r6, [r0, #8]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007bc:	e9c0 4304 	strd	r4, r3, [r0, #16]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007c0:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007c4:	f001 f81a 	bl	80017fc <HAL_I2S_Init>
 80007c8:	b108      	cbz	r0, 80007ce <main+0x1e6>
 80007ca:	b672      	cpsid	i
  while (1)
 80007cc:	e7fe      	b.n	80007cc <main+0x1e4>
  while (1)
 80007ce:	e7fe      	b.n	80007ce <main+0x1e6>
 80007d0:	20000138 	.word	0x20000138
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40020400 	.word	0x40020400
 80007dc:	40021800 	.word	0x40021800
 80007e0:	40020800 	.word	0x40020800
 80007e4:	2000029c 	.word	0x2000029c
 80007e8:	200001a4 	.word	0x200001a4
 80007ec:	40028000 	.word	0x40028000
 80007f0:	00e18000 	.word	0x00e18000
 80007f4:	2000034c 	.word	0x2000034c
 80007f8:	200003ec 	.word	0x200003ec
 80007fc:	20000490 	.word	0x20000490
 8000800:	200001ac 	.word	0x200001ac
 8000804:	40004800 	.word	0x40004800
 8000808:	20000254 	.word	0x20000254
 800080c:	40003c00 	.word	0x40003c00

08000810 <Error_Handler>:
 8000810:	b672      	cpsid	i
  while (1)
 8000812:	e7fe      	b.n	8000812 <Error_Handler+0x2>

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <HAL_MspInit+0x34>)
 8000818:	2100      	movs	r1, #0
 800081a:	9100      	str	r1, [sp, #0]
 800081c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800081e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000822:	645a      	str	r2, [r3, #68]	@ 0x44
 8000824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000826:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800082a:	9200      	str	r2, [sp, #0]
 800082c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	9101      	str	r1, [sp, #4]
 8000830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000832:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000836:	641a      	str	r2, [r3, #64]	@ 0x40
 8000838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083e:	9301      	str	r3, [sp, #4]
 8000840:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000842:	b002      	add	sp, #8
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800084c:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(heth->Instance==ETH)
 800084e:	4b42      	ldr	r3, [pc, #264]	@ (8000958 <HAL_ETH_MspInit+0x10c>)
 8000850:	6802      	ldr	r2, [r0, #0]
{
 8000852:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	2400      	movs	r4, #0
  if(heth->Instance==ETH)
 8000856:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800085c:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000860:	940c      	str	r4, [sp, #48]	@ 0x30
  if(heth->Instance==ETH)
 8000862:	d001      	beq.n	8000868 <HAL_ETH_MspInit+0x1c>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000864:	b00f      	add	sp, #60	@ 0x3c
 8000866:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 8000868:	f5a3 4390 	sub.w	r3, r3, #18432	@ 0x4800
 800086c:	9401      	str	r4, [sp, #4]
 800086e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000870:	483a      	ldr	r0, [pc, #232]	@ (800095c <HAL_ETH_MspInit+0x110>)
    __HAL_RCC_ETH_CLK_ENABLE();
 8000872:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000876:	631a      	str	r2, [r3, #48]	@ 0x30
 8000878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800087a:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 800087e:	9201      	str	r2, [sp, #4]
 8000880:	9a01      	ldr	r2, [sp, #4]
 8000882:	9402      	str	r4, [sp, #8]
 8000884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000886:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800088a:	631a      	str	r2, [r3, #48]	@ 0x30
 800088c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800088e:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 8000892:	9202      	str	r2, [sp, #8]
 8000894:	9a02      	ldr	r2, [sp, #8]
 8000896:	9403      	str	r4, [sp, #12]
 8000898:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800089a:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800089e:	631a      	str	r2, [r3, #48]	@ 0x30
 80008a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008a2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80008a6:	9203      	str	r2, [sp, #12]
 80008a8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008aa:	9404      	str	r4, [sp, #16]
 80008ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ae:	f042 0204 	orr.w	r2, r2, #4
 80008b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80008b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008b6:	f002 0204 	and.w	r2, r2, #4
 80008ba:	9204      	str	r2, [sp, #16]
 80008bc:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	9405      	str	r4, [sp, #20]
 80008c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008c2:	f042 0201 	orr.w	r2, r2, #1
 80008c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80008c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ca:	f002 0201 	and.w	r2, r2, #1
 80008ce:	9205      	str	r2, [sp, #20]
 80008d0:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	9406      	str	r4, [sp, #24]
 80008d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d6:	f042 0202 	orr.w	r2, r2, #2
 80008da:	631a      	str	r2, [r3, #48]	@ 0x30
 80008dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008de:	f002 0202 	and.w	r2, r2, #2
 80008e2:	9206      	str	r2, [sp, #24]
 80008e4:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80008e6:	9407      	str	r4, [sp, #28]
 80008e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80008ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80008f6:	2232      	movs	r2, #50	@ 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f8:	2603      	movs	r6, #3
 80008fa:	250b      	movs	r5, #11
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80008fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fe:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000900:	2302      	movs	r3, #2
 8000902:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2702      	movs	r7, #2
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000908:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090e:	f000 fe3b 	bl	8001588 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000912:	2386      	movs	r3, #134	@ 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	a908      	add	r1, sp, #32
 8000916:	4812      	ldr	r0, [pc, #72]	@ (8000960 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000918:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	e9cd 3708 	strd	r3, r7, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091e:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000922:	f000 fe31 	bl	8001588 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000926:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800092a:	a908      	add	r1, sp, #32
 800092c:	480d      	ldr	r0, [pc, #52]	@ (8000964 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800092e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	e9cd 7409 	strd	r7, r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000934:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000938:	f000 fe26 	bl	8001588 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800093c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000940:	4809      	ldr	r0, [pc, #36]	@ (8000968 <HAL_ETH_MspInit+0x11c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	9709      	str	r7, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000944:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800094a:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800094c:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800094e:	f000 fe1b 	bl	8001588 <HAL_GPIO_Init>
}
 8000952:	b00f      	add	sp, #60	@ 0x3c
 8000954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000956:	bf00      	nop
 8000958:	40028000 	.word	0x40028000
 800095c:	40020800 	.word	0x40020800
 8000960:	40020000 	.word	0x40020000
 8000964:	40020400 	.word	0x40020400
 8000968:	40021800 	.word	0x40021800

0800096c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800096c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000970:	4604      	mov	r4, r0
 8000972:	b094      	sub	sp, #80	@ 0x50
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000976:	2230      	movs	r2, #48	@ 0x30
 8000978:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	e9cd 1103 	strd	r1, r1, [sp, #12]
 800097e:	e9cd 1105 	strd	r1, r1, [sp, #20]
 8000982:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000984:	f004 febd 	bl	8005702 <memset>
  if(hi2s->Instance==SPI3)
 8000988:	4b38      	ldr	r3, [pc, #224]	@ (8000a6c <HAL_I2S_MspInit+0x100>)
 800098a:	6822      	ldr	r2, [r4, #0]
 800098c:	429a      	cmp	r2, r3
 800098e:	d002      	beq.n	8000996 <HAL_I2S_MspInit+0x2a>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000990:	b014      	add	sp, #80	@ 0x50
 8000992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000996:	2381      	movs	r3, #129	@ 0x81
 8000998:	2201      	movs	r2, #1
 800099a:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800099e:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 80009a0:	2303      	movs	r3, #3
 80009a2:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a4:	f002 fbb2 	bl	800310c <HAL_RCCEx_PeriphCLKConfig>
 80009a8:	2800      	cmp	r0, #0
 80009aa:	d158      	bne.n	8000a5e <HAL_I2S_MspInit+0xf2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009ac:	4b30      	ldr	r3, [pc, #192]	@ (8000a70 <HAL_I2S_MspInit+0x104>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	4831      	ldr	r0, [pc, #196]	@ (8000a74 <HAL_I2S_MspInit+0x108>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009b0:	2600      	movs	r6, #0
 80009b2:	9600      	str	r6, [sp, #0]
 80009b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80009ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80009bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009be:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80009c2:	9200      	str	r2, [sp, #0]
 80009c4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	9601      	str	r6, [sp, #4]
 80009c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009ca:	f042 0201 	orr.w	r2, r2, #1
 80009ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80009d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009d2:	f002 0201 	and.w	r2, r2, #1
 80009d6:	9201      	str	r2, [sp, #4]
 80009d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009da:	9602      	str	r6, [sp, #8]
 80009dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009de:	f042 0204 	orr.w	r2, r2, #4
 80009e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	9605      	str	r6, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009ee:	2506      	movs	r5, #6
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80009f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f4:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f8:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009fc:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fe:	e9cd 3803 	strd	r3, r8, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a02:	e9cd 7506 	strd	r7, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f000 fdbf 	bl	8001588 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a0a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a0e:	481a      	ldr	r0, [pc, #104]	@ (8000a78 <HAL_I2S_MspInit+0x10c>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a10:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a12:	a903      	add	r1, sp, #12
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a14:	4d19      	ldr	r5, [pc, #100]	@ (8000a7c <HAL_I2S_MspInit+0x110>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a16:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a18:	e9cd 6705 	strd	r6, r7, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	f8cd 8010 	str.w	r8, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a20:	f000 fdb2 	bl	8001588 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a24:	4a16      	ldr	r2, [pc, #88]	@ (8000a80 <HAL_I2S_MspInit+0x114>)
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a26:	2340      	movs	r3, #64	@ 0x40
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000a28:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a2c:	60ab      	str	r3, [r5, #8]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a36:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a3a:	616b      	str	r3, [r5, #20]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000a3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a40:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000a44:	4628      	mov	r0, r5
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000a46:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a4a:	e9c5 6608 	strd	r6, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000a4e:	f000 f9bd 	bl	8000dcc <HAL_DMA_Init>
 8000a52:	b938      	cbnz	r0, 8000a64 <HAL_I2S_MspInit+0xf8>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000a54:	63a5      	str	r5, [r4, #56]	@ 0x38
 8000a56:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 8000a58:	b014      	add	sp, #80	@ 0x50
 8000a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8000a5e:	f7ff fed7 	bl	8000810 <Error_Handler>
 8000a62:	e7a3      	b.n	80009ac <HAL_I2S_MspInit+0x40>
      Error_Handler();
 8000a64:	f7ff fed4 	bl	8000810 <Error_Handler>
 8000a68:	e7f4      	b.n	8000a54 <HAL_I2S_MspInit+0xe8>
 8000a6a:	bf00      	nop
 8000a6c:	40003c00 	.word	0x40003c00
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020000 	.word	0x40020000
 8000a78:	40020800 	.word	0x40020800
 8000a7c:	200001f4 	.word	0x200001f4
 8000a80:	40026088 	.word	0x40026088
 8000a84:	00000000 	.word	0x00000000

08000a88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a88:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART3)
 8000a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8000af8 <HAL_UART_MspInit+0x70>)
 8000a8c:	6801      	ldr	r1, [r0, #0]
{
 8000a8e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	2300      	movs	r3, #0
  if(huart->Instance==USART3)
 8000a92:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000a98:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000a9c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART3)
 8000a9e:	d001      	beq.n	8000aa4 <HAL_UART_MspInit+0x1c>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000aa0:	b008      	add	sp, #32
 8000aa2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8000aa4:	f502 32f8 	add.w	r2, r2, #126976	@ 0x1f000
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8000aac:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 8000ab0:	6410      	str	r0, [r2, #64]	@ 0x40
 8000ab2:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8000ab4:	f400 2080 	and.w	r0, r0, #262144	@ 0x40000
 8000ab8:	9000      	str	r0, [sp, #0]
 8000aba:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000abc:	9301      	str	r3, [sp, #4]
 8000abe:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ac0:	480e      	ldr	r0, [pc, #56]	@ (8000afc <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac2:	f043 0308 	orr.w	r3, r3, #8
 8000ac6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000aca:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8000af0 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ace:	f003 0308 	and.w	r3, r3, #8
 8000ad2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2203      	movs	r2, #3
 8000ad6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ad8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ada:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ade:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae2:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ae4:	f000 fd50 	bl	8001588 <HAL_GPIO_Init>
}
 8000ae8:	b008      	add	sp, #32
 8000aea:	bd10      	pop	{r4, pc}
 8000aec:	f3af 8000 	nop.w
 8000af0:	00000300 	.word	0x00000300
 8000af4:	00000002 	.word	0x00000002
 8000af8:	40004800 	.word	0x40004800
 8000afc:	40020c00 	.word	0x40020c00

08000b00 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b00:	e7fe      	b.n	8000b00 <NMI_Handler>
 8000b02:	bf00      	nop

08000b04 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <HardFault_Handler>
 8000b06:	bf00      	nop

08000b08 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <MemManage_Handler>
 8000b0a:	bf00      	nop

08000b0c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <BusFault_Handler>
 8000b0e:	bf00      	nop

08000b10 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <UsageFault_Handler>
 8000b12:	bf00      	nop

08000b14 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b20:	f000 b8ba 	b.w	8000c98 <HAL_IncTick>

08000b24 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000b24:	4801      	ldr	r0, [pc, #4]	@ (8000b2c <DMA1_Stream5_IRQHandler+0x8>)
 8000b26:	f000 ba6b 	b.w	8001000 <HAL_DMA_IRQHandler>
 8000b2a:	bf00      	nop
 8000b2c:	200001f4 	.word	0x200001f4

08000b30 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000b30:	4801      	ldr	r0, [pc, #4]	@ (8000b38 <OTG_FS_IRQHandler+0x8>)
 8000b32:	f001 baf7 	b.w	8002124 <HAL_PCD_IRQHandler>
 8000b36:	bf00      	nop
 8000b38:	20004600 	.word	0x20004600

08000b3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b3c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3e:	1e16      	subs	r6, r2, #0
 8000b40:	dd07      	ble.n	8000b52 <_read+0x16>
 8000b42:	460c      	mov	r4, r1
 8000b44:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8000b46:	f3af 8000 	nop.w
 8000b4a:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	42a5      	cmp	r5, r4
 8000b50:	d1f9      	bne.n	8000b46 <_read+0xa>
  }

  return len;
}
 8000b52:	4630      	mov	r0, r6
 8000b54:	bd70      	pop	{r4, r5, r6, pc}
 8000b56:	bf00      	nop

08000b58 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000b60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b64:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000b66:	2000      	movs	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b70:	490c      	ldr	r1, [pc, #48]	@ (8000ba4 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b72:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8000b74:	680b      	ldr	r3, [r1, #0]
{
 8000b76:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b78:	4c0c      	ldr	r4, [pc, #48]	@ (8000bac <_sbrk+0x3c>)
 8000b7a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8000b7c:	b12b      	cbz	r3, 8000b8a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b7e:	4418      	add	r0, r3
 8000b80:	4290      	cmp	r0, r2
 8000b82:	d807      	bhi.n	8000b94 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000b84:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <_sbrk+0x40>)
 8000b8c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8000b8e:	4418      	add	r0, r3
 8000b90:	4290      	cmp	r0, r2
 8000b92:	d9f7      	bls.n	8000b84 <_sbrk+0x14>
    errno = ENOMEM;
 8000b94:	f004 fe04 	bl	80057a0 <__errno>
 8000b98:	230c      	movs	r3, #12
 8000b9a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	bd10      	pop	{r4, pc}
 8000ba4:	200004c4 	.word	0x200004c4
 8000ba8:	20030000 	.word	0x20030000
 8000bac:	00000400 	.word	0x00000400
 8000bb0:	20004c30 	.word	0x20004c30

08000bb4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb4:	4a03      	ldr	r2, [pc, #12]	@ (8000bc4 <SystemInit+0x10>)
 8000bb6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000bba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bbe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bcc:	f7ff fff2 	bl	8000bb4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bd0:	480c      	ldr	r0, [pc, #48]	@ (8000c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bd2:	490d      	ldr	r1, [pc, #52]	@ (8000c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd8:	e002      	b.n	8000be0 <LoopCopyDataInit>

08000bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bde:	3304      	adds	r3, #4

08000be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be4:	d3f9      	bcc.n	8000bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000be6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000be8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bec:	e001      	b.n	8000bf2 <LoopFillZerobss>

08000bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf0:	3204      	adds	r2, #4

08000bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf4:	d3fb      	bcc.n	8000bee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bf6:	f004 fdd9 	bl	80057ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bfa:	f7ff fcf5 	bl	80005e8 <main>
  bx  lr    
 8000bfe:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000c00:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c08:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8000c0c:	08005c74 	.word	0x08005c74
  ldr r2, =_sbss
 8000c10:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8000c14:	20004c30 	.word	0x20004c30

08000c18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c18:	e7fe      	b.n	8000c18 <ADC_IRQHandler>
	...

08000c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c1c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c58 <HAL_InitTick+0x3c>)
 8000c20:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <HAL_InitTick+0x40>)
 8000c22:	7812      	ldrb	r2, [r2, #0]
{
 8000c24:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c26:	6818      	ldr	r0, [r3, #0]
 8000c28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c30:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c34:	f000 f8b0 	bl	8000d98 <HAL_SYSTICK_Config>
 8000c38:	b908      	cbnz	r0, 8000c3e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3a:	2d0f      	cmp	r5, #15
 8000c3c:	d901      	bls.n	8000c42 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000c3e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c40:	bd38      	pop	{r3, r4, r5, pc}
 8000c42:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c44:	4602      	mov	r2, r0
 8000c46:	4629      	mov	r1, r5
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295
 8000c4c:	f000 f85a 	bl	8000d04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c50:	4b03      	ldr	r3, [pc, #12]	@ (8000c60 <HAL_InitTick+0x44>)
 8000c52:	4620      	mov	r0, r4
 8000c54:	601d      	str	r5, [r3, #0]
}
 8000c56:	bd38      	pop	{r3, r4, r5, pc}
 8000c58:	20000004 	.word	0x20000004
 8000c5c:	20000000 	.word	0x20000000
 8000c60:	20000008 	.word	0x20000008

08000c64 <HAL_Init>:
{
 8000c64:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c66:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <HAL_Init+0x30>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c6e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c76:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000c7e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c80:	2003      	movs	r0, #3
 8000c82:	f000 f82d 	bl	8000ce0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c86:	2000      	movs	r0, #0
 8000c88:	f7ff ffc8 	bl	8000c1c <HAL_InitTick>
  HAL_MspInit();
 8000c8c:	f7ff fdc2 	bl	8000814 <HAL_MspInit>
}
 8000c90:	2000      	movs	r0, #0
 8000c92:	bd08      	pop	{r3, pc}
 8000c94:	40023c00 	.word	0x40023c00

08000c98 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c98:	4a03      	ldr	r2, [pc, #12]	@ (8000ca8 <HAL_IncTick+0x10>)
 8000c9a:	4b04      	ldr	r3, [pc, #16]	@ (8000cac <HAL_IncTick+0x14>)
 8000c9c:	6811      	ldr	r1, [r2, #0]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	440b      	add	r3, r1
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	200004c8 	.word	0x200004c8
 8000cac:	20000004 	.word	0x20000004

08000cb0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000cb0:	4b01      	ldr	r3, [pc, #4]	@ (8000cb8 <HAL_GetTick+0x8>)
 8000cb2:	6818      	ldr	r0, [r3, #0]
}
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	200004c8 	.word	0x200004c8

08000cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cbc:	b538      	push	{r3, r4, r5, lr}
 8000cbe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000cc0:	f7ff fff6 	bl	8000cb0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000cc6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000cc8:	d002      	beq.n	8000cd0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cca:	4b04      	ldr	r3, [pc, #16]	@ (8000cdc <HAL_Delay+0x20>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cd0:	f7ff ffee 	bl	8000cb0 <HAL_GetTick>
 8000cd4:	1b40      	subs	r0, r0, r5
 8000cd6:	42a0      	cmp	r0, r4
 8000cd8:	d3fa      	bcc.n	8000cd0 <HAL_Delay+0x14>
  {
  }
}
 8000cda:	bd38      	pop	{r3, r4, r5, pc}
 8000cdc:	20000004 	.word	0x20000004

08000ce0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4907      	ldr	r1, [pc, #28]	@ (8000d00 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ce2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cee:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf0:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf2:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000cfa:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d04:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <HAL_NVIC_SetPriority+0x70>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d0c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d0e:	f1c3 0e07 	rsb	lr, r3, #7
 8000d12:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d16:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d1a:	bf28      	it	cs
 8000d1c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d20:	f1bc 0f06 	cmp.w	ip, #6
 8000d24:	d91c      	bls.n	8000d60 <HAL_NVIC_SetPriority+0x5c>
 8000d26:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2e:	fa03 f30c 	lsl.w	r3, r3, ip
 8000d32:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	fa03 f30e 	lsl.w	r3, r3, lr
 8000d3e:	ea21 0303 	bic.w	r3, r1, r3
 8000d42:	fa03 f30c 	lsl.w	r3, r3, ip
 8000d46:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d48:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	db0a      	blt.n	8000d66 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d50:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000d54:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000d58:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d60:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	4694      	mov	ip, r2
 8000d64:	e7e7      	b.n	8000d36 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d66:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <HAL_NVIC_SetPriority+0x74>)
 8000d68:	f000 000f 	and.w	r0, r0, #15
 8000d6c:	4402      	add	r2, r0
 8000d6e:	7613      	strb	r3, [r2, #24]
 8000d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d74:	e000ed00 	.word	0xe000ed00
 8000d78:	e000ecfc 	.word	0xe000ecfc

08000d7c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	2800      	cmp	r0, #0
 8000d7e:	db07      	blt.n	8000d90 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d80:	4a04      	ldr	r2, [pc, #16]	@ (8000d94 <HAL_NVIC_EnableIRQ+0x18>)
 8000d82:	0941      	lsrs	r1, r0, #5
 8000d84:	2301      	movs	r3, #1
 8000d86:	f000 001f 	and.w	r0, r0, #31
 8000d8a:	4083      	lsls	r3, r0
 8000d8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000e100 	.word	0xe000e100

08000d98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d98:	3801      	subs	r0, #1
 8000d9a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d9e:	d301      	bcc.n	8000da4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000da0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000da2:	4770      	bx	lr
{
 8000da4:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	4c07      	ldr	r4, [pc, #28]	@ (8000dc8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dac:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dae:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8000db2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dba:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dbc:	619a      	str	r2, [r3, #24]
}
 8000dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dc2:	6119      	str	r1, [r3, #16]
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000dcc:	b538      	push	{r3, r4, r5, lr}
 8000dce:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8000dd0:	f7ff ff6e 	bl	8000cb0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000dd4:	2c00      	cmp	r4, #0
 8000dd6:	d06b      	beq.n	8000eb0 <HAL_DMA_Init+0xe4>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000dd8:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8000dda:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ddc:	2102      	movs	r1, #2
 8000dde:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8000de2:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	f022 0201 	bic.w	r2, r2, #1
 8000dec:	4605      	mov	r5, r0
 8000dee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000df0:	e005      	b.n	8000dfe <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000df2:	f7ff ff5d 	bl	8000cb0 <HAL_GetTick>
 8000df6:	1b43      	subs	r3, r0, r5
 8000df8:	2b05      	cmp	r3, #5
 8000dfa:	d837      	bhi.n	8000e6c <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	07d1      	lsls	r1, r2, #31
 8000e02:	d4f6      	bmi.n	8000df2 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e04:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8000e08:	68e1      	ldr	r1, [r4, #12]
 8000e0a:	4302      	orrs	r2, r0
 8000e0c:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e0e:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e12:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e14:	432a      	orrs	r2, r5
 8000e16:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e18:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8000e1a:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e1c:	4302      	orrs	r2, r0
 8000e1e:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e20:	4931      	ldr	r1, [pc, #196]	@ (8000ee8 <HAL_DMA_Init+0x11c>)
 8000e22:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e24:	6a25      	ldr	r5, [r4, #32]
 8000e26:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e28:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e2a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000e2c:	2904      	cmp	r1, #4
 8000e2e:	d024      	beq.n	8000e7a <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000e30:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000e32:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e34:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000e38:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000e3a:	b2d8      	uxtb	r0, r3
 8000e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8000eec <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8000e3e:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000e40:	3810      	subs	r0, #16
 8000e42:	fba2 5200 	umull	r5, r2, r2, r0
 8000e46:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000e48:	4929      	ldr	r1, [pc, #164]	@ (8000ef0 <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000e4a:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000e4e:	5c89      	ldrb	r1, [r1, r2]
 8000e50:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 8000e52:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000e54:	bf88      	it	hi
 8000e56:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e58:	223f      	movs	r2, #63	@ 0x3f
 8000e5a:	408a      	lsls	r2, r1
 8000e5c:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e5e:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e60:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8000e62:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e64:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000e66:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8000e6a:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e6e:	2220      	movs	r2, #32
 8000e70:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e72:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 8000e76:	4618      	mov	r0, r3
}
 8000e78:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000e7a:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8000e7e:	4329      	orrs	r1, r5
 8000e80:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 8000e82:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000e84:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8000e86:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e88:	f021 0107 	bic.w	r1, r1, #7
 8000e8c:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8000e8e:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e92:	2d00      	cmp	r5, #0
 8000e94:	d0d1      	beq.n	8000e3a <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000e96:	b968      	cbnz	r0, 8000eb4 <HAL_DMA_Init+0xe8>
  {
    switch (tmp)
 8000e98:	2a01      	cmp	r2, #1
 8000e9a:	d021      	beq.n	8000ee0 <HAL_DMA_Init+0x114>
 8000e9c:	f032 0202 	bics.w	r2, r2, #2
 8000ea0:	d1cb      	bne.n	8000e3a <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000ea2:	01ea      	lsls	r2, r5, #7
 8000ea4:	d5c9      	bpl.n	8000e3a <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000ea6:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000ea8:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000eaa:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000eac:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8000eb0:	2001      	movs	r0, #1
}
 8000eb2:	bd38      	pop	{r3, r4, r5, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000eb4:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8000eb8:	d004      	beq.n	8000ec4 <HAL_DMA_Init+0xf8>
    switch (tmp)
 8000eba:	2a02      	cmp	r2, #2
 8000ebc:	d9f3      	bls.n	8000ea6 <HAL_DMA_Init+0xda>
 8000ebe:	2a03      	cmp	r2, #3
 8000ec0:	d0ef      	beq.n	8000ea2 <HAL_DMA_Init+0xd6>
 8000ec2:	e7ba      	b.n	8000e3a <HAL_DMA_Init+0x6e>
    switch (tmp)
 8000ec4:	2a03      	cmp	r2, #3
 8000ec6:	d8b8      	bhi.n	8000e3a <HAL_DMA_Init+0x6e>
 8000ec8:	a001      	add	r0, pc, #4	@ (adr r0, 8000ed0 <HAL_DMA_Init+0x104>)
 8000eca:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000ece:	bf00      	nop
 8000ed0:	08000ea7 	.word	0x08000ea7
 8000ed4:	08000ea3 	.word	0x08000ea3
 8000ed8:	08000ea7 	.word	0x08000ea7
 8000edc:	08000ee1 	.word	0x08000ee1
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000ee0:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8000ee4:	d1a9      	bne.n	8000e3a <HAL_DMA_Init+0x6e>
 8000ee6:	e7de      	b.n	8000ea6 <HAL_DMA_Init+0xda>
 8000ee8:	f010803f 	.word	0xf010803f
 8000eec:	aaaaaaab 	.word	0xaaaaaaab
 8000ef0:	08005c14 	.word	0x08005c14

08000ef4 <HAL_DMA_Start_IT>:
{
 8000ef4:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8000ef6:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000efa:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8000efc:	2c01      	cmp	r4, #1
 8000efe:	d00a      	beq.n	8000f16 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f00:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8000f04:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f08:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8000f0a:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f0e:	d005      	beq.n	8000f1c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8000f10:	2300      	movs	r3, #0
 8000f12:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8000f16:	2002      	movs	r0, #2
}
 8000f18:	bc70      	pop	{r4, r5, r6}
 8000f1a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f1c:	2602      	movs	r6, #2
 8000f1e:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f22:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f24:	2600      	movs	r6, #0
 8000f26:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f28:	6826      	ldr	r6, [r4, #0]
 8000f2a:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 8000f2e:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8000f30:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f32:	6883      	ldr	r3, [r0, #8]
 8000f34:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8000f36:	bf0e      	itee	eq
 8000f38:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8000f3a:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000f3c:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f3e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8000f40:	bf08      	it	eq
 8000f42:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f44:	233f      	movs	r3, #63	@ 0x3f
 8000f46:	4093      	lsls	r3, r2
 8000f48:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000f4a:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8000f4c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000f4e:	f043 0316 	orr.w	r3, r3, #22
 8000f52:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8000f54:	b11a      	cbz	r2, 8000f5e <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000f56:	6823      	ldr	r3, [r4, #0]
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8000f64:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000f66:	6023      	str	r3, [r4, #0]
}
 8000f68:	bc70      	pop	{r4, r5, r6}
 8000f6a:	4770      	bx	lr

08000f6c <HAL_DMA_Abort>:
{
 8000f6c:	b570      	push	{r4, r5, r6, lr}
 8000f6e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f70:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 8000f72:	f7ff fe9d 	bl	8000cb0 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f76:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d006      	beq.n	8000f8c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f7e:	2380      	movs	r3, #128	@ 0x80
 8000f80:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8000f82:	2300      	movs	r3, #0
 8000f84:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
}
 8000f8a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f8c:	6823      	ldr	r3, [r4, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	f022 0216 	bic.w	r2, r2, #22
 8000f94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f96:	695a      	ldr	r2, [r3, #20]
 8000f98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000f9c:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f9e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000fa0:	4605      	mov	r5, r0
 8000fa2:	b342      	cbz	r2, 8000ff6 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	f022 0208 	bic.w	r2, r2, #8
 8000faa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	f022 0201 	bic.w	r2, r2, #1
 8000fb2:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fb4:	e005      	b.n	8000fc2 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fb6:	f7ff fe7b 	bl	8000cb0 <HAL_GetTick>
 8000fba:	1b43      	subs	r3, r0, r5
 8000fbc:	2b05      	cmp	r3, #5
 8000fbe:	d810      	bhi.n	8000fe2 <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fc0:	6823      	ldr	r3, [r4, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f013 0301 	ands.w	r3, r3, #1
 8000fc8:	d1f5      	bne.n	8000fb6 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fca:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8000fcc:	223f      	movs	r2, #63	@ 0x3f
 8000fce:	408a      	lsls	r2, r1
  return HAL_OK;
 8000fd0:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8000fd2:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8000fd4:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fd6:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8000fd8:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8000fdc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8000fe0:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8000fe8:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fea:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8000ff4:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ff6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000ff8:	2a00      	cmp	r2, #0
 8000ffa:	d1d3      	bne.n	8000fa4 <HAL_DMA_Abort+0x38>
 8000ffc:	e7d6      	b.n	8000fac <HAL_DMA_Abort+0x40>
 8000ffe:	bf00      	nop

08001000 <HAL_DMA_IRQHandler>:
{
 8001000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001002:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8001004:	4a67      	ldr	r2, [pc, #412]	@ (80011a4 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001006:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001008:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 800100a:	2300      	movs	r3, #0
 800100c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800100e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8001010:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001012:	2208      	movs	r2, #8
 8001014:	409a      	lsls	r2, r3
 8001016:	422a      	tst	r2, r5
{
 8001018:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800101a:	d003      	beq.n	8001024 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800101c:	6801      	ldr	r1, [r0, #0]
 800101e:	6808      	ldr	r0, [r1, #0]
 8001020:	0740      	lsls	r0, r0, #29
 8001022:	d478      	bmi.n	8001116 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001024:	2201      	movs	r2, #1
 8001026:	409a      	lsls	r2, r3
 8001028:	422a      	tst	r2, r5
 800102a:	d003      	beq.n	8001034 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800102c:	6821      	ldr	r1, [r4, #0]
 800102e:	6949      	ldr	r1, [r1, #20]
 8001030:	0608      	lsls	r0, r1, #24
 8001032:	d46a      	bmi.n	800110a <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001034:	2204      	movs	r2, #4
 8001036:	409a      	lsls	r2, r3
 8001038:	422a      	tst	r2, r5
 800103a:	d003      	beq.n	8001044 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800103c:	6821      	ldr	r1, [r4, #0]
 800103e:	6809      	ldr	r1, [r1, #0]
 8001040:	0789      	lsls	r1, r1, #30
 8001042:	d45c      	bmi.n	80010fe <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001044:	2210      	movs	r2, #16
 8001046:	409a      	lsls	r2, r3
 8001048:	422a      	tst	r2, r5
 800104a:	d003      	beq.n	8001054 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800104c:	6821      	ldr	r1, [r4, #0]
 800104e:	6808      	ldr	r0, [r1, #0]
 8001050:	0700      	lsls	r0, r0, #28
 8001052:	d441      	bmi.n	80010d8 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001054:	2220      	movs	r2, #32
 8001056:	409a      	lsls	r2, r3
 8001058:	422a      	tst	r2, r5
 800105a:	d014      	beq.n	8001086 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800105c:	6821      	ldr	r1, [r4, #0]
 800105e:	6808      	ldr	r0, [r1, #0]
 8001060:	06c0      	lsls	r0, r0, #27
 8001062:	d510      	bpl.n	8001086 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001064:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001066:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 800106a:	2a05      	cmp	r2, #5
 800106c:	d063      	beq.n	8001136 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800106e:	680b      	ldr	r3, [r1, #0]
 8001070:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001074:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001076:	d07e      	beq.n	8001176 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001078:	0319      	lsls	r1, r3, #12
 800107a:	f140 8089 	bpl.w	8001190 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800107e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001080:	b10b      	cbz	r3, 8001086 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8001082:	4620      	mov	r0, r4
 8001084:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001086:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001088:	b323      	cbz	r3, 80010d4 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800108a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800108c:	07da      	lsls	r2, r3, #31
 800108e:	d51a      	bpl.n	80010c6 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8001090:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001092:	4945      	ldr	r1, [pc, #276]	@ (80011a8 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8001094:	2305      	movs	r3, #5
 8001096:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800109a:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800109c:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 80010a0:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80010a4:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 80010a6:	6013      	str	r3, [r2, #0]
 80010a8:	e002      	b.n	80010b0 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	07db      	lsls	r3, r3, #31
 80010ae:	d504      	bpl.n	80010ba <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 80010b0:	9b01      	ldr	r3, [sp, #4]
 80010b2:	3301      	adds	r3, #1
 80010b4:	42b3      	cmp	r3, r6
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	d9f7      	bls.n	80010aa <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 80010ba:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80010bc:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 80010be:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 80010c2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 80010c6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80010c8:	b123      	cbz	r3, 80010d4 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 80010ca:	4620      	mov	r0, r4
}
 80010cc:	b003      	add	sp, #12
 80010ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80010d2:	4718      	bx	r3
}
 80010d4:	b003      	add	sp, #12
 80010d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80010d8:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010da:	680a      	ldr	r2, [r1, #0]
 80010dc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80010e0:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010e2:	d122      	bne.n	800112a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80010e4:	05d2      	lsls	r2, r2, #23
 80010e6:	d403      	bmi.n	80010f0 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010e8:	680a      	ldr	r2, [r1, #0]
 80010ea:	f022 0208 	bic.w	r2, r2, #8
 80010ee:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80010f0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d0ae      	beq.n	8001054 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 80010f6:	4620      	mov	r0, r4
 80010f8:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80010fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80010fc:	e7aa      	b.n	8001054 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80010fe:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001100:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001102:	f042 0204 	orr.w	r2, r2, #4
 8001106:	6562      	str	r2, [r4, #84]	@ 0x54
 8001108:	e79c      	b.n	8001044 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800110a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800110c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800110e:	f042 0202 	orr.w	r2, r2, #2
 8001112:	6562      	str	r2, [r4, #84]	@ 0x54
 8001114:	e78e      	b.n	8001034 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001116:	6808      	ldr	r0, [r1, #0]
 8001118:	f020 0004 	bic.w	r0, r0, #4
 800111c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800111e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001120:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001122:	f042 0201 	orr.w	r2, r2, #1
 8001126:	6562      	str	r2, [r4, #84]	@ 0x54
 8001128:	e77c      	b.n	8001024 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800112a:	0311      	lsls	r1, r2, #12
 800112c:	d5e0      	bpl.n	80010f0 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800112e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8001130:	2a00      	cmp	r2, #0
 8001132:	d1e0      	bne.n	80010f6 <HAL_DMA_IRQHandler+0xf6>
 8001134:	e78e      	b.n	8001054 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001136:	680a      	ldr	r2, [r1, #0]
 8001138:	f022 0216 	bic.w	r2, r2, #22
 800113c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800113e:	694a      	ldr	r2, [r1, #20]
 8001140:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001144:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001146:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001148:	b33a      	cbz	r2, 800119a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800114a:	680a      	ldr	r2, [r1, #0]
 800114c:	f022 0208 	bic.w	r2, r2, #8
 8001150:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001152:	223f      	movs	r2, #63	@ 0x3f
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8001158:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800115a:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800115c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 800115e:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8001160:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001164:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8001168:	2900      	cmp	r1, #0
 800116a:	d0b3      	beq.n	80010d4 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 800116c:	4620      	mov	r0, r4
}
 800116e:	b003      	add	sp, #12
 8001170:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8001174:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001176:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 800117a:	d180      	bne.n	800107e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800117c:	680a      	ldr	r2, [r1, #0]
 800117e:	f022 0210 	bic.w	r2, r2, #16
 8001182:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001184:	2201      	movs	r2, #1
 8001186:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800118a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800118e:	e776      	b.n	800107e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8001190:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001192:	2b00      	cmp	r3, #0
 8001194:	f47f af75 	bne.w	8001082 <HAL_DMA_IRQHandler+0x82>
 8001198:	e775      	b.n	8001086 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800119a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800119c:	2a00      	cmp	r2, #0
 800119e:	d1d4      	bne.n	800114a <HAL_DMA_IRQHandler+0x14a>
 80011a0:	e7d7      	b.n	8001152 <HAL_DMA_IRQHandler+0x152>
 80011a2:	bf00      	nop
 80011a4:	20000000 	.word	0x20000000
 80011a8:	1b4e81b5 	.word	0x1b4e81b5

080011ac <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80011ac:	b570      	push	{r4, r5, r6, lr}
 80011ae:	688b      	ldr	r3, [r1, #8]
 80011b0:	460c      	mov	r4, r1
 80011b2:	e9d1 1205 	ldrd	r1, r2, [r1, #20]
 80011b6:	430b      	orrs	r3, r1
 80011b8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80011ba:	4313      	orrs	r3, r2
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80011bc:	7ba2      	ldrb	r2, [r4, #14]
{
 80011be:	4605      	mov	r5, r0
 80011c0:	430b      	orrs	r3, r1
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
                        (uint32_t)macconf->InterPacketGapVal |
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80011c2:	7fe0      	ldrb	r0, [r4, #31]
                        macconf->Speed |
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80011c4:	7f21      	ldrb	r1, [r4, #28]
 80011c6:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80011ca:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80011ce:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
                        macconf->DuplexMode |
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80011d2:	7921      	ldrb	r1, [r4, #4]
  tmpreg1 = (heth->Instance)->MACCR;
 80011d4:	682a      	ldr	r2, [r5, #0]
 80011d6:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80011da:	7be1      	ldrb	r1, [r4, #15]
  tmpreg1 = (heth->Instance)->MACCR;
 80011dc:	6810      	ldr	r0, [r2, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80011de:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                        macconf->BackOffLimit |
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80011e2:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80011e6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80011ea:	492b      	ldr	r1, [pc, #172]	@ (8001298 <ETH_SetMACConfig+0xec>)
 80011ec:	4001      	ands	r1, r0
 80011ee:	430b      	orrs	r3, r1
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80011f0:	7c21      	ldrb	r1, [r4, #16]
 80011f2:	fab1 f181 	clz	r1, r1
 80011f6:	0949      	lsrs	r1, r1, #5
 80011f8:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80011fc:	7c61      	ldrb	r1, [r4, #17]
 80011fe:	fab1 f181 	clz	r1, r1
 8001202:	0949      	lsrs	r1, r1, #5
 8001204:	ea43 5381 	orr.w	r3, r3, r1, lsl #22
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001208:	7fa1      	ldrb	r1, [r4, #30]
 800120a:	fab1 f181 	clz	r1, r1
 800120e:	0949      	lsrs	r1, r1, #5
 8001210:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001214:	f894 1020 	ldrb.w	r1, [r4, #32]
 8001218:	fab1 f181 	clz	r1, r1
 800121c:	0949      	lsrs	r1, r1, #5
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800121e:	ea43 2341 	orr.w	r3, r3, r1, lsl #9

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001222:	6013      	str	r3, [r2, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001224:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 8001226:	6816      	ldr	r6, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001228:	f7ff fd48 	bl	8000cbc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800122c:	6829      	ldr	r1, [r5, #0]
  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800122e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8001230:	6d23      	ldr	r3, [r4, #80]	@ 0x50
  (heth->Instance)->MACCR = tmpreg1;
 8001232:	600e      	str	r6, [r1, #0]
  tmpreg1 = (heth->Instance)->MACFCR;
 8001234:	6988      	ldr	r0, [r1, #24]
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001236:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800123a:	f894 204c 	ldrb.w	r2, [r4, #76]	@ 0x4c
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800123e:	f64f 7c41 	movw	ip, #65345	@ 0xff41
 8001242:	ea00 000c 	and.w	r0, r0, ip
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001246:	fab2 f282 	clz	r2, r2
 800124a:	0952      	lsrs	r2, r2, #5
 800124c:	4303      	orrs	r3, r0
 800124e:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
                        macconf->PauseLowThreshold |
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001252:	f894 2055 	ldrb.w	r2, [r4, #85]	@ 0x55
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001256:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800125a:	f1a2 0201 	sub.w	r2, r2, #1
 800125e:	fab2 f282 	clz	r2, r2
 8001262:	0952      	lsrs	r2, r2, #5
 8001264:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001268:	f894 2054 	ldrb.w	r2, [r4, #84]	@ 0x54
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800126c:	f1a0 0001 	sub.w	r0, r0, #1
 8001270:	fab0 f080 	clz	r0, r0
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001274:	f1a2 0201 	sub.w	r2, r2, #1
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001278:	0940      	lsrs	r0, r0, #5
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800127a:	fab2 f282 	clz	r2, r2
 800127e:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8001282:	0952      	lsrs	r2, r2, #5
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001284:	ea43 0342 	orr.w	r3, r3, r2, lsl #1

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001288:	618b      	str	r3, [r1, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800128a:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACFCR;
 800128c:	698c      	ldr	r4, [r1, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800128e:	f7ff fd15 	bl	8000cbc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001292:	682b      	ldr	r3, [r5, #0]
 8001294:	619c      	str	r4, [r3, #24]
}
 8001296:	bd70      	pop	{r4, r5, r6, pc}
 8001298:	fd20810f 	.word	0xfd20810f

0800129c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800129c:	b570      	push	{r4, r5, r6, lr}
 800129e:	694b      	ldr	r3, [r1, #20]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80012a0:	6802      	ldr	r2, [r0, #0]
{
 80012a2:	460c      	mov	r4, r1
 80012a4:	6a09      	ldr	r1, [r1, #32]
 80012a6:	430b      	orrs	r3, r1
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80012a8:	7b61      	ldrb	r1, [r4, #13]
 80012aa:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80012ae:	7ba1      	ldrb	r1, [r4, #14]
 80012b0:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
                        dmaconf->TransmitThresholdControl |
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80012b4:	7f21      	ldrb	r1, [r4, #28]
 80012b6:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80012ba:	7fa1      	ldrb	r1, [r4, #30]
  tmpreg1 = (heth->Instance)->DMAOMR;
 80012bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80012c0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
                        dmaconf->ReceiveThresholdControl |
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80012c4:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
{
 80012c8:	4605      	mov	r5, r0
 80012ca:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  tmpreg1 = (heth->Instance)->DMAOMR;
 80012ce:	6990      	ldr	r0, [r2, #24]
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80012d0:	491a      	ldr	r1, [pc, #104]	@ (800133c <ETH_SetDMAConfig+0xa0>)
 80012d2:	4001      	ands	r1, r0
 80012d4:	430b      	orrs	r3, r1
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80012d6:	7b21      	ldrb	r1, [r4, #12]
 80012d8:	fab1 f181 	clz	r1, r1
 80012dc:	0949      	lsrs	r1, r1, #5
 80012de:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80012e2:	7f61      	ldrb	r1, [r4, #29]
 80012e4:	fab1 f181 	clz	r1, r1
 80012e8:	0949      	lsrs	r1, r1, #5
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80012ea:	ea43 5301 	orr.w	r3, r3, r1, lsl #20

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80012ee:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80012f0:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->DMAOMR;
 80012f2:	6996      	ldr	r6, [r2, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80012f4:	f7ff fce2 	bl	8000cbc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80012f8:	682a      	ldr	r2, [r5, #0]
                                        dmaconf->BurstMode |
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80012fa:	68a3      	ldr	r3, [r4, #8]
 80012fc:	69a1      	ldr	r1, [r4, #24]
 80012fe:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
  (heth->Instance)->DMAOMR = tmpreg1;
 8001300:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001304:	430b      	orrs	r3, r1
  (heth->Instance)->DMAOMR = tmpreg1;
 8001306:	6196      	str	r6, [r2, #24]
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001308:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800130c:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
 8001310:	6921      	ldr	r1, [r4, #16]
 8001312:	430b      	orrs	r3, r1
 8001314:	6821      	ldr	r1, [r4, #0]
 8001316:	430b      	orrs	r3, r1
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001318:	7921      	ldrb	r1, [r4, #4]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800131a:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 800131e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001322:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001326:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001328:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->DMABMR;
 800132a:	6814      	ldr	r4, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800132c:	f7ff fcc6 	bl	8000cbc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001330:	682b      	ldr	r3, [r5, #0]
 8001332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001336:	601c      	str	r4, [r3, #0]
}
 8001338:	bd70      	pop	{r4, r5, r6, pc}
 800133a:	bf00      	nop
 800133c:	f8de3f23 	.word	0xf8de3f23

08001340 <HAL_ETH_Init>:
  if (heth == NULL)
 8001340:	2800      	cmp	r0, #0
 8001342:	f000 8116 	beq.w	8001572 <HAL_ETH_Init+0x232>
{
 8001346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (heth->gState == HAL_ETH_STATE_RESET)
 800134a:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 800134e:	b0a6      	sub	sp, #152	@ 0x98
 8001350:	4605      	mov	r5, r0
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001352:	2b00      	cmp	r3, #0
 8001354:	f000 8107 	beq.w	8001566 <HAL_ETH_Init+0x226>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001358:	4a87      	ldr	r2, [pc, #540]	@ (8001578 <HAL_ETH_Init+0x238>)
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800135a:	68a8      	ldr	r0, [r5, #8]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135c:	2300      	movs	r3, #0
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001362:	4b86      	ldr	r3, [pc, #536]	@ (800157c <HAL_ETH_Init+0x23c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001364:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001368:	6451      	str	r1, [r2, #68]	@ 0x44
 800136a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800136c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001370:	9201      	str	r2, [sp, #4]
 8001372:	9a01      	ldr	r2, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 800137a:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800137c:	6859      	ldr	r1, [r3, #4]
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800137e:	682a      	ldr	r2, [r5, #0]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001380:	4301      	orrs	r1, r0
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001382:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001386:	6059      	str	r1, [r3, #4]
  (void)SYSCFG->PMC;
 8001388:	685b      	ldr	r3, [r3, #4]
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800138a:	6813      	ldr	r3, [r2, #0]
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8001392:	f7ff fc8d 	bl	8000cb0 <HAL_GetTick>
 8001396:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001398:	e006      	b.n	80013a8 <HAL_ETH_Init+0x68>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800139a:	f7ff fc89 	bl	8000cb0 <HAL_GetTick>
 800139e:	1b80      	subs	r0, r0, r6
 80013a0:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 80013a4:	f200 80d5 	bhi.w	8001552 <HAL_ETH_Init+0x212>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80013a8:	682b      	ldr	r3, [r5, #0]
 80013aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ae:	681c      	ldr	r4, [r3, #0]
 80013b0:	f014 0401 	ands.w	r4, r4, #1
 80013b4:	d1f1      	bne.n	800139a <HAL_ETH_Init+0x5a>
  macDefaultConf.PauseTime = 0x0U;
  macDefaultConf.ZeroQuantaPause = DISABLE;
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
  macDefaultConf.ReceiveFlowControl = DISABLE;
  macDefaultConf.TransmitFlowControl = DISABLE;
  macDefaultConf.Speed = ETH_SPEED_100M;
 80013b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  macDefaultConf.ReceiveOwn = ENABLE;
 80013ba:	2601      	movs	r6, #1
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80013bc:	4a70      	ldr	r2, [pc, #448]	@ (8001580 <HAL_ETH_Init+0x240>)
  macDefaultConf.Speed = ETH_SPEED_100M;
 80013be:	9312      	str	r3, [sp, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
  macDefaultConf.UnicastPausePacketDetect = DISABLE;

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80013c0:	a90d      	add	r1, sp, #52	@ 0x34
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80013c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  ETH_SetMACConfig(heth, &macDefaultConf);
 80013c6:	4628      	mov	r0, r5
  macDefaultConf.ReceiveOwn = ENABLE;
 80013c8:	f8ad 6052 	strh.w	r6, [sp, #82]	@ 0x52
  macDefaultConf.ChecksumOffload = ENABLE;
 80013cc:	f88d 6038 	strb.w	r6, [sp, #56]	@ 0x38
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80013d0:	f8cd 2042 	str.w	r2, [sp, #66]	@ 0x42
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80013d4:	9313      	str	r3, [sp, #76]	@ 0x4c
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80013d6:	940f      	str	r4, [sp, #60]	@ 0x3c
  macDefaultConf.LoopbackMode = DISABLE;
 80013d8:	f88d 4050 	strb.w	r4, [sp, #80]	@ 0x50
  macDefaultConf.RetryTransmission = DISABLE;
 80013dc:	f88d 4054 	strb.w	r4, [sp, #84]	@ 0x54
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80013e0:	9416      	str	r4, [sp, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80013e2:	f88d 405c 	strb.w	r4, [sp, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80013e6:	941f      	str	r4, [sp, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80013e8:	f88d 4080 	strb.w	r4, [sp, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80013ec:	9421      	str	r4, [sp, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80013ee:	f88d 408a 	strb.w	r4, [sp, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80013f2:	f8ad 4088 	strh.w	r4, [sp, #136]	@ 0x88
  ETH_SetMACConfig(heth, &macDefaultConf);
 80013f6:	f7ff fed9 	bl	80011ac <ETH_SetMACConfig>
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
  dmaDefaultConf.FlushRxPacket = ENABLE;
  dmaDefaultConf.TransmitStoreForward = ENABLE;
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80013fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013fe:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
  dmaDefaultConf.SecondFrameOperate = ENABLE;
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001402:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001406:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800140a:	f240 1301 	movw	r3, #257	@ 0x101
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800140e:	9204      	str	r2, [sp, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001410:	9108      	str	r1, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001412:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001416:	a902      	add	r1, sp, #8
 8001418:	4628      	mov	r0, r5
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800141a:	f8ad 3014 	strh.w	r3, [sp, #20]
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800141e:	f88d 6016 	strb.w	r6, [sp, #22]
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001422:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001426:	9206      	str	r2, [sp, #24]
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001428:	f8ad 302c 	strh.w	r3, [sp, #44]	@ 0x2c
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800142c:	9407      	str	r4, [sp, #28]
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800142e:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001432:	940a      	str	r4, [sp, #40]	@ 0x28
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001434:	940c      	str	r4, [sp, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001436:	9402      	str	r4, [sp, #8]
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001438:	f7ff ff30 	bl	800129c <ETH_SetDMAConfig>
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800143c:	68ea      	ldr	r2, [r5, #12]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800143e:	6014      	str	r4, [r2, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001440:	6054      	str	r4, [r2, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001442:	6094      	str	r4, [r2, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001444:	60d4      	str	r4, [r2, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001446:	6811      	ldr	r1, [r2, #0]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001448:	462e      	mov	r6, r5
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800144a:	4613      	mov	r3, r2
 800144c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001450:	f846 2f18 	str.w	r2, [r6, #24]!
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001454:	f102 07a0 	add.w	r7, r2, #160	@ 0xa0
 8001458:	f843 1b28 	str.w	r1, [r3], #40
    dmatxdesc = heth->Init.TxDesc + i;
 800145c:	4611      	mov	r1, r2

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800145e:	60cb      	str	r3, [r1, #12]
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001460:	6808      	ldr	r0, [r1, #0]
 8001462:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8001466:	6008      	str	r0, [r1, #0]
    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001468:	601c      	str	r4, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800146a:	605c      	str	r4, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800146c:	609c      	str	r4, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800146e:	60dc      	str	r4, [r3, #12]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001470:	f846 3f04 	str.w	r3, [r6, #4]!
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001474:	6818      	ldr	r0, [r3, #0]
 8001476:	f440 1080 	orr.w	r0, r0, #1048576	@ 0x100000
    dmatxdesc = heth->Init.TxDesc + i;
 800147a:	4619      	mov	r1, r3
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800147c:	f843 0b28 	str.w	r0, [r3], #40
    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001480:	429f      	cmp	r7, r3
 8001482:	d1ec      	bne.n	800145e <HAL_ETH_Init+0x11e>
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001484:	f8c2 2084 	str.w	r2, [r2, #132]	@ 0x84

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001488:	e9d5 1704 	ldrd	r1, r7, [r5, #16]
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800148c:	682e      	ldr	r6, [r5, #0]
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800148e:	6f93      	ldr	r3, [r2, #120]	@ 0x78
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001490:	f506 5e80 	add.w	lr, r6, #4096	@ 0x1000
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001494:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001498:	f447 4780 	orr.w	r7, r7, #16384	@ 0x4000
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800149c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80014a0:	6793      	str	r3, [r2, #120]	@ 0x78
  heth->TxDescList.CurTxDesc = 0;
 80014a2:	62ac      	str	r4, [r5, #40]	@ 0x28
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80014a4:	f8ce 2010 	str.w	r2, [lr, #16]
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80014a8:	600c      	str	r4, [r1, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80014aa:	604c      	str	r4, [r1, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80014ac:	608c      	str	r4, [r1, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80014ae:	60cc      	str	r4, [r1, #12]
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80014b0:	f8c1 c000 	str.w	ip, [r1]
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80014b4:	604f      	str	r7, [r1, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80014b6:	684b      	ldr	r3, [r1, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80014b8:	e9c1 4408 	strd	r4, r4, [r1, #32]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80014bc:	462c      	mov	r4, r5
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80014be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014c2:	604b      	str	r3, [r1, #4]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80014c4:	f844 1f48 	str.w	r1, [r4, #72]!

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80014c8:	f101 0328 	add.w	r3, r1, #40	@ 0x28
 80014cc:	f105 0854 	add.w	r8, r5, #84	@ 0x54
    dmarxdesc =  heth->Init.RxDesc + i;
 80014d0:	4608      	mov	r0, r1
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80014d2:	2200      	movs	r2, #0
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80014d4:	60c3      	str	r3, [r0, #12]
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80014d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80014d8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80014da:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80014dc:	60da      	str	r2, [r3, #12]
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80014de:	f8c3 c000 	str.w	ip, [r3]
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80014e2:	605f      	str	r7, [r3, #4]
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80014e4:	6858      	ldr	r0, [r3, #4]
 80014e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80014ea:	6058      	str	r0, [r3, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80014ec:	e9c3 2208 	strd	r2, r2, [r3, #32]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80014f0:	f844 3f04 	str.w	r3, [r4, #4]!
    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80014f4:	45a0      	cmp	r8, r4
    dmarxdesc =  heth->Init.RxDesc + i;
 80014f6:	4618      	mov	r0, r3
    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80014f8:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80014fc:	d1ea      	bne.n	80014d4 <HAL_ETH_Init+0x194>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80014fe:	f8c1 1084 	str.w	r1, [r1, #132]	@ 0x84
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001502:	e9c5 2217 	strd	r2, r2, [r5, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001506:	e9c5 221a 	strd	r2, r2, [r5, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800150a:	65aa      	str	r2, [r5, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800150c:	f8ce 100c 	str.w	r1, [lr, #12]
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001510:	6869      	ldr	r1, [r5, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001512:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <HAL_ETH_Init+0x244>)
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001514:	8888      	ldrh	r0, [r1, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001516:	6418      	str	r0, [r3, #64]	@ 0x40
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001518:	6809      	ldr	r1, [r1, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800151a:	6459      	str	r1, [r3, #68]	@ 0x44
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800151c:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 800151e:	f443 7302 	orr.w	r3, r3, #520	@ 0x208
 8001522:	63f3      	str	r3, [r6, #60]	@ 0x3c
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001524:	f8d6 310c 	ldr.w	r3, [r6, #268]	@ 0x10c
 8001528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800152c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001530:	f8c6 310c 	str.w	r3, [r6, #268]	@ 0x10c
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001534:	f8d6 3110 	ldr.w	r3, [r6, #272]	@ 0x110
  heth->gState = HAL_ETH_STATE_READY;
 8001538:	2110      	movs	r1, #16
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800153a:	f443 1303 	orr.w	r3, r3, #2146304	@ 0x20c000
  return HAL_OK;
 800153e:	2000      	movs	r0, #0
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001540:	f8c6 3110 	str.w	r3, [r6, #272]	@ 0x110
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001544:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001548:	f8c5 1084 	str.w	r1, [r5, #132]	@ 0x84
}
 800154c:	b026      	add	sp, #152	@ 0x98
 800154e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001552:	2204      	movs	r2, #4
      heth->gState = HAL_ETH_STATE_ERROR;
 8001554:	23e0      	movs	r3, #224	@ 0xe0
    return HAL_ERROR;
 8001556:	2001      	movs	r0, #1
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001558:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 800155c:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
}
 8001560:	b026      	add	sp, #152	@ 0x98
 8001562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    heth->gState = HAL_ETH_STATE_BUSY;
 8001566:	2320      	movs	r3, #32
 8001568:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    HAL_ETH_MspInit(heth);
 800156c:	f7ff f96e 	bl	800084c <HAL_ETH_MspInit>
 8001570:	e6f2      	b.n	8001358 <HAL_ETH_Init+0x18>
    return HAL_ERROR;
 8001572:	2001      	movs	r0, #1
}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800
 800157c:	40013800 	.word	0x40013800
 8001580:	01010001 	.word	0x01010001
 8001584:	40028000 	.word	0x40028000

08001588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800158c:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800158e:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001590:	f8df a240 	ldr.w	sl, [pc, #576]	@ 80017d4 <HAL_GPIO_Init+0x24c>
{
 8001594:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 8001596:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800159a:	4689      	mov	r9, r1
 800159c:	e003      	b.n	80015a6 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159e:	3301      	adds	r3, #1
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	f000 809c 	beq.w	80016de <HAL_GPIO_Init+0x156>
    ioposition = 0x01U << position;
 80015a6:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015aa:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 80015ae:	43a2      	bics	r2, r4
 80015b0:	d1f5      	bne.n	800159e <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015b2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80015b6:	f001 0c03 	and.w	ip, r1, #3
 80015ba:	005a      	lsls	r2, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015bc:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015be:	f10c 36ff 	add.w	r6, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015c2:	4095      	lsls	r5, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015c4:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015c6:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ca:	f240 808b 	bls.w	80016e4 <HAL_GPIO_Init+0x15c>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015ce:	f1bc 0f03 	cmp.w	ip, #3
 80015d2:	f040 80ef 	bne.w	80017b4 <HAL_GPIO_Init+0x22c>
      temp = GPIOx->MODER;
 80015d6:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015d8:	fa0c f202 	lsl.w	r2, ip, r2
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015dc:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015de:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015e0:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80015e4:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015e6:	d0da      	beq.n	800159e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e8:	2200      	movs	r2, #0
 80015ea:	9203      	str	r2, [sp, #12]
 80015ec:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80015f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80015f4:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80015f8:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80015fc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001600:	9203      	str	r2, [sp, #12]
 8001602:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001604:	f023 0203 	bic.w	r2, r3, #3
 8001608:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800160c:	f003 0603 	and.w	r6, r3, #3
 8001610:	270f      	movs	r7, #15
 8001612:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001616:	00b6      	lsls	r6, r6, #2
 8001618:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800161c:	4f6a      	ldr	r7, [pc, #424]	@ (80017c8 <HAL_GPIO_Init+0x240>)
        temp = SYSCFG->EXTICR[position >> 2U];
 800161e:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001620:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001622:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001626:	d031      	beq.n	800168c <HAL_GPIO_Init+0x104>
 8001628:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 800162c:	42b8      	cmp	r0, r7
 800162e:	f000 8091 	beq.w	8001754 <HAL_GPIO_Init+0x1cc>
 8001632:	4f66      	ldr	r7, [pc, #408]	@ (80017cc <HAL_GPIO_Init+0x244>)
 8001634:	42b8      	cmp	r0, r7
 8001636:	f000 8093 	beq.w	8001760 <HAL_GPIO_Init+0x1d8>
 800163a:	f8df c19c 	ldr.w	ip, [pc, #412]	@ 80017d8 <HAL_GPIO_Init+0x250>
 800163e:	4560      	cmp	r0, ip
 8001640:	f000 8094 	beq.w	800176c <HAL_GPIO_Init+0x1e4>
 8001644:	f8df c194 	ldr.w	ip, [pc, #404]	@ 80017dc <HAL_GPIO_Init+0x254>
 8001648:	4560      	cmp	r0, ip
 800164a:	f000 8095 	beq.w	8001778 <HAL_GPIO_Init+0x1f0>
 800164e:	f8df c190 	ldr.w	ip, [pc, #400]	@ 80017e0 <HAL_GPIO_Init+0x258>
 8001652:	4560      	cmp	r0, ip
 8001654:	f000 809c 	beq.w	8001790 <HAL_GPIO_Init+0x208>
 8001658:	f8df c188 	ldr.w	ip, [pc, #392]	@ 80017e4 <HAL_GPIO_Init+0x25c>
 800165c:	4560      	cmp	r0, ip
 800165e:	f000 809d 	beq.w	800179c <HAL_GPIO_Init+0x214>
 8001662:	f8df c184 	ldr.w	ip, [pc, #388]	@ 80017e8 <HAL_GPIO_Init+0x260>
 8001666:	4560      	cmp	r0, ip
 8001668:	f000 808c 	beq.w	8001784 <HAL_GPIO_Init+0x1fc>
 800166c:	f8df c17c 	ldr.w	ip, [pc, #380]	@ 80017ec <HAL_GPIO_Init+0x264>
 8001670:	4560      	cmp	r0, ip
 8001672:	f000 8099 	beq.w	80017a8 <HAL_GPIO_Init+0x220>
 8001676:	f8df c178 	ldr.w	ip, [pc, #376]	@ 80017f0 <HAL_GPIO_Init+0x268>
 800167a:	4560      	cmp	r0, ip
 800167c:	bf0c      	ite	eq
 800167e:	f04f 0c09 	moveq.w	ip, #9
 8001682:	f04f 0c0a 	movne.w	ip, #10
 8001686:	fa0c f606 	lsl.w	r6, ip, r6
 800168a:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800168c:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800168e:	4a50      	ldr	r2, [pc, #320]	@ (80017d0 <HAL_GPIO_Init+0x248>)
 8001690:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001692:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8001694:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001698:	4e4d      	ldr	r6, [pc, #308]	@ (80017d0 <HAL_GPIO_Init+0x248>)
        temp &= ~((uint32_t)iocurrent);
 800169a:	bf54      	ite	pl
 800169c:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800169e:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80016a2:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80016a4:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80016a6:	4e4a      	ldr	r6, [pc, #296]	@ (80017d0 <HAL_GPIO_Init+0x248>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016a8:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80016aa:	bf54      	ite	pl
 80016ac:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80016ae:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 80016b2:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 80016b4:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016b6:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80016b8:	4e45      	ldr	r6, [pc, #276]	@ (80017d0 <HAL_GPIO_Init+0x248>)
        temp &= ~((uint32_t)iocurrent);
 80016ba:	bf54      	ite	pl
 80016bc:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80016be:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80016c2:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016c4:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016c6:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c8:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80016cc:	4940      	ldr	r1, [pc, #256]	@ (80017d0 <HAL_GPIO_Init+0x248>)
        temp &= ~((uint32_t)iocurrent);
 80016ce:	bf54      	ite	pl
 80016d0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80016d2:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016d6:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 80016d8:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016da:	f47f af64 	bne.w	80015a6 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 80016de:	b005      	add	sp, #20
 80016e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 80016e4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016e6:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ea:	f8d9 600c 	ldr.w	r6, [r9, #12]
 80016ee:	4096      	lsls	r6, r2
 80016f0:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 80016f4:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80016f6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016f8:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016fc:	f3c1 1600 	ubfx	r6, r1, #4, #1
 8001700:	409e      	lsls	r6, r3
 8001702:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 8001706:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8001708:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800170a:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800170e:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8001712:	4096      	lsls	r6, r2
 8001714:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001718:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 800171c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800171e:	f47f af5a 	bne.w	80015d6 <HAL_GPIO_Init+0x4e>
        temp = GPIOx->AFR[position >> 3U];
 8001722:	08de      	lsrs	r6, r3, #3
 8001724:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8001728:	9601      	str	r6, [sp, #4]
 800172a:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800172c:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8001730:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001732:	f003 0e07 	and.w	lr, r3, #7
 8001736:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800173a:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800173c:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001740:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001744:	9f00      	ldr	r7, [sp, #0]
 8001746:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800174a:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800174c:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001750:	623e      	str	r6, [r7, #32]
 8001752:	e740      	b.n	80015d6 <HAL_GPIO_Init+0x4e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001754:	f04f 0c01 	mov.w	ip, #1
 8001758:	fa0c f606 	lsl.w	r6, ip, r6
 800175c:	4335      	orrs	r5, r6
 800175e:	e795      	b.n	800168c <HAL_GPIO_Init+0x104>
 8001760:	f04f 0c02 	mov.w	ip, #2
 8001764:	fa0c f606 	lsl.w	r6, ip, r6
 8001768:	4335      	orrs	r5, r6
 800176a:	e78f      	b.n	800168c <HAL_GPIO_Init+0x104>
 800176c:	f04f 0c03 	mov.w	ip, #3
 8001770:	fa0c f606 	lsl.w	r6, ip, r6
 8001774:	4335      	orrs	r5, r6
 8001776:	e789      	b.n	800168c <HAL_GPIO_Init+0x104>
 8001778:	f04f 0c04 	mov.w	ip, #4
 800177c:	fa0c f606 	lsl.w	r6, ip, r6
 8001780:	4335      	orrs	r5, r6
 8001782:	e783      	b.n	800168c <HAL_GPIO_Init+0x104>
 8001784:	f04f 0c07 	mov.w	ip, #7
 8001788:	fa0c f606 	lsl.w	r6, ip, r6
 800178c:	4335      	orrs	r5, r6
 800178e:	e77d      	b.n	800168c <HAL_GPIO_Init+0x104>
 8001790:	f04f 0c05 	mov.w	ip, #5
 8001794:	fa0c f606 	lsl.w	r6, ip, r6
 8001798:	4335      	orrs	r5, r6
 800179a:	e777      	b.n	800168c <HAL_GPIO_Init+0x104>
 800179c:	f04f 0c06 	mov.w	ip, #6
 80017a0:	fa0c f606 	lsl.w	r6, ip, r6
 80017a4:	4335      	orrs	r5, r6
 80017a6:	e771      	b.n	800168c <HAL_GPIO_Init+0x104>
 80017a8:	f04f 0c08 	mov.w	ip, #8
 80017ac:	fa0c f606 	lsl.w	r6, ip, r6
 80017b0:	4335      	orrs	r5, r6
 80017b2:	e76b      	b.n	800168c <HAL_GPIO_Init+0x104>
        temp = GPIOx->PUPDR;
 80017b4:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017b6:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017ba:	f8d9 6008 	ldr.w	r6, [r9, #8]
 80017be:	4096      	lsls	r6, r2
 80017c0:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 80017c4:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017c6:	e706      	b.n	80015d6 <HAL_GPIO_Init+0x4e>
 80017c8:	40020000 	.word	0x40020000
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40013c00 	.word	0x40013c00
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020c00 	.word	0x40020c00
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40021400 	.word	0x40021400
 80017e4:	40021800 	.word	0x40021800
 80017e8:	40021c00 	.word	0x40021c00
 80017ec:	40022000 	.word	0x40022000
 80017f0:	40022400 	.word	0x40022400

080017f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017f4:	b902      	cbnz	r2, 80017f8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017f6:	0409      	lsls	r1, r1, #16
 80017f8:	6181      	str	r1, [r0, #24]
  }
}
 80017fa:	4770      	bx	lr

080017fc <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80017fc:	2800      	cmp	r0, #0
 80017fe:	f000 809e 	beq.w	800193e <HAL_I2S_Init+0x142>
{
 8001802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001804:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001808:	4604      	mov	r4, r0
 800180a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800180e:	2b00      	cmp	r3, #0
 8001810:	d079      	beq.n	8001906 <HAL_I2S_Init+0x10a>

  hi2s->State = HAL_I2S_STATE_BUSY;

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001812:	6821      	ldr	r1, [r4, #0]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001814:	6960      	ldr	r0, [r4, #20]
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001816:	68e5      	ldr	r5, [r4, #12]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001818:	2202      	movs	r2, #2
 800181a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800181e:	69cb      	ldr	r3, [r1, #28]
 8001820:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001824:	f023 030f 	bic.w	r3, r3, #15
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001828:	4290      	cmp	r0, r2
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800182a:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 800182c:	620a      	str	r2, [r1, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800182e:	d068      	beq.n	8001902 <HAL_I2S_Init+0x106>
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001830:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 8001832:	2d00      	cmp	r5, #0
 8001834:	bf14      	ite	ne
 8001836:	2620      	movne	r6, #32
 8001838:	2610      	moveq	r6, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800183a:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800183c:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 800183e:	bf98      	it	ls
 8001840:	0076      	lslls	r6, r6, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001842:	f001 fd89 	bl	8003358 <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001846:	6922      	ldr	r2, [r4, #16]
 8001848:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 800184c:	d062      	beq.n	8001914 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800184e:	fbb0 f0f6 	udiv	r0, r0, r6
 8001852:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001856:	6961      	ldr	r1, [r4, #20]
 8001858:	0043      	lsls	r3, r0, #1
 800185a:	fbb3 f3f1 	udiv	r3, r3, r1
 800185e:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001860:	4938      	ldr	r1, [pc, #224]	@ (8001944 <HAL_I2S_Init+0x148>)
 8001862:	fba1 1303 	umull	r1, r3, r1, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001866:	0918      	lsrs	r0, r3, #4
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001868:	1e81      	subs	r1, r0, #2
 800186a:	29fd      	cmp	r1, #253	@ 0xfd
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800186c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001870:	d85d      	bhi.n	800192e <HAL_I2S_Init+0x132>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001872:	6821      	ldr	r1, [r4, #0]
 8001874:	68e5      	ldr	r5, [r4, #12]
 8001876:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800187a:	4302      	orrs	r2, r0
 800187c:	620a      	str	r2, [r1, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800187e:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8001882:	69cb      	ldr	r3, [r1, #28]
 8001884:	4f30      	ldr	r7, [pc, #192]	@ (8001948 <HAL_I2S_Init+0x14c>)
 8001886:	ea42 0600 	orr.w	r6, r2, r0
 800188a:	403b      	ands	r3, r7
 800188c:	4333      	orrs	r3, r6
 800188e:	69a6      	ldr	r6, [r4, #24]
 8001890:	432b      	orrs	r3, r5
 8001892:	4333      	orrs	r3, r6
 8001894:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001898:	61cb      	str	r3, [r1, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800189a:	6a23      	ldr	r3, [r4, #32]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d12a      	bne.n	80018f6 <HAL_I2S_Init+0xfa>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80018a0:	4b2a      	ldr	r3, [pc, #168]	@ (800194c <HAL_I2S_Init+0x150>)
 80018a2:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8001958 <HAL_I2S_Init+0x15c>
 80018a6:	4571      	cmp	r1, lr
 80018a8:	bf0c      	ite	eq
 80018aa:	469c      	moveq	ip, r3
 80018ac:	f04f 2c40 	movne.w	ip, #1073758208	@ 0x40004000
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80018b0:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <HAL_I2S_Init+0x154>)
 80018b2:	6363      	str	r3, [r4, #52]	@ 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80018b4:	f8dc 301c 	ldr.w	r3, [ip, #28]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018b8:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80018bc:	ea03 0307 	and.w	r3, r3, r7
 80018c0:	f8cc 301c 	str.w	r3, [ip, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018c4:	bf18      	it	ne
 80018c6:	fab2 f282 	clzne	r2, r2
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80018ca:	f04f 0302 	mov.w	r3, #2
 80018ce:	f8cc 3020 	str.w	r3, [ip, #32]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018d2:	bf18      	it	ne
 80018d4:	0952      	lsrne	r2, r2, #5
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80018d6:	f8dc 301c 	ldr.w	r3, [ip, #28]
      tmp = I2S_MODE_SLAVE_TX;
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80018da:	bf14      	ite	ne
 80018dc:	0212      	lslne	r2, r2, #8
 80018de:	f44f 7280 	moveq.w	r2, #256	@ 0x100
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80018e2:	4328      	orrs	r0, r5
 80018e4:	4302      	orrs	r2, r0
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80018e6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80018e8:	4332      	orrs	r2, r6
 80018ea:	4313      	orrs	r3, r2
 80018ec:	b29b      	uxth	r3, r3
                         (uint16_t)hi2s->Init.Standard   | \
                         (uint16_t)hi2s->Init.DataFormat | \
                         (uint16_t)hi2s->Init.CPOL);

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80018ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018f2:	f8cc 301c 	str.w	r3, [ip, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80018f6:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80018f8:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80018fa:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80018fc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  return HAL_OK;
}
 8001900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001902:	6922      	ldr	r2, [r4, #16]
 8001904:	e7b9      	b.n	800187a <HAL_I2S_Init+0x7e>
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <HAL_I2S_Init+0x158>)
    hi2s->Lock = HAL_UNLOCKED;
 8001908:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800190c:	6343      	str	r3, [r0, #52]	@ 0x34
    HAL_I2S_MspInit(hi2s);
 800190e:	f7ff f82d 	bl	800096c <HAL_I2S_MspInit>
 8001912:	e77e      	b.n	8001812 <HAL_I2S_Init+0x16>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001914:	68e5      	ldr	r5, [r4, #12]
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001916:	6961      	ldr	r1, [r4, #20]
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001918:	b17d      	cbz	r5, 800193a <HAL_I2S_Init+0x13e>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800191a:	00b6      	lsls	r6, r6, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800191c:	fbb0 f0f6 	udiv	r0, r0, r6
 8001920:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001924:	0043      	lsls	r3, r0, #1
 8001926:	fbb3 f3f1 	udiv	r3, r3, r1
 800192a:	3305      	adds	r3, #5
 800192c:	e798      	b.n	8001860 <HAL_I2S_Init+0x64>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800192e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001930:	f043 0310 	orr.w	r3, r3, #16
 8001934:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 8001936:	2001      	movs	r0, #1
}
 8001938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800193a:	00f6      	lsls	r6, r6, #3
 800193c:	e7ee      	b.n	800191c <HAL_I2S_Init+0x120>
    return HAL_ERROR;
 800193e:	2001      	movs	r0, #1
}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	cccccccd 	.word	0xcccccccd
 8001948:	fffff040 	.word	0xfffff040
 800194c:	40003400 	.word	0x40003400
 8001950:	08001dad 	.word	0x08001dad
 8001954:	08001c75 	.word	0x08001c75
 8001958:	40003800 	.word	0x40003800

0800195c <HAL_I2S_Transmit_DMA>:
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800195c:	2900      	cmp	r1, #0
 800195e:	d051      	beq.n	8001a04 <HAL_I2S_Transmit_DMA+0xa8>
 8001960:	2a00      	cmp	r2, #0
 8001962:	d04f      	beq.n	8001a04 <HAL_I2S_Transmit_DMA+0xa8>
{
 8001964:	b538      	push	{r3, r4, r5, lr}
  {
    return  HAL_ERROR;
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001966:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800196a:	2b01      	cmp	r3, #1
 800196c:	4604      	mov	r4, r0
 800196e:	b2d8      	uxtb	r0, r3
 8001970:	d135      	bne.n	80019de <HAL_I2S_Transmit_DMA+0x82>
  {
    return HAL_BUSY;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001972:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001976:	2b01      	cmp	r3, #1
 8001978:	d031      	beq.n	80019de <HAL_I2S_Transmit_DMA+0x82>

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800197a:	2303      	movs	r3, #3
  __HAL_LOCK(hi2s);
 800197c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001980:	6825      	ldr	r5, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8001982:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001986:	2300      	movs	r3, #0
 8001988:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800198a:	69e8      	ldr	r0, [r5, #28]
  hi2s->pTxBuffPtr = pData;
 800198c:	6261      	str	r1, [r4, #36]	@ 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800198e:	f000 0007 	and.w	r0, r0, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001992:	2328      	movs	r3, #40	@ 0x28
 8001994:	40c3      	lsrs	r3, r0
 8001996:	07d8      	lsls	r0, r3, #31
 8001998:	d423      	bmi.n	80019e2 <HAL_I2S_Transmit_DMA+0x86>
    hi2s->TxXferSize = (Size << 1U);
    hi2s->TxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->TxXferSize = Size;
 800199a:	8522      	strh	r2, [r4, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800199c:	8562      	strh	r2, [r4, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800199e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019a0:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_I2S_Transmit_DMA+0xac>)
 80019a2:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <HAL_I2S_Transmit_DMA+0xb0>)
 80019a6:	63c3      	str	r3, [r0, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_I2S_Transmit_DMA+0xb4>)
 80019aa:	64c3      	str	r3, [r0, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
                                 (uint32_t)hi2s->pTxBuffPtr,
                                 (uint32_t)&hi2s->Instance->DR,
                                 hi2s->TxXferSize))
 80019ac:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80019ae:	f105 020c 	add.w	r2, r5, #12
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	f7ff fa9e 	bl	8000ef4 <HAL_DMA_Start_IT>
 80019b8:	b9c0      	cbnz	r0, 80019ec <HAL_I2S_Transmit_DMA+0x90>
  }

  __HAL_UNLOCK(hi2s);

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80019ba:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hi2s);
 80019bc:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	0791      	lsls	r1, r2, #30
 80019c4:	d403      	bmi.n	80019ce <HAL_I2S_Transmit_DMA+0x72>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	f042 0202 	orr.w	r2, r2, #2
 80019cc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80019ce:	69da      	ldr	r2, [r3, #28]
 80019d0:	0552      	lsls	r2, r2, #21
 80019d2:	d403      	bmi.n	80019dc <HAL_I2S_Transmit_DMA+0x80>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80019d4:	69da      	ldr	r2, [r3, #28]
 80019d6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80019da:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
}
 80019dc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80019de:	2002      	movs	r0, #2
}
 80019e0:	bd38      	pop	{r3, r4, r5, pc}
    hi2s->TxXferSize = (Size << 1U);
 80019e2:	0053      	lsls	r3, r2, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80019e8:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80019ea:	e7d8      	b.n	800199e <HAL_I2S_Transmit_DMA+0x42>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80019ec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80019ee:	2101      	movs	r1, #1
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80019f0:	f043 0308 	orr.w	r3, r3, #8
    __HAL_UNLOCK(hi2s);
 80019f4:	2200      	movs	r2, #0
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80019f6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80019f8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 80019fc:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
    return  HAL_ERROR;
 8001a00:	2001      	movs	r0, #1
}
 8001a02:	bd38      	pop	{r3, r4, r5, pc}
    return  HAL_ERROR;
 8001a04:	2001      	movs	r0, #1
}
 8001a06:	4770      	bx	lr
 8001a08:	08001c3d 	.word	0x08001c3d
 8001a0c:	08001c49 	.word	0x08001c49
 8001a10:	08001d7d 	.word	0x08001d7d

08001a14 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8001a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001a18:	6843      	ldr	r3, [r0, #4]
 8001a1a:	f433 7300 	bics.w	r3, r3, #512	@ 0x200
{
 8001a1e:	b084      	sub	sp, #16
 8001a20:	4604      	mov	r4, r0
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001a22:	d005      	beq.n	8001a30 <HAL_I2S_DMAStop+0x1c>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8001a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a28:	f000 8086 	beq.w	8001b38 <HAL_I2S_DMAStop+0x124>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001a2c:	2600      	movs	r6, #0
 8001a2e:	e032      	b.n	8001a96 <HAL_I2S_DMAStop+0x82>
    if (hi2s->hdmatx != NULL)
 8001a30:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001a32:	b118      	cbz	r0, 8001a3c <HAL_I2S_DMAStop+0x28>
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8001a34:	f7ff fa9a 	bl	8000f6c <HAL_DMA_Abort>
 8001a38:	2800      	cmp	r0, #0
 8001a3a:	d175      	bne.n	8001b28 <HAL_I2S_DMAStop+0x114>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001a3c:	2600      	movs	r6, #0
                                                       uint32_t Timeout)
{
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a3e:	f7ff f937 	bl	8000cb0 <HAL_GetTick>
 8001a42:	4607      	mov	r7, r0

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001a44:	e004      	b.n	8001a50 <HAL_I2S_DMAStop+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8001a46:	f7ff f933 	bl	8000cb0 <HAL_GetTick>
 8001a4a:	1bc0      	subs	r0, r0, r7
 8001a4c:	2863      	cmp	r0, #99	@ 0x63
 8001a4e:	d829      	bhi.n	8001aa4 <HAL_I2S_DMAStop+0x90>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001a50:	6823      	ldr	r3, [r4, #0]
 8001a52:	689d      	ldr	r5, [r3, #8]
 8001a54:	f015 0502 	ands.w	r5, r5, #2
 8001a58:	d0f5      	beq.n	8001a46 <HAL_I2S_DMAStop+0x32>
  tickstart = HAL_GetTick();
 8001a5a:	f7ff f929 	bl	8000cb0 <HAL_GetTick>
 8001a5e:	4605      	mov	r5, r0
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001a60:	e004      	b.n	8001a6c <HAL_I2S_DMAStop+0x58>
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8001a62:	f7ff f925 	bl	8000cb0 <HAL_GetTick>
 8001a66:	1b40      	subs	r0, r0, r5
 8001a68:	2863      	cmp	r0, #99	@ 0x63
 8001a6a:	d827      	bhi.n	8001abc <HAL_I2S_DMAStop+0xa8>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	0611      	lsls	r1, r2, #24
 8001a72:	d4f6      	bmi.n	8001a62 <HAL_I2S_DMAStop+0x4e>
    __HAL_I2S_DISABLE(hi2s);
 8001a74:	69da      	ldr	r2, [r3, #28]
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001a76:	2100      	movs	r1, #0
    __HAL_I2S_DISABLE(hi2s);
 8001a78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a7c:	61da      	str	r2, [r3, #28]
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001a7e:	9100      	str	r1, [sp, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	9200      	str	r2, [sp, #0]
 8001a84:	9a00      	ldr	r2, [sp, #0]
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	f022 0202 	bic.w	r2, r2, #2
 8001a8c:	605a      	str	r2, [r3, #4]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8001a8e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8001a92:	2a05      	cmp	r2, #5
 8001a94:	d020      	beq.n	8001ad8 <HAL_I2S_DMAStop+0xc4>
  hi2s->State = HAL_I2S_STATE_READY;
 8001a96:	2301      	movs	r3, #1
}
 8001a98:	4630      	mov	r0, r6
  hi2s->State = HAL_I2S_STATE_READY;
 8001a9a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8001a9e:	b004      	add	sp, #16
 8001aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8001aaa:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001aae:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	6462      	str	r2, [r4, #68]	@ 0x44
      errorcode   = HAL_ERROR;
 8001ab4:	461e      	mov	r6, r3
      hi2s->State = HAL_I2S_STATE_READY;
 8001ab6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8001aba:	e7ce      	b.n	8001a5a <HAL_I2S_DMAStop+0x46>
        hi2s->State = HAL_I2S_STATE_READY;
 8001abc:	2201      	movs	r2, #1
        __HAL_UNLOCK(hi2s);
 8001abe:	2300      	movs	r3, #0
        hi2s->State = HAL_I2S_STATE_READY;
 8001ac0:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        __HAL_UNLOCK(hi2s);
 8001ac4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001ac8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
    __HAL_I2S_DISABLE(hi2s);
 8001aca:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001acc:	4311      	orrs	r1, r2
 8001ace:	6461      	str	r1, [r4, #68]	@ 0x44
      errorcode   = HAL_ERROR;
 8001ad0:	4616      	mov	r6, r2
      hi2s->State = HAL_I2S_STATE_READY;
 8001ad2:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8001ad6:	e7cd      	b.n	8001a74 <HAL_I2S_DMAStop+0x60>
      if (hi2s->hdmarx != NULL)
 8001ad8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8001ada:	b128      	cbz	r0, 8001ae8 <HAL_I2S_DMAStop+0xd4>
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8001adc:	f7ff fa46 	bl	8000f6c <HAL_DMA_Abort>
 8001ae0:	2800      	cmp	r0, #0
 8001ae2:	f040 8089 	bne.w	8001bf8 <HAL_I2S_DMAStop+0x1e4>
      __HAL_I2SEXT_DISABLE(hi2s);
 8001ae6:	6823      	ldr	r3, [r4, #0]
 8001ae8:	4952      	ldr	r1, [pc, #328]	@ (8001c34 <HAL_I2S_DMAStop+0x220>)
 8001aea:	4a53      	ldr	r2, [pc, #332]	@ (8001c38 <HAL_I2S_DMAStop+0x224>)
 8001aec:	428b      	cmp	r3, r1
 8001aee:	bf18      	it	ne
 8001af0:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8001af4:	2100      	movs	r1, #0
      __HAL_I2SEXT_DISABLE(hi2s);
 8001af6:	69d3      	ldr	r3, [r2, #28]
 8001af8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001afc:	61d3      	str	r3, [r2, #28]
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8001afe:	9101      	str	r1, [sp, #4]
 8001b00:	68d3      	ldr	r3, [r2, #12]
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	6893      	ldr	r3, [r2, #8]
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	9b01      	ldr	r3, [sp, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8001b0a:	6853      	ldr	r3, [r2, #4]
      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8001b0c:	6861      	ldr	r1, [r4, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8001b0e:	f023 0301 	bic.w	r3, r3, #1
 8001b12:	6053      	str	r3, [r2, #4]
      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8001b14:	b971      	cbnz	r1, 8001b34 <HAL_I2S_DMAStop+0x120>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8001b16:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8001b18:	2201      	movs	r2, #1
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8001b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b1e:	6463      	str	r3, [r4, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8001b20:	2601      	movs	r6, #1
      hi2s->State = HAL_I2S_STATE_READY;
 8001b22:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8001b26:	e7b6      	b.n	8001a96 <HAL_I2S_DMAStop+0x82>
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b28:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001b2a:	f043 0308 	orr.w	r3, r3, #8
        errorcode = HAL_ERROR;
 8001b2e:	2601      	movs	r6, #1
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b30:	6463      	str	r3, [r4, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8001b32:	e784      	b.n	8001a3e <HAL_I2S_DMAStop+0x2a>
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8001b34:	68d3      	ldr	r3, [r2, #12]
 8001b36:	e7ae      	b.n	8001a96 <HAL_I2S_DMAStop+0x82>
    if (hi2s->hdmarx != NULL)
 8001b38:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8001b3a:	b118      	cbz	r0, 8001b44 <HAL_I2S_DMAStop+0x130>
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8001b3c:	f7ff fa16 	bl	8000f6c <HAL_DMA_Abort>
 8001b40:	2800      	cmp	r0, #0
 8001b42:	d170      	bne.n	8001c26 <HAL_I2S_DMAStop+0x212>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b44:	2600      	movs	r6, #0
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8001b46:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001b4a:	2b05      	cmp	r3, #5
 8001b4c:	d015      	beq.n	8001b7a <HAL_I2S_DMAStop+0x166>
    __HAL_I2S_DISABLE(hi2s);
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	69da      	ldr	r2, [r3, #28]
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001b52:	2100      	movs	r1, #0
    __HAL_I2S_DISABLE(hi2s);
 8001b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b58:	61da      	str	r2, [r3, #28]
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001b5a:	9103      	str	r1, [sp, #12]
 8001b5c:	68da      	ldr	r2, [r3, #12]
 8001b5e:	9203      	str	r2, [sp, #12]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	9203      	str	r2, [sp, #12]
 8001b64:	9a03      	ldr	r2, [sp, #12]
    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8001b66:	6861      	ldr	r1, [r4, #4]
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001b68:	685a      	ldr	r2, [r3, #4]
    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8001b6a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	605a      	str	r2, [r3, #4]
    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8001b74:	d0cf      	beq.n	8001b16 <HAL_I2S_DMAStop+0x102>
      READ_REG((hi2s->Instance)->DR);
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	e78d      	b.n	8001a96 <HAL_I2S_DMAStop+0x82>
      if (hi2s->hdmatx != NULL)
 8001b7a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001b7c:	b138      	cbz	r0, 8001b8e <HAL_I2S_DMAStop+0x17a>
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8001b7e:	f7ff f9f5 	bl	8000f6c <HAL_DMA_Abort>
 8001b82:	b120      	cbz	r0, 8001b8e <HAL_I2S_DMAStop+0x17a>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b84:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001b86:	f043 0308 	orr.w	r3, r3, #8
          errorcode = HAL_ERROR;
 8001b8a:	2601      	movs	r6, #1
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b8c:	6463      	str	r3, [r4, #68]	@ 0x44
      tickstart = HAL_GetTick();
 8001b8e:	f7ff f88f 	bl	8000cb0 <HAL_GetTick>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8001b92:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8001c34 <HAL_I2S_DMAStop+0x220>
 8001b96:	4f28      	ldr	r7, [pc, #160]	@ (8001c38 <HAL_I2S_DMAStop+0x224>)
      tickstart = HAL_GetTick();
 8001b98:	4605      	mov	r5, r0
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8001b9a:	e004      	b.n	8001ba6 <HAL_I2S_DMAStop+0x192>
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001b9c:	f7ff f888 	bl	8000cb0 <HAL_GetTick>
 8001ba0:	1b40      	subs	r0, r0, r5
 8001ba2:	2864      	cmp	r0, #100	@ 0x64
 8001ba4:	d837      	bhi.n	8001c16 <HAL_I2S_DMAStop+0x202>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	4543      	cmp	r3, r8
 8001baa:	bf0c      	ite	eq
 8001bac:	463a      	moveq	r2, r7
 8001bae:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 8001bb2:	6892      	ldr	r2, [r2, #8]
 8001bb4:	0792      	lsls	r2, r2, #30
 8001bb6:	d5f1      	bpl.n	8001b9c <HAL_I2S_DMAStop+0x188>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8001bb8:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 8001c34 <HAL_I2S_DMAStop+0x220>
 8001bbc:	4f1e      	ldr	r7, [pc, #120]	@ (8001c38 <HAL_I2S_DMAStop+0x224>)
 8001bbe:	e005      	b.n	8001bcc <HAL_I2S_DMAStop+0x1b8>
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001bc0:	f7ff f876 	bl	8000cb0 <HAL_GetTick>
 8001bc4:	1b40      	subs	r0, r0, r5
 8001bc6:	2864      	cmp	r0, #100	@ 0x64
 8001bc8:	d81d      	bhi.n	8001c06 <HAL_I2S_DMAStop+0x1f2>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8001bca:	6823      	ldr	r3, [r4, #0]
 8001bcc:	4543      	cmp	r3, r8
 8001bce:	bf0c      	ite	eq
 8001bd0:	4639      	moveq	r1, r7
 8001bd2:	f04f 2140 	movne.w	r1, #1073758208	@ 0x40004000
 8001bd6:	688a      	ldr	r2, [r1, #8]
 8001bd8:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 8001bdc:	d1f0      	bne.n	8001bc0 <HAL_I2S_DMAStop+0x1ac>
      __HAL_I2SEXT_DISABLE(hi2s);
 8001bde:	69c8      	ldr	r0, [r1, #28]
 8001be0:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
 8001be4:	61c8      	str	r0, [r1, #28]
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8001be6:	9202      	str	r2, [sp, #8]
 8001be8:	688a      	ldr	r2, [r1, #8]
 8001bea:	9202      	str	r2, [sp, #8]
 8001bec:	9a02      	ldr	r2, [sp, #8]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8001bee:	684a      	ldr	r2, [r1, #4]
 8001bf0:	f022 0202 	bic.w	r2, r2, #2
 8001bf4:	604a      	str	r2, [r1, #4]
 8001bf6:	e7ab      	b.n	8001b50 <HAL_I2S_DMAStop+0x13c>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001bf8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      __HAL_I2SEXT_DISABLE(hi2s);
 8001bfa:	6823      	ldr	r3, [r4, #0]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001bfc:	f042 0208 	orr.w	r2, r2, #8
 8001c00:	6462      	str	r2, [r4, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8001c02:	2601      	movs	r6, #1
 8001c04:	e770      	b.n	8001ae8 <HAL_I2S_DMAStop+0xd4>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001c06:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001c08:	2601      	movs	r6, #1
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001c10:	f884 6041 	strb.w	r6, [r4, #65]	@ 0x41
 8001c14:	e7d9      	b.n	8001bca <HAL_I2S_DMAStop+0x1b6>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001c16:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001c18:	2601      	movs	r6, #1
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001c20:	f884 6041 	strb.w	r6, [r4, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8001c24:	e7bf      	b.n	8001ba6 <HAL_I2S_DMAStop+0x192>
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001c26:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001c28:	f043 0308 	orr.w	r3, r3, #8
        errorcode = HAL_ERROR;
 8001c2c:	2601      	movs	r6, #1
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001c2e:	6463      	str	r3, [r4, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8001c30:	e789      	b.n	8001b46 <HAL_I2S_DMAStop+0x132>
 8001c32:	bf00      	nop
 8001c34:	40003800 	.word	0x40003800
 8001c38:	40003400 	.word	0x40003400

08001c3c <I2S_DMATxHalfCplt>:
{
 8001c3c:	b508      	push	{r3, lr}
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8001c3e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001c40:	f003 f9a2 	bl	8004f88 <HAL_I2S_TxHalfCpltCallback>
}
 8001c44:	bd08      	pop	{r3, pc}
 8001c46:	bf00      	nop

08001c48 <I2S_DMATxCplt>:
{
 8001c48:	b508      	push	{r3, lr}
  if (hdma->Init.Mode == DMA_NORMAL)
 8001c4a:	69c3      	ldr	r3, [r0, #28]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c4c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8001c4e:	b94b      	cbnz	r3, 8001c64 <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001c50:	6801      	ldr	r1, [r0, #0]
 8001c52:	684a      	ldr	r2, [r1, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001c54:	f04f 0c01 	mov.w	ip, #1
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001c58:	f022 0202 	bic.w	r2, r2, #2
 8001c5c:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8001c5e:	8543      	strh	r3, [r0, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8001c60:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 8001c64:	f003 f99e 	bl	8004fa4 <HAL_I2S_TxCpltCallback>
}
 8001c68:	bd08      	pop	{r3, pc}
 8001c6a:	bf00      	nop

08001c6c <HAL_I2S_RxCpltCallback>:
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop

08001c70 <HAL_I2S_ErrorCallback>:
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <I2S_IRQHandler>:
{
 8001c74:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001c76:	6803      	ldr	r3, [r0, #0]
{
 8001c78:	b084      	sub	sp, #16
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	9201      	str	r2, [sp, #4]
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001c7e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8001c82:	2a04      	cmp	r2, #4
{
 8001c84:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001c86:	d005      	beq.n	8001c94 <I2S_IRQHandler+0x20>
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001c88:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001c8c:	2b03      	cmp	r3, #3
 8001c8e:	d031      	beq.n	8001cf4 <I2S_IRQHandler+0x80>
}
 8001c90:	b004      	add	sp, #16
 8001c92:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001c94:	9a01      	ldr	r2, [sp, #4]
 8001c96:	07d1      	lsls	r1, r2, #31
 8001c98:	d50f      	bpl.n	8001cba <I2S_IRQHandler+0x46>
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	0652      	lsls	r2, r2, #25
 8001c9e:	d50c      	bpl.n	8001cba <I2S_IRQHandler+0x46>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001ca0:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001ca2:	68da      	ldr	r2, [r3, #12]
 8001ca4:	f821 2b02 	strh.w	r2, [r1], #2
  hi2s->RxXferCount--;
 8001ca8:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
  hi2s->pRxBuffPtr++;
 8001caa:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001cac:	3a01      	subs	r2, #1
 8001cae:	b292      	uxth	r2, r2
 8001cb0:	8642      	strh	r2, [r0, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 8001cb2:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 8001cb4:	b292      	uxth	r2, r2
 8001cb6:	2a00      	cmp	r2, #0
 8001cb8:	d04a      	beq.n	8001d50 <I2S_IRQHandler+0xdc>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001cba:	9b01      	ldr	r3, [sp, #4]
 8001cbc:	0659      	lsls	r1, r3, #25
 8001cbe:	d5e3      	bpl.n	8001c88 <I2S_IRQHandler+0x14>
 8001cc0:	6823      	ldr	r3, [r4, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	0692      	lsls	r2, r2, #26
 8001cc6:	d5df      	bpl.n	8001c88 <I2S_IRQHandler+0x14>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cc8:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001cca:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ccc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001cd0:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001cd2:	9102      	str	r1, [sp, #8]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	9202      	str	r2, [sp, #8]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	9302      	str	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8001cdc:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001cde:	9a02      	ldr	r2, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8001ce0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001ce4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8001cea:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cec:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001cee:	f7ff ffbf 	bl	8001c70 <HAL_I2S_ErrorCallback>
 8001cf2:	e7c9      	b.n	8001c88 <I2S_IRQHandler+0x14>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001cf4:	9b01      	ldr	r3, [sp, #4]
 8001cf6:	079b      	lsls	r3, r3, #30
 8001cf8:	d50f      	bpl.n	8001d1a <I2S_IRQHandler+0xa6>
 8001cfa:	6823      	ldr	r3, [r4, #0]
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	0610      	lsls	r0, r2, #24
 8001d00:	d50b      	bpl.n	8001d1a <I2S_IRQHandler+0xa6>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001d02:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001d04:	f831 2b02 	ldrh.w	r2, [r1], #2
 8001d08:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001d0a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  hi2s->pTxBuffPtr++;
 8001d0c:	6261      	str	r1, [r4, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001d0e:	3a01      	subs	r2, #1
 8001d10:	b292      	uxth	r2, r2
 8001d12:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8001d14:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8001d16:	b292      	uxth	r2, r2
 8001d18:	b322      	cbz	r2, 8001d64 <I2S_IRQHandler+0xf0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001d1a:	9b01      	ldr	r3, [sp, #4]
 8001d1c:	0719      	lsls	r1, r3, #28
 8001d1e:	d5b7      	bpl.n	8001c90 <I2S_IRQHandler+0x1c>
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	0692      	lsls	r2, r2, #26
 8001d26:	d5b3      	bpl.n	8001c90 <I2S_IRQHandler+0x1c>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d28:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d2a:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d2c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d30:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d32:	9103      	str	r1, [sp, #12]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	9303      	str	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8001d38:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d3a:	9a03      	ldr	r2, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8001d3c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d40:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001d42:	f043 0304 	orr.w	r3, r3, #4
      HAL_I2S_ErrorCallback(hi2s);
 8001d46:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d48:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001d4a:	f7ff ff91 	bl	8001c70 <HAL_I2S_ErrorCallback>
}
 8001d4e:	e79f      	b.n	8001c90 <I2S_IRQHandler+0x1c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d50:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001d52:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d58:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001d5a:	f880 1041 	strb.w	r1, [r0, #65]	@ 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8001d5e:	f7ff ff85 	bl	8001c6c <HAL_I2S_RxCpltCallback>
 8001d62:	e7aa      	b.n	8001cba <I2S_IRQHandler+0x46>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d64:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001d66:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d6c:	605a      	str	r2, [r3, #4]
    HAL_I2S_TxCpltCallback(hi2s);
 8001d6e:	4620      	mov	r0, r4
    hi2s->State = HAL_I2S_STATE_READY;
 8001d70:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8001d74:	f003 f916 	bl	8004fa4 <HAL_I2S_TxCpltCallback>
 8001d78:	e7cf      	b.n	8001d1a <I2S_IRQHandler+0xa6>
 8001d7a:	bf00      	nop

08001d7c <I2S_DMAError>:
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001d7c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001d7e:	6801      	ldr	r1, [r0, #0]
{
 8001d80:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001d82:	684b      	ldr	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8001d84:	2200      	movs	r2, #0
  hi2s->State = HAL_I2S_STATE_READY;
 8001d86:	f04f 0c01 	mov.w	ip, #1
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001d8a:	f023 0303 	bic.w	r3, r3, #3
 8001d8e:	604b      	str	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8001d90:	8542      	strh	r2, [r0, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001d92:	8642      	strh	r2, [r0, #50]	@ 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8001d94:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001d98:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001d9a:	f043 0308 	orr.w	r3, r3, #8
 8001d9e:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8001da0:	f7ff ff66 	bl	8001c70 <HAL_I2S_ErrorCallback>
}
 8001da4:	bd08      	pop	{r3, pc}
 8001da6:	bf00      	nop

08001da8 <HAL_I2SEx_TxRxCpltCallback>:
/**
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop

08001dac <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8001dac:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001dae:	6801      	ldr	r1, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001db0:	4a93      	ldr	r2, [pc, #588]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001db2:	688b      	ldr	r3, [r1, #8]
{
 8001db4:	b086      	sub	sp, #24
 8001db6:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001db8:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001dba:	4b92      	ldr	r3, [pc, #584]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8001dbc:	4291      	cmp	r1, r2
 8001dbe:	bf18      	it	ne
 8001dc0:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	9201      	str	r2, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001dc8:	684a      	ldr	r2, [r1, #4]
 8001dca:	9202      	str	r2, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	9203      	str	r2, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001dd0:	6842      	ldr	r2, [r0, #4]
 8001dd2:	f432 7200 	bics.w	r2, r2, #512	@ 0x200
 8001dd6:	d078      	beq.n	8001eca <HAL_I2SEx_FullDuplex_IRQHandler+0x11e>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001dd8:	9a01      	ldr	r2, [sp, #4]
 8001dda:	0792      	lsls	r2, r2, #30
 8001ddc:	d51a      	bpl.n	8001e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
 8001dde:	9a03      	ldr	r2, [sp, #12]
 8001de0:	0611      	lsls	r1, r2, #24
 8001de2:	d517      	bpl.n	8001e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001de4:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001de6:	1c91      	adds	r1, r2, #2
 8001de8:	8812      	ldrh	r2, [r2, #0]
 8001dea:	6241      	str	r1, [r0, #36]	@ 0x24
 8001dec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001dee:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8001df0:	3a01      	subs	r2, #1
 8001df2:	b292      	uxth	r2, r2
 8001df4:	8542      	strh	r2, [r0, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001df6:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8001df8:	b292      	uxth	r2, r2
 8001dfa:	b95a      	cbnz	r2, 8001e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e02:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001e04:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	b923      	cbnz	r3, 8001e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001e10:	f7ff ffca 	bl	8001da8 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001e14:	9b00      	ldr	r3, [sp, #0]
 8001e16:	07da      	lsls	r2, r3, #31
 8001e18:	d51c      	bpl.n	8001e54 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
 8001e1a:	9b02      	ldr	r3, [sp, #8]
 8001e1c:	065b      	lsls	r3, r3, #25
 8001e1e:	d519      	bpl.n	8001e54 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001e20:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001e22:	6822      	ldr	r2, [r4, #0]
 8001e24:	1c98      	adds	r0, r3, #2
 8001e26:	68d1      	ldr	r1, [r2, #12]
 8001e28:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8001e2a:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8001e2c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001e34:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	b963      	cbnz	r3, 8001e54 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e3a:	6853      	ldr	r3, [r2, #4]
 8001e3c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001e40:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8001e42:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	b92b      	cbnz	r3, 8001e54 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001e4e:	4620      	mov	r0, r4
 8001e50:	f7ff ffaa 	bl	8001da8 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001e54:	9b00      	ldr	r3, [sp, #0]
 8001e56:	0658      	lsls	r0, r3, #25
 8001e58:	d51b      	bpl.n	8001e92 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
 8001e5a:	9b02      	ldr	r3, [sp, #8]
 8001e5c:	0699      	lsls	r1, r3, #26
 8001e5e:	d518      	bpl.n	8001e92 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e60:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e62:	4867      	ldr	r0, [pc, #412]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e64:	6851      	ldr	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e66:	4b67      	ldr	r3, [pc, #412]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e68:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e6c:	4282      	cmp	r2, r0
 8001e6e:	bf18      	it	ne
 8001e70:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e74:	6051      	str	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e76:	685a      	ldr	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001e78:	2101      	movs	r1, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e7a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e7e:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001e80:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e84:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001e86:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8001e8a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e8c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001e8e:	f7ff feef 	bl	8001c70 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001e92:	9b01      	ldr	r3, [sp, #4]
 8001e94:	071a      	lsls	r2, r3, #28
 8001e96:	d571      	bpl.n	8001f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8001e98:	9b03      	ldr	r3, [sp, #12]
 8001e9a:	069b      	lsls	r3, r3, #26
 8001e9c:	d56e      	bpl.n	8001f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e9e:	6822      	ldr	r2, [r4, #0]
 8001ea0:	4957      	ldr	r1, [pc, #348]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8001ea2:	4b58      	ldr	r3, [pc, #352]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8001ea4:	428a      	cmp	r2, r1
 8001ea6:	bf18      	it	ne
 8001ea8:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      hi2s->State = HAL_I2S_STATE_READY;
 8001eac:	f04f 0c01 	mov.w	ip, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001eb0:	6859      	ldr	r1, [r3, #4]
 8001eb2:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
 8001eb6:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001eb8:	6853      	ldr	r3, [r2, #4]
 8001eba:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001ebe:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001ec0:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ec4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	e050      	b.n	8001f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1c0>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001eca:	9b00      	ldr	r3, [sp, #0]
 8001ecc:	079a      	lsls	r2, r3, #30
 8001ece:	d502      	bpl.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
 8001ed0:	9b02      	ldr	r3, [sp, #8]
 8001ed2:	061b      	lsls	r3, r3, #24
 8001ed4:	d454      	bmi.n	8001f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001ed6:	9b01      	ldr	r3, [sp, #4]
 8001ed8:	07d8      	lsls	r0, r3, #31
 8001eda:	d502      	bpl.n	8001ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8001edc:	9b03      	ldr	r3, [sp, #12]
 8001ede:	0659      	lsls	r1, r3, #25
 8001ee0:	d469      	bmi.n	8001fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x20a>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001ee2:	9b01      	ldr	r3, [sp, #4]
 8001ee4:	065a      	lsls	r2, r3, #25
 8001ee6:	d522      	bpl.n	8001f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
 8001ee8:	9b03      	ldr	r3, [sp, #12]
 8001eea:	069b      	lsls	r3, r3, #26
 8001eec:	d51f      	bpl.n	8001f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001eee:	6823      	ldr	r3, [r4, #0]
 8001ef0:	4943      	ldr	r1, [pc, #268]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8001ef2:	4a44      	ldr	r2, [pc, #272]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8001ef4:	428b      	cmp	r3, r1
 8001ef6:	bf18      	it	ne
 8001ef8:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001efc:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001efe:	6851      	ldr	r1, [r2, #4]
 8001f00:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8001f04:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f0c:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001f0e:	9004      	str	r0, [sp, #16]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	9204      	str	r2, [sp, #16]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	9304      	str	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8001f18:	2101      	movs	r1, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001f1a:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8001f1c:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f20:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001f22:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8001f26:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f28:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001f2a:	f7ff fea1 	bl	8001c70 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001f2e:	9b00      	ldr	r3, [sp, #0]
 8001f30:	0718      	lsls	r0, r3, #28
 8001f32:	d523      	bpl.n	8001f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8001f34:	9b02      	ldr	r3, [sp, #8]
 8001f36:	0699      	lsls	r1, r3, #26
 8001f38:	d520      	bpl.n	8001f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f3a:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f3c:	4830      	ldr	r0, [pc, #192]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f3e:	6859      	ldr	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f40:	4a30      	ldr	r2, [pc, #192]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f42:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f46:	4283      	cmp	r3, r0
 8001f48:	bf18      	it	ne
 8001f4a:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f4e:	6059      	str	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f50:	6851      	ldr	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001f52:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f54:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8001f58:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001f5a:	9005      	str	r0, [sp, #20]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	9305      	str	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8001f60:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001f62:	9a05      	ldr	r2, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8001f64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001f68:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001f6a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6463      	str	r3, [r4, #68]	@ 0x44
}
 8001f72:	b006      	add	sp, #24
 8001f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 8001f78:	f7ff be7a 	b.w	8001c70 <HAL_I2S_ErrorCallback>
}
 8001f7c:	b006      	add	sp, #24
 8001f7e:	bd10      	pop	{r4, pc}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001f80:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001f82:	1c9a      	adds	r2, r3, #2
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	6242      	str	r2, [r0, #36]	@ 0x24
 8001f88:	60cb      	str	r3, [r1, #12]
  hi2s->TxXferCount--;
 8001f8a:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8001f92:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d19d      	bne.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f9a:	684b      	ldr	r3, [r1, #4]
 8001f9c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001fa0:	604b      	str	r3, [r1, #4]
    if (hi2s->RxXferCount == 0U)
 8001fa2:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d195      	bne.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
      hi2s->State = HAL_I2S_STATE_READY;
 8001faa:	2301      	movs	r3, #1
 8001fac:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001fb0:	f7ff fefa 	bl	8001da8 <HAL_I2SEx_TxRxCpltCallback>
 8001fb4:	e78f      	b.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001fb6:	6820      	ldr	r0, [r4, #0]
 8001fb8:	4911      	ldr	r1, [pc, #68]	@ (8002000 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8001fbc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001fbe:	4288      	cmp	r0, r1
 8001fc0:	bf18      	it	ne
 8001fc2:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 8001fc6:	1c98      	adds	r0, r3, #2
 8001fc8:	68d1      	ldr	r1, [r2, #12]
 8001fca:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8001fcc:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8001fce:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001fd6:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d181      	bne.n	8001ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001fde:	6853      	ldr	r3, [r2, #4]
 8001fe0:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001fe4:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8001fe6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f47f af79 	bne.w	8001ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001ff6:	4620      	mov	r0, r4
 8001ff8:	f7ff fed6 	bl	8001da8 <HAL_I2SEx_TxRxCpltCallback>
 8001ffc:	e771      	b.n	8001ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8001ffe:	bf00      	nop
 8002000:	40003800 	.word	0x40003800
 8002004:	40003400 	.word	0x40003400

08002008 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002008:	b570      	push	{r4, r5, r6, lr}
 800200a:	b082      	sub	sp, #8
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800200c:	b300      	cbz	r0, 8002050 <HAL_PCD_Init+0x48>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800200e:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
  USBx = hpcd->Instance;
 8002012:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002014:	4604      	mov	r4, r0
 8002016:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800201a:	2b00      	cmp	r3, #0
 800201c:	d05a      	beq.n	80020d4 <HAL_PCD_Init+0xcc>
 800201e:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002020:	2303      	movs	r3, #3

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002022:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002026:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  {
    hpcd->Init.dma_enable = 0U;
 800202a:	bf04      	itt	eq
 800202c:	2300      	moveq	r3, #0
 800202e:	71a3      	strbeq	r3, [r4, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002030:	f001 fbbc 	bl	80037ac <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002034:	7c23      	ldrb	r3, [r4, #16]
 8002036:	f88d 3000 	strb.w	r3, [sp]
 800203a:	1d25      	adds	r5, r4, #4
 800203c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8002040:	6820      	ldr	r0, [r4, #0]
 8002042:	f001 fae9 	bl	8003618 <USB_CoreInit>
 8002046:	4601      	mov	r1, r0
 8002048:	b130      	cbz	r0, 8002058 <HAL_PCD_Init+0x50>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800204a:	2302      	movs	r3, #2
 800204c:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8002050:	2501      	movs	r5, #1
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8002052:	4628      	mov	r0, r5
 8002054:	b002      	add	sp, #8
 8002056:	bd70      	pop	{r4, r5, r6, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002058:	6820      	ldr	r0, [r4, #0]
 800205a:	f001 fbaf 	bl	80037bc <USB_SetCurrentMode>
 800205e:	4601      	mov	r1, r0
 8002060:	2800      	cmp	r0, #0
 8002062:	d1f2      	bne.n	800204a <HAL_PCD_Init+0x42>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002064:	7926      	ldrb	r6, [r4, #4]
 8002066:	b306      	cbz	r6, 80020aa <HAL_PCD_Init+0xa2>
 8002068:	4623      	mov	r3, r4
 800206a:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800206c:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
 8002070:	7511      	strb	r1, [r2, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002072:	85d1      	strh	r1, [r2, #46]	@ 0x2e
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002074:	3101      	adds	r1, #1
 8002076:	42b1      	cmp	r1, r6
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002078:	e9c2 0007 	strd	r0, r0, [r2, #28]
    hpcd->IN_ep[i].is_in = 1U;
 800207c:	f882 c015 	strb.w	ip, [r2, #21]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002080:	7610      	strb	r0, [r2, #24]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002082:	f842 0f24 	str.w	r0, [r2, #36]!
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002086:	d1f3      	bne.n	8002070 <HAL_PCD_Init+0x68>
 8002088:	2100      	movs	r1, #0
    hpcd->OUT_ep[i].is_in = 0U;
 800208a:	460a      	mov	r2, r1
    hpcd->OUT_ep[i].num = i;
 800208c:	f883 1254 	strb.w	r1, [r3, #596]	@ 0x254
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002090:	3101      	adds	r1, #1
 8002092:	42b1      	cmp	r1, r6
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002094:	e9c3 2297 	strd	r2, r2, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].is_in = 0U;
 8002098:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800209c:	f883 2258 	strb.w	r2, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].xfer_len = 0U;
 80020a0:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020a4:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80020a8:	d1f0      	bne.n	800208c <HAL_PCD_Init+0x84>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020aa:	7c20      	ldrb	r0, [r4, #16]
 80020ac:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80020b0:	f88d 0000 	strb.w	r0, [sp]
 80020b4:	6820      	ldr	r0, [r4, #0]
 80020b6:	f001 fc07 	bl	80038c8 <USB_DevInit>
 80020ba:	4605      	mov	r5, r0
 80020bc:	2800      	cmp	r0, #0
 80020be:	d1c4      	bne.n	800204a <HAL_PCD_Init+0x42>
  hpcd->State = HAL_PCD_STATE_READY;
 80020c0:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 80020c2:	7460      	strb	r0, [r4, #17]
  (void)USB_DevDisconnect(hpcd->Instance);
 80020c4:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_READY;
 80020c6:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80020ca:	f001 ff99 	bl	8004000 <USB_DevDisconnect>
}
 80020ce:	4628      	mov	r0, r5
 80020d0:	b002      	add	sp, #8
 80020d2:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80020d4:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 80020d8:	f002 fff4 	bl	80050c4 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 80020dc:	6820      	ldr	r0, [r4, #0]
 80020de:	e79f      	b.n	8002020 <HAL_PCD_Init+0x18>

080020e0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020e0:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 80020e2:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 80020e6:	2b01      	cmp	r3, #1
{
 80020e8:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020ea:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80020ec:	d017      	beq.n	800211e <HAL_PCD_Start+0x3e>
 80020ee:	2301      	movs	r3, #1
 80020f0:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80020f4:	68c3      	ldr	r3, [r0, #12]
 80020f6:	065b      	lsls	r3, r3, #25
 80020f8:	d502      	bpl.n	8002100 <HAL_PCD_Start+0x20>
 80020fa:	7b63      	ldrb	r3, [r4, #13]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d009      	beq.n	8002114 <HAL_PCD_Start+0x34>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8002100:	f001 fb4c 	bl	800379c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002104:	6820      	ldr	r0, [r4, #0]
 8002106:	f001 ff6b 	bl	8003fe0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800210a:	2300      	movs	r3, #0
 800210c:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494

  return HAL_OK;
 8002110:	4618      	mov	r0, r3
}
 8002112:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002114:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800211a:	6383      	str	r3, [r0, #56]	@ 0x38
 800211c:	e7f0      	b.n	8002100 <HAL_PCD_Start+0x20>
  __HAL_LOCK(hpcd);
 800211e:	2002      	movs	r0, #2
}
 8002120:	bd10      	pop	{r4, pc}
 8002122:	bf00      	nop

08002124 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002128:	6806      	ldr	r6, [r0, #0]
{
 800212a:	b089      	sub	sp, #36	@ 0x24
 800212c:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800212e:	4630      	mov	r0, r6
 8002130:	f001 ffa4 	bl	800407c <USB_GetMode>
 8002134:	b110      	cbz	r0, 800213c <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
    }
  }
}
 8002136:	b009      	add	sp, #36	@ 0x24
 8002138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800213c:	4605      	mov	r5, r0
 800213e:	6820      	ldr	r0, [r4, #0]
 8002140:	f001 ff6e 	bl	8004020 <USB_ReadInterrupts>
 8002144:	2800      	cmp	r0, #0
 8002146:	d0f6      	beq.n	8002136 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002148:	f8d6 3808 	ldr.w	r3, [r6, #2056]	@ 0x808
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800214c:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800214e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002152:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
 8002156:	f506 6300 	add.w	r3, r6, #2048	@ 0x800
 800215a:	9303      	str	r3, [sp, #12]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800215c:	f001 ff60 	bl	8004020 <USB_ReadInterrupts>
 8002160:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002164:	6820      	ldr	r0, [r4, #0]
 8002166:	bf1e      	ittt	ne
 8002168:	6943      	ldrne	r3, [r0, #20]
 800216a:	f003 0302 	andne.w	r3, r3, #2
 800216e:	6143      	strne	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002170:	f001 ff56 	bl	8004020 <USB_ReadInterrupts>
 8002174:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002178:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800217a:	d014      	beq.n	80021a6 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800217c:	6983      	ldr	r3, [r0, #24]
 800217e:	f023 0310 	bic.w	r3, r3, #16
 8002182:	6183      	str	r3, [r0, #24]
      RegVal = USBx->GRXSTSP;
 8002184:	6a37      	ldr	r7, [r6, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002186:	f407 13f0 	and.w	r3, r7, #1966080	@ 0x1e0000
 800218a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800218e:	f007 080f 	and.w	r8, r7, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002192:	f000 82bb 	beq.w	800270c <HAL_PCD_IRQHandler+0x5e8>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002196:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800219a:	f000 8262 	beq.w	8002662 <HAL_PCD_IRQHandler+0x53e>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800219e:	6983      	ldr	r3, [r0, #24]
 80021a0:	f043 0310 	orr.w	r3, r3, #16
 80021a4:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80021a6:	f001 ff3b 	bl	8004020 <USB_ReadInterrupts>
 80021aa:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80021ae:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80021b0:	f040 81f6 	bne.w	80025a0 <HAL_PCD_IRQHandler+0x47c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80021b4:	f001 ff34 	bl	8004020 <USB_ReadInterrupts>
 80021b8:	0347      	lsls	r7, r0, #13
 80021ba:	f100 8151 	bmi.w	8002460 <HAL_PCD_IRQHandler+0x33c>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80021be:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80021c0:	f001 ff2e 	bl	8004020 <USB_ReadInterrupts>
 80021c4:	2800      	cmp	r0, #0
 80021c6:	f2c0 80c2 	blt.w	800234e <HAL_PCD_IRQHandler+0x22a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80021ca:	6820      	ldr	r0, [r4, #0]
 80021cc:	f001 ff28 	bl	8004020 <USB_ReadInterrupts>
 80021d0:	0502      	lsls	r2, r0, #20
 80021d2:	d47e      	bmi.n	80022d2 <HAL_PCD_IRQHandler+0x1ae>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80021d4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80021d6:	f001 ff23 	bl	8004020 <USB_ReadInterrupts>
 80021da:	04c7      	lsls	r7, r0, #19
 80021dc:	f100 80e1 	bmi.w	80023a2 <HAL_PCD_IRQHandler+0x27e>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80021e0:	6820      	ldr	r0, [r4, #0]
 80021e2:	f001 ff1d 	bl	8004020 <USB_ReadInterrupts>
 80021e6:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80021ea:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80021ec:	f040 80c2 	bne.w	8002374 <HAL_PCD_IRQHandler+0x250>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80021f0:	f001 ff16 	bl	8004020 <USB_ReadInterrupts>
 80021f4:	0700      	lsls	r0, r0, #28
 80021f6:	f100 812a 	bmi.w	800244e <HAL_PCD_IRQHandler+0x32a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80021fa:	6820      	ldr	r0, [r4, #0]
 80021fc:	f001 ff10 	bl	8004020 <USB_ReadInterrupts>
 8002200:	0601      	lsls	r1, r0, #24
 8002202:	d51d      	bpl.n	8002240 <HAL_PCD_IRQHandler+0x11c>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002204:	69b3      	ldr	r3, [r6, #24]
 8002206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800220a:	61b3      	str	r3, [r6, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800220c:	7923      	ldrb	r3, [r4, #4]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d916      	bls.n	8002240 <HAL_PCD_IRQHandler+0x11c>
 8002212:	4627      	mov	r7, r4
 8002214:	2501      	movs	r5, #1
 8002216:	e004      	b.n	8002222 <HAL_PCD_IRQHandler+0xfe>
 8002218:	3501      	adds	r5, #1
 800221a:	42ab      	cmp	r3, r5
 800221c:	f107 0724 	add.w	r7, r7, #36	@ 0x24
 8002220:	d90e      	bls.n	8002240 <HAL_PCD_IRQHandler+0x11c>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002222:	f897 227b 	ldrb.w	r2, [r7, #635]	@ 0x27b
 8002226:	2a01      	cmp	r2, #1
 8002228:	d1f6      	bne.n	8002218 <HAL_PCD_IRQHandler+0xf4>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800222a:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800222e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002232:	6820      	ldr	r0, [r4, #0]
 8002234:	f501 7115 	add.w	r1, r1, #596	@ 0x254
 8002238:	f001 fde4 	bl	8003e04 <USB_EPStopXfer>

  return ret;
 800223c:	7923      	ldrb	r3, [r4, #4]
 800223e:	e7eb      	b.n	8002218 <HAL_PCD_IRQHandler+0xf4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002240:	6820      	ldr	r0, [r4, #0]
 8002242:	f001 feed 	bl	8004020 <USB_ReadInterrupts>
 8002246:	02c2      	lsls	r2, r0, #11
 8002248:	d541      	bpl.n	80022ce <HAL_PCD_IRQHandler+0x1aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800224a:	7923      	ldrb	r3, [r4, #4]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d920      	bls.n	8002292 <HAL_PCD_IRQHandler+0x16e>
 8002250:	f506 6812 	add.w	r8, r6, #2336	@ 0x920
 8002254:	4627      	mov	r7, r4
 8002256:	2501      	movs	r5, #1
 8002258:	e006      	b.n	8002268 <HAL_PCD_IRQHandler+0x144>
 800225a:	3501      	adds	r5, #1
 800225c:	42ab      	cmp	r3, r5
 800225e:	f108 0820 	add.w	r8, r8, #32
 8002262:	f107 0724 	add.w	r7, r7, #36	@ 0x24
 8002266:	d914      	bls.n	8002292 <HAL_PCD_IRQHandler+0x16e>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002268:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800226c:	f8d8 1000 	ldr.w	r1, [r8]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002270:	2a01      	cmp	r2, #1
 8002272:	d1f2      	bne.n	800225a <HAL_PCD_IRQHandler+0x136>
 8002274:	2900      	cmp	r1, #0
 8002276:	daf0      	bge.n	800225a <HAL_PCD_IRQHandler+0x136>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002278:	2324      	movs	r3, #36	@ 0x24
 800227a:	f005 010f 	and.w	r1, r5, #15
 800227e:	fb03 4101 	mla	r1, r3, r1, r4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002282:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002284:	f887 203b 	strb.w	r2, [r7, #59]	@ 0x3b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002288:	3114      	adds	r1, #20
 800228a:	f001 fdbb 	bl	8003e04 <USB_EPStopXfer>
  return ret;
 800228e:	7923      	ldrb	r3, [r4, #4]
 8002290:	e7e3      	b.n	800225a <HAL_PCD_IRQHandler+0x136>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002292:	6820      	ldr	r0, [r4, #0]
 8002294:	6943      	ldr	r3, [r0, #20]
 8002296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800229a:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800229c:	f001 fec0 	bl	8004020 <USB_ReadInterrupts>
 80022a0:	0283      	lsls	r3, r0, #10
 80022a2:	d421      	bmi.n	80022e8 <HAL_PCD_IRQHandler+0x1c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80022a4:	6820      	ldr	r0, [r4, #0]
 80022a6:	f001 febb 	bl	8004020 <USB_ReadInterrupts>
 80022aa:	0040      	lsls	r0, r0, #1
 80022ac:	f100 80c6 	bmi.w	800243c <HAL_PCD_IRQHandler+0x318>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80022b0:	6820      	ldr	r0, [r4, #0]
 80022b2:	f001 feb5 	bl	8004020 <USB_ReadInterrupts>
 80022b6:	0741      	lsls	r1, r0, #29
 80022b8:	f57f af3d 	bpl.w	8002136 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 80022bc:	6823      	ldr	r3, [r4, #0]
 80022be:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80022c0:	076a      	lsls	r2, r5, #29
 80022c2:	f100 8244 	bmi.w	800274e <HAL_PCD_IRQHandler+0x62a>
      hpcd->Instance->GOTGINT |= RegVal;
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	432a      	orrs	r2, r5
 80022ca:	605a      	str	r2, [r3, #4]
 80022cc:	e733      	b.n	8002136 <HAL_PCD_IRQHandler+0x12>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80022ce:	6820      	ldr	r0, [r4, #0]
 80022d0:	e7e4      	b.n	800229c <HAL_PCD_IRQHandler+0x178>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80022d2:	9b03      	ldr	r3, [sp, #12]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	07db      	lsls	r3, r3, #31
 80022d8:	f100 8235 	bmi.w	8002746 <HAL_PCD_IRQHandler+0x622>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80022dc:	6820      	ldr	r0, [r4, #0]
 80022de:	6943      	ldr	r3, [r0, #20]
 80022e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022e4:	6143      	str	r3, [r0, #20]
 80022e6:	e776      	b.n	80021d6 <HAL_PCD_IRQHandler+0xb2>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022e8:	f894 c004 	ldrb.w	ip, [r4, #4]
 80022ec:	f1bc 0f01 	cmp.w	ip, #1
 80022f0:	d927      	bls.n	8002342 <HAL_PCD_IRQHandler+0x21e>
 80022f2:	f506 6232 	add.w	r2, r6, #2848	@ 0xb20
 80022f6:	4623      	mov	r3, r4
 80022f8:	2101      	movs	r1, #1
 80022fa:	e003      	b.n	8002304 <HAL_PCD_IRQHandler+0x1e0>
 80022fc:	4561      	cmp	r1, ip
 80022fe:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8002302:	d01e      	beq.n	8002342 <HAL_PCD_IRQHandler+0x21e>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002304:	f893 027c 	ldrb.w	r0, [r3, #636]	@ 0x27c
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002308:	6815      	ldr	r5, [r2, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800230a:	2801      	cmp	r0, #1
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800230c:	f101 0101 	add.w	r1, r1, #1
 8002310:	f102 0220 	add.w	r2, r2, #32
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002314:	d1f2      	bne.n	80022fc <HAL_PCD_IRQHandler+0x1d8>
 8002316:	2d00      	cmp	r5, #0
 8002318:	daf0      	bge.n	80022fc <HAL_PCD_IRQHandler+0x1d8>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800231a:	f8d4 74d4 	ldr.w	r7, [r4, #1236]	@ 0x4d4
 800231e:	ea87 4715 	eor.w	r7, r7, r5, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002322:	07ff      	lsls	r7, r7, #31
 8002324:	d4ea      	bmi.n	80022fc <HAL_PCD_IRQHandler+0x1d8>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002326:	f883 027b 	strb.w	r0, [r3, #635]	@ 0x27b
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800232a:	69b0      	ldr	r0, [r6, #24]
 800232c:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 8002330:	61b0      	str	r0, [r6, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002332:	6970      	ldr	r0, [r6, #20]
 8002334:	0605      	lsls	r5, r0, #24
 8002336:	d4e1      	bmi.n	80022fc <HAL_PCD_IRQHandler+0x1d8>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002338:	9a03      	ldr	r2, [sp, #12]
 800233a:	6853      	ldr	r3, [r2, #4]
 800233c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002340:	6053      	str	r3, [r2, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002342:	6820      	ldr	r0, [r4, #0]
 8002344:	6943      	ldr	r3, [r0, #20]
 8002346:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800234a:	6143      	str	r3, [r0, #20]
 800234c:	e7ab      	b.n	80022a6 <HAL_PCD_IRQHandler+0x182>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800234e:	9a03      	ldr	r2, [sp, #12]
 8002350:	6853      	ldr	r3, [r2, #4]
 8002352:	f023 0301 	bic.w	r3, r3, #1
 8002356:	6053      	str	r3, [r2, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002358:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800235c:	2b01      	cmp	r3, #1
 800235e:	f000 8179 	beq.w	8002654 <HAL_PCD_IRQHandler+0x530>
        HAL_PCD_ResumeCallback(hpcd);
 8002362:	4620      	mov	r0, r4
 8002364:	f002 ff46 	bl	80051f4 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002368:	6820      	ldr	r0, [r4, #0]
 800236a:	6943      	ldr	r3, [r0, #20]
 800236c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002370:	6143      	str	r3, [r0, #20]
 8002372:	e72b      	b.n	80021cc <HAL_PCD_IRQHandler+0xa8>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002374:	f001 fe86 	bl	8004084 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002378:	6820      	ldr	r0, [r4, #0]
 800237a:	f001 fb7f 	bl	8003a7c <USB_GetDevSpeed>
 800237e:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002380:	6825      	ldr	r5, [r4, #0]
 8002382:	f000 fe9d 	bl	80030c0 <HAL_RCC_GetHCLKFreq>
 8002386:	79e2      	ldrb	r2, [r4, #7]
 8002388:	4601      	mov	r1, r0
 800238a:	4628      	mov	r0, r5
 800238c:	f001 f98c 	bl	80036a8 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8002390:	4620      	mov	r0, r4
 8002392:	f002 ff01 	bl	8005198 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002396:	6820      	ldr	r0, [r4, #0]
 8002398:	6943      	ldr	r3, [r0, #20]
 800239a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800239e:	6143      	str	r3, [r0, #20]
 80023a0:	e726      	b.n	80021f0 <HAL_PCD_IRQHandler+0xcc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80023a2:	9a03      	ldr	r2, [sp, #12]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80023a4:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80023a6:	6853      	ldr	r3, [r2, #4]
 80023a8:	f023 0301 	bic.w	r3, r3, #1
 80023ac:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80023ae:	2110      	movs	r1, #16
 80023b0:	f001 fa3c 	bl	800382c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023b4:	7920      	ldrb	r0, [r4, #4]
 80023b6:	b1d8      	cbz	r0, 80023f0 <HAL_PCD_IRQHandler+0x2cc>
 80023b8:	f506 6310 	add.w	r3, r6, #2304	@ 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80023bc:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 80023c0:	6099      	str	r1, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023c8:	601a      	str	r2, [r3, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80023ca:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80023ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80023d2:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023da:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023de:	3501      	adds	r5, #1
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023e0:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023e4:	4285      	cmp	r5, r0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023ea:	f103 0320 	add.w	r3, r3, #32
 80023ee:	d1e7      	bne.n	80023c0 <HAL_PCD_IRQHandler+0x29c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80023f0:	9a03      	ldr	r2, [sp, #12]
 80023f2:	69d3      	ldr	r3, [r2, #28]
 80023f4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80023f8:	61d3      	str	r3, [r2, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80023fa:	7be3      	ldrb	r3, [r4, #15]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f040 811d 	bne.w	800263c <HAL_PCD_IRQHandler+0x518>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002402:	9a03      	ldr	r2, [sp, #12]
 8002404:	6953      	ldr	r3, [r2, #20]
 8002406:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800240a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800240e:	6153      	str	r3, [r2, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002410:	6913      	ldr	r3, [r2, #16]
 8002412:	f043 030b 	orr.w	r3, r3, #11
 8002416:	6113      	str	r3, [r2, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002418:	f8d6 3800 	ldr.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800241c:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800241e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002422:	f8c6 3800 	str.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002426:	79a1      	ldrb	r1, [r4, #6]
 8002428:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800242c:	f001 fe3a 	bl	80040a4 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002430:	6820      	ldr	r0, [r4, #0]
 8002432:	6943      	ldr	r3, [r0, #20]
 8002434:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002438:	6143      	str	r3, [r0, #20]
 800243a:	e6d2      	b.n	80021e2 <HAL_PCD_IRQHandler+0xbe>
      HAL_PCD_ConnectCallback(hpcd);
 800243c:	4620      	mov	r0, r4
 800243e:	f002 fee5 	bl	800520c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002442:	6820      	ldr	r0, [r4, #0]
 8002444:	6943      	ldr	r3, [r0, #20]
 8002446:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800244a:	6143      	str	r3, [r0, #20]
 800244c:	e731      	b.n	80022b2 <HAL_PCD_IRQHandler+0x18e>
      HAL_PCD_SOFCallback(hpcd);
 800244e:	4620      	mov	r0, r4
 8002450:	f002 fe9e 	bl	8005190 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002454:	6820      	ldr	r0, [r4, #0]
 8002456:	6943      	ldr	r3, [r0, #20]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	6143      	str	r3, [r0, #20]
 800245e:	e6cd      	b.n	80021fc <HAL_PCD_IRQHandler+0xd8>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002460:	6820      	ldr	r0, [r4, #0]
 8002462:	f001 fde9 	bl	8004038 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 8002466:	4681      	mov	r9, r0
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002468:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800246a:	f1b9 0f00 	cmp.w	r9, #0
 800246e:	f43f aea7 	beq.w	80021c0 <HAL_PCD_IRQHandler+0x9c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002472:	e9cd 6504 	strd	r6, r5, [sp, #16]
 8002476:	f506 6710 	add.w	r7, r6, #2304	@ 0x900
 800247a:	46a0      	mov	r8, r4
      epnum = 0U;
 800247c:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002480:	4606      	mov	r6, r0
 8002482:	e009      	b.n	8002498 <HAL_PCD_IRQHandler+0x374>
      while (ep_intr != 0U)
 8002484:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8002488:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 800248c:	f108 0824 	add.w	r8, r8, #36	@ 0x24
 8002490:	f107 0720 	add.w	r7, r7, #32
 8002494:	f000 80f8 	beq.w	8002688 <HAL_PCD_IRQHandler+0x564>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002498:	f019 0f01 	tst.w	r9, #1
 800249c:	d0f2      	beq.n	8002484 <HAL_PCD_IRQHandler+0x360>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800249e:	fa5f fb8a 	uxtb.w	fp, sl
 80024a2:	4659      	mov	r1, fp
 80024a4:	4630      	mov	r0, r6
 80024a6:	f001 fdd9 	bl	800405c <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80024aa:	07c1      	lsls	r1, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024ac:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80024ae:	d512      	bpl.n	80024d6 <HAL_PCD_IRQHandler+0x3b2>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80024b0:	9803      	ldr	r0, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80024b2:	2101      	movs	r1, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80024b4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80024b6:	f00a 020f 	and.w	r2, sl, #15
 80024ba:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80024be:	ea23 0302 	bic.w	r3, r3, r2
 80024c2:	6343      	str	r3, [r0, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80024c4:	60b9      	str	r1, [r7, #8]
            if (hpcd->Init.dma_enable == 1U)
 80024c6:	79a1      	ldrb	r1, [r4, #6]
 80024c8:	2901      	cmp	r1, #1
 80024ca:	f000 8145 	beq.w	8002758 <HAL_PCD_IRQHandler+0x634>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80024ce:	4659      	mov	r1, fp
 80024d0:	4620      	mov	r0, r4
 80024d2:	f002 fe53 	bl	800517c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80024d6:	072a      	lsls	r2, r5, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80024d8:	bf44      	itt	mi
 80024da:	2308      	movmi	r3, #8
 80024dc:	60bb      	strmi	r3, [r7, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80024de:	06eb      	lsls	r3, r5, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80024e0:	bf44      	itt	mi
 80024e2:	2310      	movmi	r3, #16
 80024e4:	60bb      	strmi	r3, [r7, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80024e6:	066e      	lsls	r6, r5, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80024e8:	bf44      	itt	mi
 80024ea:	2340      	movmi	r3, #64	@ 0x40
 80024ec:	60bb      	strmi	r3, [r7, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80024ee:	07a8      	lsls	r0, r5, #30
 80024f0:	f100 8101 	bmi.w	80026f6 <HAL_PCD_IRQHandler+0x5d2>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80024f4:	0629      	lsls	r1, r5, #24
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024f6:	6826      	ldr	r6, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80024f8:	d5c4      	bpl.n	8002484 <HAL_PCD_IRQHandler+0x360>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 80024fa:	e9d8 5309 	ldrd	r5, r3, [r8, #36]	@ 0x24
 80024fe:	42ab      	cmp	r3, r5
 8002500:	d8c0      	bhi.n	8002484 <HAL_PCD_IRQHandler+0x360>
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002502:	f506 6110 	add.w	r1, r6, #2304	@ 0x900
  if (len > ep->maxpacket)
 8002506:	f8d8 001c 	ldr.w	r0, [r8, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800250a:	9607      	str	r6, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800250c:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len = ep->xfer_len - ep->xfer_count;
 8002510:	eba5 0c03 	sub.w	ip, r5, r3
  if (len > ep->maxpacket)
 8002514:	4584      	cmp	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002516:	698a      	ldr	r2, [r1, #24]
  if (len > ep->maxpacket)
 8002518:	bf28      	it	cs
 800251a:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800251c:	fa1f fe82 	uxth.w	lr, r2
  len32b = (len + 3U) / 4U;
 8002520:	f10c 0c03 	add.w	ip, ip, #3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002524:	ebbe 0f9c 	cmp.w	lr, ip, lsr #2
 8002528:	f0c0 814d 	bcc.w	80027c6 <HAL_PCD_IRQHandler+0x6a2>
 800252c:	f8cd a018 	str.w	sl, [sp, #24]
 8002530:	468a      	mov	sl, r1
 8002532:	e021      	b.n	8002578 <HAL_PCD_IRQHandler+0x454>
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;

    if (len > ep->maxpacket)
 8002534:	f8d8 301c 	ldr.w	r3, [r8, #28]
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002538:	f8d8 1020 	ldr.w	r1, [r8, #32]
    if (len > ep->maxpacket)
 800253c:	429d      	cmp	r5, r3
 800253e:	bf28      	it	cs
 8002540:	461d      	movcs	r5, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002542:	79a3      	ldrb	r3, [r4, #6]
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	465a      	mov	r2, fp
 8002548:	b2ab      	uxth	r3, r5
 800254a:	4630      	mov	r0, r6
 800254c:	f001 fca4 	bl	8003e98 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8002550:	f8d8 3020 	ldr.w	r3, [r8, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002554:	f8da 2018 	ldr.w	r2, [sl, #24]
    ep->xfer_buff  += len;
 8002558:	442b      	add	r3, r5
 800255a:	f8c8 3020 	str.w	r3, [r8, #32]
    ep->xfer_count += len;
 800255e:	f8d8 3028 	ldr.w	r3, [r8, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002562:	b292      	uxth	r2, r2
    ep->xfer_count += len;
 8002564:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 8002566:	3503      	adds	r5, #3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002568:	ebb2 0f95 	cmp.w	r2, r5, lsr #2
    ep->xfer_count += len;
 800256c:	f8c8 3028 	str.w	r3, [r8, #40]	@ 0x28
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002570:	f0c0 8124 	bcc.w	80027bc <HAL_PCD_IRQHandler+0x698>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002574:	f8d8 5024 	ldr.w	r5, [r8, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002578:	429d      	cmp	r5, r3
    len = ep->xfer_len - ep->xfer_count;
 800257a:	eba5 0503 	sub.w	r5, r5, r3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800257e:	d8d9      	bhi.n	8002534 <HAL_PCD_IRQHandler+0x410>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002580:	f8dd a018 	ldr.w	sl, [sp, #24]
 8002584:	6826      	ldr	r6, [r4, #0]
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002586:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002588:	f00a 050f 	and.w	r5, sl, #15
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800258c:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002590:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002592:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002596:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002598:	ea23 0302 	bic.w	r3, r3, r2
 800259c:	634b      	str	r3, [r1, #52]	@ 0x34
 800259e:	e771      	b.n	8002484 <HAL_PCD_IRQHandler+0x360>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025a0:	f001 fd42 	bl	8004028 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 80025a4:	4607      	mov	r7, r0
 80025a6:	6820      	ldr	r0, [r4, #0]
 80025a8:	2f00      	cmp	r7, #0
 80025aa:	f43f ae03 	beq.w	80021b4 <HAL_PCD_IRQHandler+0x90>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80025ae:	9504      	str	r5, [sp, #16]
 80025b0:	f506 6830 	add.w	r8, r6, #2816	@ 0xb00
 80025b4:	46a3      	mov	fp, r4
      epnum = 0U;
 80025b6:	f04f 0a00 	mov.w	sl, #0
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80025ba:	4625      	mov	r5, r4
 80025bc:	e007      	b.n	80025ce <HAL_PCD_IRQHandler+0x4aa>
      while (ep_intr != 0U)
 80025be:	087f      	lsrs	r7, r7, #1
        epnum++;
 80025c0:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 80025c4:	f108 0820 	add.w	r8, r8, #32
 80025c8:	f10b 0b24 	add.w	fp, fp, #36	@ 0x24
 80025cc:	d060      	beq.n	8002690 <HAL_PCD_IRQHandler+0x56c>
        if ((ep_intr & 0x1U) != 0U)
 80025ce:	07fc      	lsls	r4, r7, #31
 80025d0:	d5f5      	bpl.n	80025be <HAL_PCD_IRQHandler+0x49a>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025d2:	fa5f f48a 	uxtb.w	r4, sl
 80025d6:	4621      	mov	r1, r4
 80025d8:	f001 fd36 	bl	8004048 <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025dc:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025e0:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025e2:	d169      	bne.n	80026b8 <HAL_PCD_IRQHandler+0x594>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80025e4:	f019 0f08 	tst.w	r9, #8
 80025e8:	d155      	bne.n	8002696 <HAL_PCD_IRQHandler+0x572>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80025ea:	f019 0f10 	tst.w	r9, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80025ee:	bf1c      	itt	ne
 80025f0:	2210      	movne	r2, #16
 80025f2:	f8c8 2008 	strne.w	r2, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80025f6:	f019 0f02 	tst.w	r9, #2
 80025fa:	d00f      	beq.n	800261c <HAL_PCD_IRQHandler+0x4f8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80025fc:	6972      	ldr	r2, [r6, #20]
 80025fe:	0610      	lsls	r0, r2, #24
 8002600:	d504      	bpl.n	800260c <HAL_PCD_IRQHandler+0x4e8>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002602:	9b03      	ldr	r3, [sp, #12]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800260a:	605a      	str	r2, [r3, #4]
            if (ep->is_iso_incomplete == 1U)
 800260c:	f89b 2257 	ldrb.w	r2, [fp, #599]	@ 0x257
 8002610:	2a01      	cmp	r2, #1
 8002612:	f000 80dc 	beq.w	80027ce <HAL_PCD_IRQHandler+0x6aa>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002616:	2302      	movs	r3, #2
 8002618:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800261c:	f019 0f20 	tst.w	r9, #32
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002620:	bf1c      	itt	ne
 8002622:	2320      	movne	r3, #32
 8002624:	f8c8 3008 	strne.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002628:	f419 5f00 	tst.w	r9, #8192	@ 0x2000
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800262c:	bf18      	it	ne
 800262e:	f44f 5300 	movne.w	r3, #8192	@ 0x2000
 8002632:	6828      	ldr	r0, [r5, #0]
 8002634:	bf18      	it	ne
 8002636:	f8c8 3008 	strne.w	r3, [r8, #8]
 800263a:	e7c0      	b.n	80025be <HAL_PCD_IRQHandler+0x49a>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800263c:	9a03      	ldr	r2, [sp, #12]
 800263e:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
 8002642:	f043 030b 	orr.w	r3, r3, #11
 8002646:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800264a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800264c:	f043 030b 	orr.w	r3, r3, #11
 8002650:	6453      	str	r3, [r2, #68]	@ 0x44
 8002652:	e6e1      	b.n	8002418 <HAL_PCD_IRQHandler+0x2f4>
        hpcd->LPM_State = LPM_L0;
 8002654:	2100      	movs	r1, #0
 8002656:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800265a:	4620      	mov	r0, r4
 800265c:	f000 fa7a 	bl	8002b54 <HAL_PCDEx_LPM_Callback>
 8002660:	e682      	b.n	8002368 <HAL_PCD_IRQHandler+0x244>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002662:	2208      	movs	r2, #8
 8002664:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8002668:	4630      	mov	r0, r6
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800266a:	eb08 08c8 	add.w	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800266e:	f001 fc29 	bl	8003ec4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002672:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 8002676:	f3c7 130a 	ubfx	r3, r7, #4, #11
 800267a:	f8d2 1268 	ldr.w	r1, [r2, #616]	@ 0x268
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800267e:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002680:	440b      	add	r3, r1
 8002682:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8002686:	e58a      	b.n	800219e <HAL_PCD_IRQHandler+0x7a>
 8002688:	4630      	mov	r0, r6
 800268a:	9d05      	ldr	r5, [sp, #20]
 800268c:	9e04      	ldr	r6, [sp, #16]
 800268e:	e597      	b.n	80021c0 <HAL_PCD_IRQHandler+0x9c>
 8002690:	462c      	mov	r4, r5
 8002692:	9d04      	ldr	r5, [sp, #16]
 8002694:	e58e      	b.n	80021b4 <HAL_PCD_IRQHandler+0x90>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002696:	6829      	ldr	r1, [r5, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002698:	2208      	movs	r2, #8
 800269a:	f8c8 2008 	str.w	r2, [r8, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800269e:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026a0:	f501 6230 	add.w	r2, r1, #2816	@ 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026a4:	496b      	ldr	r1, [pc, #428]	@ (8002854 <HAL_PCD_IRQHandler+0x730>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026a6:	eb02 124a 	add.w	r2, r2, sl, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026aa:	4288      	cmp	r0, r1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026ac:	6893      	ldr	r3, [r2, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026ae:	d866      	bhi.n	800277e <HAL_PCD_IRQHandler+0x65a>

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80026b0:	4628      	mov	r0, r5
 80026b2:	f002 fd53 	bl	800515c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80026b6:	e798      	b.n	80025ea <HAL_PCD_IRQHandler+0x4c6>
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026b8:	6828      	ldr	r0, [r5, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026ba:	2201      	movs	r2, #1
 80026bc:	f8c8 2008 	str.w	r2, [r8, #8]
  if (hpcd->Init.dma_enable == 1U)
 80026c0:	79a9      	ldrb	r1, [r5, #6]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80026c2:	f8d0 e040 	ldr.w	lr, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026c6:	f500 6230 	add.w	r2, r0, #2816	@ 0xb00
 80026ca:	eb02 124a 	add.w	r2, r2, sl, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 80026ce:	2901      	cmp	r1, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026d0:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 80026d2:	d066      	beq.n	80027a2 <HAL_PCD_IRQHandler+0x67e>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80026d4:	4960      	ldr	r1, [pc, #384]	@ (8002858 <HAL_PCD_IRQHandler+0x734>)
 80026d6:	458e      	cmp	lr, r1
 80026d8:	f000 8081 	beq.w	80027de <HAL_PCD_IRQHandler+0x6ba>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80026dc:	f1ba 0f00 	cmp.w	sl, #0
 80026e0:	d104      	bne.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
 80026e2:	f8d5 2264 	ldr.w	r2, [r5, #612]	@ 0x264
 80026e6:	2a00      	cmp	r2, #0
 80026e8:	f000 80a7 	beq.w	800283a <HAL_PCD_IRQHandler+0x716>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026ec:	4621      	mov	r1, r4
 80026ee:	4628      	mov	r0, r5
 80026f0:	f002 fd3a 	bl	8005168 <HAL_PCD_DataOutStageCallback>
 80026f4:	e776      	b.n	80025e4 <HAL_PCD_IRQHandler+0x4c0>
            (void)USB_FlushTxFifo(USBx, epnum);
 80026f6:	9804      	ldr	r0, [sp, #16]
 80026f8:	4651      	mov	r1, sl
 80026fa:	f001 f897 	bl	800382c <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 80026fe:	f898 3017 	ldrb.w	r3, [r8, #23]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d072      	beq.n	80027ec <HAL_PCD_IRQHandler+0x6c8>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002706:	2302      	movs	r3, #2
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	e6f3      	b.n	80024f4 <HAL_PCD_IRQHandler+0x3d0>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800270c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002710:	421f      	tst	r7, r3
 8002712:	f43f ad44 	beq.w	800219e <HAL_PCD_IRQHandler+0x7a>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002716:	eb08 08c8 	add.w	r8, r8, r8, lsl #3
 800271a:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 800271e:	f3c7 120a 	ubfx	r2, r7, #4, #11
 8002722:	f8d8 1260 	ldr.w	r1, [r8, #608]	@ 0x260
 8002726:	4630      	mov	r0, r6
 8002728:	4617      	mov	r7, r2
 800272a:	f001 fbcb 	bl	8003ec4 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800272e:	f8d8 3260 	ldr.w	r3, [r8, #608]	@ 0x260
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002732:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002734:	443b      	add	r3, r7
 8002736:	f8c8 3260 	str.w	r3, [r8, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800273a:	f8d8 3268 	ldr.w	r3, [r8, #616]	@ 0x268
 800273e:	443b      	add	r3, r7
 8002740:	f8c8 3268 	str.w	r3, [r8, #616]	@ 0x268
 8002744:	e52b      	b.n	800219e <HAL_PCD_IRQHandler+0x7a>
        HAL_PCD_SuspendCallback(hpcd);
 8002746:	4620      	mov	r0, r4
 8002748:	f002 fd3c 	bl	80051c4 <HAL_PCD_SuspendCallback>
 800274c:	e5c6      	b.n	80022dc <HAL_PCD_IRQHandler+0x1b8>
        HAL_PCD_DisconnectCallback(hpcd);
 800274e:	4620      	mov	r0, r4
 8002750:	f002 fd60 	bl	8005214 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	e5b6      	b.n	80022c6 <HAL_PCD_IRQHandler+0x1a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002758:	e9d8 2307 	ldrd	r2, r3, [r8, #28]
 800275c:	4413      	add	r3, r2
 800275e:	f8c8 3020 	str.w	r3, [r8, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002762:	f1ba 0f00 	cmp.w	sl, #0
 8002766:	f47f aeb2 	bne.w	80024ce <HAL_PCD_IRQHandler+0x3aa>
 800276a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800276c:	2b00      	cmp	r3, #0
 800276e:	f47f aeae 	bne.w	80024ce <HAL_PCD_IRQHandler+0x3aa>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002772:	6820      	ldr	r0, [r4, #0]
 8002774:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002778:	f001 fc94 	bl	80040a4 <USB_EP0_OutStart>
 800277c:	e6a7      	b.n	80024ce <HAL_PCD_IRQHandler+0x3aa>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800277e:	041b      	lsls	r3, r3, #16
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002780:	bf44      	itt	mi
 8002782:	f44f 4100 	movmi.w	r1, #32768	@ 0x8000
 8002786:	6091      	strmi	r1, [r2, #8]
  HAL_PCD_SetupStageCallback(hpcd);
 8002788:	4628      	mov	r0, r5
 800278a:	f002 fce7 	bl	800515c <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800278e:	79a9      	ldrb	r1, [r5, #6]
 8002790:	2901      	cmp	r1, #1
 8002792:	f47f af2a 	bne.w	80025ea <HAL_PCD_IRQHandler+0x4c6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002796:	6828      	ldr	r0, [r5, #0]
 8002798:	f205 429c 	addw	r2, r5, #1180	@ 0x49c
 800279c:	f001 fc82 	bl	80040a4 <USB_EP0_OutStart>
 80027a0:	e723      	b.n	80025ea <HAL_PCD_IRQHandler+0x4c6>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80027a2:	0719      	lsls	r1, r3, #28
 80027a4:	d52a      	bpl.n	80027fc <HAL_PCD_IRQHandler+0x6d8>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027a6:	492b      	ldr	r1, [pc, #172]	@ (8002854 <HAL_PCD_IRQHandler+0x730>)
 80027a8:	458e      	cmp	lr, r1
 80027aa:	f67f af1b 	bls.w	80025e4 <HAL_PCD_IRQHandler+0x4c0>
 80027ae:	0418      	lsls	r0, r3, #16
 80027b0:	f57f af18 	bpl.w	80025e4 <HAL_PCD_IRQHandler+0x4c0>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80027b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027b8:	6091      	str	r1, [r2, #8]
 80027ba:	e713      	b.n	80025e4 <HAL_PCD_IRQHandler+0x4c0>
  if (ep->xfer_len <= ep->xfer_count)
 80027bc:	f8dd a018 	ldr.w	sl, [sp, #24]
 80027c0:	f8d8 5024 	ldr.w	r5, [r8, #36]	@ 0x24
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80027c4:	6826      	ldr	r6, [r4, #0]
  if (ep->xfer_len <= ep->xfer_count)
 80027c6:	42ab      	cmp	r3, r5
 80027c8:	f4ff ae5c 	bcc.w	8002484 <HAL_PCD_IRQHandler+0x360>
 80027cc:	e6db      	b.n	8002586 <HAL_PCD_IRQHandler+0x462>
              ep->is_iso_incomplete = 0U;
 80027ce:	2200      	movs	r2, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80027d0:	4621      	mov	r1, r4
              ep->is_iso_incomplete = 0U;
 80027d2:	f88b 2257 	strb.w	r2, [fp, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80027d6:	4628      	mov	r0, r5
 80027d8:	f002 fd10 	bl	80051fc <HAL_PCD_ISOOUTIncompleteCallback>
 80027dc:	e71b      	b.n	8002616 <HAL_PCD_IRQHandler+0x4f2>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80027de:	0418      	lsls	r0, r3, #16
 80027e0:	d4e8      	bmi.n	80027b4 <HAL_PCD_IRQHandler+0x690>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80027e2:	0699      	lsls	r1, r3, #26
 80027e4:	d582      	bpl.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027e6:	2120      	movs	r1, #32
 80027e8:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80027ea:	e77f      	b.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
              ep->is_iso_incomplete = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	f888 3017 	strb.w	r3, [r8, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80027f2:	4659      	mov	r1, fp
 80027f4:	4620      	mov	r0, r4
 80027f6:	f002 fd05 	bl	8005204 <HAL_PCD_ISOINIncompleteCallback>
 80027fa:	e784      	b.n	8002706 <HAL_PCD_IRQHandler+0x5e2>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80027fc:	0699      	lsls	r1, r3, #26
 80027fe:	d502      	bpl.n	8002806 <HAL_PCD_IRQHandler+0x6e2>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002800:	2120      	movs	r1, #32
 8002802:	6091      	str	r1, [r2, #8]
 8002804:	e6ee      	b.n	80025e4 <HAL_PCD_IRQHandler+0x4c0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002806:	4913      	ldr	r1, [pc, #76]	@ (8002854 <HAL_PCD_IRQHandler+0x730>)
 8002808:	458e      	cmp	lr, r1
 800280a:	d901      	bls.n	8002810 <HAL_PCD_IRQHandler+0x6ec>
 800280c:	041b      	lsls	r3, r3, #16
 800280e:	d4d1      	bmi.n	80027b4 <HAL_PCD_IRQHandler+0x690>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002810:	6911      	ldr	r1, [r2, #16]
 8002812:	f8db 2274 	ldr.w	r2, [fp, #628]	@ 0x274
 8002816:	f3c1 0112 	ubfx	r1, r1, #0, #19
 800281a:	1a52      	subs	r2, r2, r1
 800281c:	f8cb 2268 	str.w	r2, [fp, #616]	@ 0x268
        if (epnum == 0U)
 8002820:	f1ba 0f00 	cmp.w	sl, #0
 8002824:	f47f af62 	bne.w	80026ec <HAL_PCD_IRQHandler+0x5c8>
          if (ep->xfer_len == 0U)
 8002828:	f8d5 1264 	ldr.w	r1, [r5, #612]	@ 0x264
 800282c:	b159      	cbz	r1, 8002846 <HAL_PCD_IRQHandler+0x722>
            ep->xfer_buff += ep->xfer_count;
 800282e:	f8d5 1260 	ldr.w	r1, [r5, #608]	@ 0x260
 8002832:	4411      	add	r1, r2
 8002834:	f8c5 1260 	str.w	r1, [r5, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002838:	e758      	b.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800283a:	f205 429c 	addw	r2, r5, #1180	@ 0x49c
 800283e:	4651      	mov	r1, sl
 8002840:	f001 fc30 	bl	80040a4 <USB_EP0_OutStart>
 8002844:	e752      	b.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002846:	f205 429c 	addw	r2, r5, #1180	@ 0x49c
 800284a:	2101      	movs	r1, #1
 800284c:	f001 fc2a 	bl	80040a4 <USB_EP0_OutStart>
 8002850:	e74c      	b.n	80026ec <HAL_PCD_IRQHandler+0x5c8>
 8002852:	bf00      	nop
 8002854:	4f54300a 	.word	0x4f54300a
 8002858:	4f54310a 	.word	0x4f54310a

0800285c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800285c:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8002860:	2a01      	cmp	r2, #1
 8002862:	d00d      	beq.n	8002880 <HAL_PCD_SetAddress+0x24>
{
 8002864:	b510      	push	{r4, lr}
 8002866:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002868:	2201      	movs	r2, #1
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800286a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800286c:	f884 2494 	strb.w	r2, [r4, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002870:	7461      	strb	r1, [r4, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002872:	f001 fba5 	bl	8003fc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002876:	2300      	movs	r3, #0
 8002878:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  return HAL_OK;
 800287c:	4618      	mov	r0, r3
}
 800287e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002880:	2002      	movs	r0, #2
}
 8002882:	4770      	bx	lr

08002884 <HAL_PCD_EP_Open>:
{
 8002884:	b510      	push	{r4, lr}
 8002886:	f001 0e0f 	and.w	lr, r1, #15
 800288a:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  if ((ep_addr & 0x80U) == 0x80U)
 800288e:	0609      	lsls	r1, r1, #24
{
 8002890:	4604      	mov	r4, r0
 8002892:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8002896:	d427      	bmi.n	80028e8 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002898:	f50c 7115 	add.w	r1, ip, #596	@ 0x254
 800289c:	4401      	add	r1, r0
    ep->is_in = 0U;
 800289e:	eb0e 00ce 	add.w	r0, lr, lr, lsl #3
 80028a2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80028a6:	f04f 0c00 	mov.w	ip, #0
 80028aa:	f880 c255 	strb.w	ip, [r0, #597]	@ 0x255
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80028ae:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80028b2:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 80028b4:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028b6:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 80028ba:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 80028bc:	b10a      	cbz	r2, 80028c2 <HAL_PCD_EP_Open+0x3e>
    ep->tx_fifo_num = ep->num;
 80028be:	f8a1 e01a 	strh.w	lr, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 80028c2:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 80028c4:	bf04      	itt	eq
 80028c6:	2300      	moveq	r3, #0
 80028c8:	714b      	strbeq	r3, [r1, #5]
  __HAL_LOCK(hpcd);
 80028ca:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d016      	beq.n	8002900 <HAL_PCD_EP_Open+0x7c>
 80028d2:	2301      	movs	r3, #1
 80028d4:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80028d8:	6820      	ldr	r0, [r4, #0]
 80028da:	f001 f8db 	bl	8003a94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028de:	2300      	movs	r3, #0
 80028e0:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  return ret;
 80028e4:	4618      	mov	r0, r3
}
 80028e6:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028e8:	f10c 0114 	add.w	r1, ip, #20
 80028ec:	4401      	add	r1, r0
    ep->is_in = 1U;
 80028ee:	eb0e 00ce 	add.w	r0, lr, lr, lsl #3
 80028f2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80028f6:	f04f 0c01 	mov.w	ip, #1
 80028fa:	f880 c015 	strb.w	ip, [r0, #21]
 80028fe:	e7d6      	b.n	80028ae <HAL_PCD_EP_Open+0x2a>
  __HAL_LOCK(hpcd);
 8002900:	2002      	movs	r0, #2
}
 8002902:	bd10      	pop	{r4, pc}

08002904 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8002904:	f001 030f 	and.w	r3, r1, #15
 8002908:	f001 020f 	and.w	r2, r1, #15
{
 800290c:	b510      	push	{r4, lr}
 800290e:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002912:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8002914:	0609      	lsls	r1, r1, #24
    ep->is_in = 1U;
 8002916:	eb02 00c2 	add.w	r0, r2, r2, lsl #3
 800291a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800291e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8002922:	d416      	bmi.n	8002952 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002924:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002928:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 800292a:	f04f 0c00 	mov.w	ip, #0
 800292e:	f880 c255 	strb.w	ip, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8002932:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002934:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002938:	2b01      	cmp	r3, #1
 800293a:	d015      	beq.n	8002968 <HAL_PCD_EP_Close+0x64>
 800293c:	2301      	movs	r3, #1
 800293e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002942:	6820      	ldr	r0, [r4, #0]
 8002944:	f001 f8ee 	bl	8003b24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002948:	2300      	movs	r3, #0
 800294a:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  return HAL_OK;
 800294e:	4618      	mov	r0, r3
}
 8002950:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002952:	3314      	adds	r3, #20
 8002954:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 8002956:	f04f 0c01 	mov.w	ip, #1
 800295a:	f880 c015 	strb.w	ip, [r0, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 800295e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002960:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002964:	2b01      	cmp	r3, #1
 8002966:	d1e9      	bne.n	800293c <HAL_PCD_EP_Close+0x38>
 8002968:	2002      	movs	r0, #2
}
 800296a:	bd10      	pop	{r4, pc}

0800296c <HAL_PCD_EP_Receive>:
{
 800296c:	b510      	push	{r4, lr}
 800296e:	f001 0e0f 	and.w	lr, r1, #15
  ep->xfer_buff = pBuf;
 8002972:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
 8002976:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
{
 800297a:	4614      	mov	r4, r2
  ep->xfer_len = len;
 800297c:	f8cc 3264 	str.w	r3, [ip, #612]	@ 0x264
  ep->xfer_count = 0U;
 8002980:	2300      	movs	r3, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8002982:	f88c e254 	strb.w	lr, [ip, #596]	@ 0x254
  ep->xfer_buff = pBuf;
 8002986:	f8cc 2260 	str.w	r2, [ip, #608]	@ 0x260
  ep->xfer_count = 0U;
 800298a:	f8cc 3268 	str.w	r3, [ip, #616]	@ 0x268
  ep->is_in = 0U;
 800298e:	f88c 3255 	strb.w	r3, [ip, #597]	@ 0x255
  if (hpcd->Init.dma_enable == 1U)
 8002992:	7982      	ldrb	r2, [r0, #6]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002994:	2124      	movs	r1, #36	@ 0x24
 8002996:	fb01 010e 	mla	r1, r1, lr, r0
  if (hpcd->Init.dma_enable == 1U)
 800299a:	2a01      	cmp	r2, #1
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800299c:	f501 7115 	add.w	r1, r1, #596	@ 0x254
    ep->dma_addr = (uint32_t)pBuf;
 80029a0:	bf08      	it	eq
 80029a2:	f8cc 4270 	streq.w	r4, [ip, #624]	@ 0x270
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80029a6:	6800      	ldr	r0, [r0, #0]
 80029a8:	f001 f91e 	bl	8003be8 <USB_EPStartXfer>
}
 80029ac:	2000      	movs	r0, #0
 80029ae:	bd10      	pop	{r4, pc}

080029b0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80029b0:	f001 010f 	and.w	r1, r1, #15
 80029b4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80029b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 80029bc:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop

080029c4 <HAL_PCD_EP_Transmit>:
{
 80029c4:	b510      	push	{r4, lr}
 80029c6:	f001 0e0f 	and.w	lr, r1, #15
  ep->xfer_buff = pBuf;
 80029ca:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
 80029ce:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
{
 80029d2:	4614      	mov	r4, r2
  ep->xfer_len = len;
 80029d4:	f8cc 3024 	str.w	r3, [ip, #36]	@ 0x24
  ep->xfer_count = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	f8cc 3028 	str.w	r3, [ip, #40]	@ 0x28
  ep->is_in = 1U;
 80029de:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80029e0:	f88c e014 	strb.w	lr, [ip, #20]
  ep->xfer_buff = pBuf;
 80029e4:	f8cc 2020 	str.w	r2, [ip, #32]
  ep->is_in = 1U;
 80029e8:	f88c 3015 	strb.w	r3, [ip, #21]
  if (hpcd->Init.dma_enable == 1U)
 80029ec:	7982      	ldrb	r2, [r0, #6]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029ee:	2124      	movs	r1, #36	@ 0x24
 80029f0:	fb01 010e 	mla	r1, r1, lr, r0
  if (hpcd->Init.dma_enable == 1U)
 80029f4:	429a      	cmp	r2, r3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029f6:	f101 0114 	add.w	r1, r1, #20
    ep->dma_addr = (uint32_t)pBuf;
 80029fa:	bf08      	it	eq
 80029fc:	f8cc 4030 	streq.w	r4, [ip, #48]	@ 0x30
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a00:	6800      	ldr	r0, [r0, #0]
 8002a02:	f001 f8f1 	bl	8003be8 <USB_EPStartXfer>
}
 8002a06:	2000      	movs	r0, #0
 8002a08:	bd10      	pop	{r4, pc}
 8002a0a:	bf00      	nop

08002a0c <HAL_PCD_EP_SetStall>:
{
 8002a0c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002a0e:	7903      	ldrb	r3, [r0, #4]
 8002a10:	f001 050f 	and.w	r5, r1, #15
 8002a14:	42ab      	cmp	r3, r5
 8002a16:	d332      	bcc.n	8002a7e <HAL_PCD_EP_SetStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8002a18:	060b      	lsls	r3, r1, #24
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	d41c      	bmi.n	8002a58 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 8002a1e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8002a22:	2224      	movs	r2, #36	@ 0x24
 8002a24:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 8002a28:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8002a2c:	f501 7115 	add.w	r1, r1, #596	@ 0x254
    ep->is_in = 0U;
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8002a36:	2301      	movs	r3, #1
 8002a38:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a3a:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8002a3c:	f894 2494 	ldrb.w	r2, [r4, #1172]	@ 0x494
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d01a      	beq.n	8002a7a <HAL_PCD_EP_SetStall+0x6e>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a44:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8002a46:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a4a:	f001 fa5f 	bl	8003f0c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a4e:	b1c5      	cbz	r5, 8002a82 <HAL_PCD_EP_SetStall+0x76>
  __HAL_UNLOCK(hpcd);
 8002a50:	2000      	movs	r0, #0
 8002a52:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002a56:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8002a58:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a5c:	2124      	movs	r1, #36	@ 0x24
 8002a5e:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8002a62:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002a66:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a68:	3114      	adds	r1, #20
    ep->is_in = 1U;
 8002a6a:	755a      	strb	r2, [r3, #21]
  ep->is_stall = 1U;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a70:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8002a72:	f894 2494 	ldrb.w	r2, [r4, #1172]	@ 0x494
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d1e4      	bne.n	8002a44 <HAL_PCD_EP_SetStall+0x38>
 8002a7a:	2002      	movs	r0, #2
}
 8002a7c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002a7e:	2001      	movs	r0, #1
}
 8002a80:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a82:	79a1      	ldrb	r1, [r4, #6]
 8002a84:	6820      	ldr	r0, [r4, #0]
 8002a86:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002a8a:	f001 fb0b 	bl	80040a4 <USB_EP0_OutStart>
 8002a8e:	e7df      	b.n	8002a50 <HAL_PCD_EP_SetStall+0x44>

08002a90 <HAL_PCD_EP_ClrStall>:
{
 8002a90:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002a92:	7903      	ldrb	r3, [r0, #4]
 8002a94:	f001 020f 	and.w	r2, r1, #15
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d32e      	bcc.n	8002afa <HAL_PCD_EP_ClrStall+0x6a>
  if ((0x80U & ep_addr) == 0x80U)
 8002a9c:	4604      	mov	r4, r0
 8002a9e:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
    ep->is_in = 1U;
 8002aa2:	eb02 00c2 	add.w	r0, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8002aa6:	0609      	lsls	r1, r1, #24
 8002aa8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    ep->is_in = 1U;
 8002aac:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  if ((0x80U & ep_addr) == 0x80U)
 8002ab0:	d416      	bmi.n	8002ae0 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ab2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002ab6:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 8002ab8:	2500      	movs	r5, #0
 8002aba:	f880 5255 	strb.w	r5, [r0, #597]	@ 0x255
  ep->is_stall = 0U;
 8002abe:	2500      	movs	r5, #0
 8002ac0:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ac2:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002ac4:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d014      	beq.n	8002af6 <HAL_PCD_EP_ClrStall+0x66>
 8002acc:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ace:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8002ad0:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ad4:	f001 fa48 	bl	8003f68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ad8:	f884 5494 	strb.w	r5, [r4, #1172]	@ 0x494
  return HAL_OK;
 8002adc:	4628      	mov	r0, r5
}
 8002ade:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ae0:	3314      	adds	r3, #20
 8002ae2:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 8002ae4:	2501      	movs	r5, #1
 8002ae6:	7545      	strb	r5, [r0, #21]
  ep->is_stall = 0U;
 8002ae8:	2500      	movs	r5, #0
 8002aea:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aec:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002aee:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d1ea      	bne.n	8002acc <HAL_PCD_EP_ClrStall+0x3c>
 8002af6:	2002      	movs	r0, #2
}
 8002af8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002afa:	2001      	movs	r0, #1
}
 8002afc:	bd38      	pop	{r3, r4, r5, pc}
 8002afe:	bf00      	nop

08002b00 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002b00:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002b02:	6804      	ldr	r4, [r0, #0]

  if (fifo == 0U)
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002b04:	0412      	lsls	r2, r2, #16
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002b06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (fifo == 0U)
 8002b08:	b929      	cbnz	r1, 8002b16 <HAL_PCDEx_SetTxFiFo+0x16>
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	62a2      	str	r2, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8002b0e:	2000      	movs	r0, #0
 8002b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b14:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002b16:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8002b18:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002b1a:	eb03 4c10 	add.w	ip, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002b1e:	d00a      	beq.n	8002b36 <HAL_PCDEx_SetTxFiFo+0x36>
 8002b20:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002b22:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8002b26:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8002b2a:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002b2c:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8002b2e:	4299      	cmp	r1, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002b30:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002b34:	d1f5      	bne.n	8002b22 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002b36:	3140      	adds	r1, #64	@ 0x40
 8002b38:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8002b3c:	ea42 020c 	orr.w	r2, r2, ip
 8002b40:	6062      	str	r2, [r4, #4]
}
 8002b42:	2000      	movs	r0, #0
 8002b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop

08002b4c <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8002b4c:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8002b4e:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8002b50:	6259      	str	r1, [r3, #36]	@ 0x24
}
 8002b52:	4770      	bx	lr

08002b54 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop

08002b58 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	f000 81d8 	beq.w	8002f0e <HAL_RCC_OscConfig+0x3b6>
{
 8002b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b62:	6803      	ldr	r3, [r0, #0]
 8002b64:	07dd      	lsls	r5, r3, #31
{
 8002b66:	b082      	sub	sp, #8
 8002b68:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b6a:	d52f      	bpl.n	8002bcc <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b6c:	499d      	ldr	r1, [pc, #628]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002b6e:	688a      	ldr	r2, [r1, #8]
 8002b70:	f002 020c 	and.w	r2, r2, #12
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	f000 80ec 	beq.w	8002d52 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b7a:	688a      	ldr	r2, [r1, #8]
 8002b7c:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b80:	2a08      	cmp	r2, #8
 8002b82:	f000 80e2 	beq.w	8002d4a <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b86:	6863      	ldr	r3, [r4, #4]
 8002b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b8c:	f000 80eb 	beq.w	8002d66 <HAL_RCC_OscConfig+0x20e>
 8002b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b94:	f000 8173 	beq.w	8002e7e <HAL_RCC_OscConfig+0x326>
 8002b98:	4d92      	ldr	r5, [pc, #584]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002b9a:	682a      	ldr	r2, [r5, #0]
 8002b9c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002ba0:	602a      	str	r2, [r5, #0]
 8002ba2:	682a      	ldr	r2, [r5, #0]
 8002ba4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ba8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 80e0 	bne.w	8002d70 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb0:	f7fe f87e 	bl	8000cb0 <HAL_GetTick>
 8002bb4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	e005      	b.n	8002bc4 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7fe f87a 	bl	8000cb0 <HAL_GetTick>
 8002bbc:	1b80      	subs	r0, r0, r6
 8002bbe:	2864      	cmp	r0, #100	@ 0x64
 8002bc0:	f200 8100 	bhi.w	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc4:	682b      	ldr	r3, [r5, #0]
 8002bc6:	039f      	lsls	r7, r3, #14
 8002bc8:	d4f6      	bmi.n	8002bb8 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bca:	6823      	ldr	r3, [r4, #0]
 8002bcc:	079d      	lsls	r5, r3, #30
 8002bce:	d528      	bpl.n	8002c22 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bd0:	4a84      	ldr	r2, [pc, #528]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002bd2:	6891      	ldr	r1, [r2, #8]
 8002bd4:	f011 0f0c 	tst.w	r1, #12
 8002bd8:	f000 809b 	beq.w	8002d12 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bdc:	6891      	ldr	r1, [r2, #8]
 8002bde:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002be2:	2908      	cmp	r1, #8
 8002be4:	f000 8091 	beq.w	8002d0a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002be8:	68e3      	ldr	r3, [r4, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 810c 	beq.w	8002e08 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bf0:	4b7d      	ldr	r3, [pc, #500]	@ (8002de8 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf2:	4e7c      	ldr	r6, [pc, #496]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002bf8:	f7fe f85a 	bl	8000cb0 <HAL_GetTick>
 8002bfc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfe:	e005      	b.n	8002c0c <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c00:	f7fe f856 	bl	8000cb0 <HAL_GetTick>
 8002c04:	1b40      	subs	r0, r0, r5
 8002c06:	2802      	cmp	r0, #2
 8002c08:	f200 80dc 	bhi.w	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0c:	6833      	ldr	r3, [r6, #0]
 8002c0e:	079f      	lsls	r7, r3, #30
 8002c10:	d5f6      	bpl.n	8002c00 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c12:	6833      	ldr	r3, [r6, #0]
 8002c14:	6922      	ldr	r2, [r4, #16]
 8002c16:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002c1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002c1e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c20:	6823      	ldr	r3, [r4, #0]
 8002c22:	071a      	lsls	r2, r3, #28
 8002c24:	d45c      	bmi.n	8002ce0 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	075d      	lsls	r5, r3, #29
 8002c28:	d53a      	bpl.n	8002ca0 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002c2c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002c2e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8002c32:	f040 8088 	bne.w	8002d46 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	9301      	str	r3, [sp, #4]
 8002c38:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c40:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c46:	9301      	str	r3, [sp, #4]
 8002c48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002c4a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4c:	4e67      	ldr	r6, [pc, #412]	@ (8002dec <HAL_RCC_OscConfig+0x294>)
 8002c4e:	6833      	ldr	r3, [r6, #0]
 8002c50:	05d8      	lsls	r0, r3, #23
 8002c52:	f140 80a7 	bpl.w	8002da4 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c56:	68a3      	ldr	r3, [r4, #8]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	f000 80b7 	beq.w	8002dcc <HAL_RCC_OscConfig+0x274>
 8002c5e:	2b05      	cmp	r3, #5
 8002c60:	f000 811d 	beq.w	8002e9e <HAL_RCC_OscConfig+0x346>
 8002c64:	4e5f      	ldr	r6, [pc, #380]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002c66:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002c68:	f022 0201 	bic.w	r2, r2, #1
 8002c6c:	6732      	str	r2, [r6, #112]	@ 0x70
 8002c6e:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002c70:	f022 0204 	bic.w	r2, r2, #4
 8002c74:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f040 80ad 	bne.w	8002dd6 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c7c:	f7fe f818 	bl	8000cb0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c80:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8002c84:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c86:	e005      	b.n	8002c94 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c88:	f7fe f812 	bl	8000cb0 <HAL_GetTick>
 8002c8c:	1bc0      	subs	r0, r0, r7
 8002c8e:	4540      	cmp	r0, r8
 8002c90:	f200 8098 	bhi.w	8002dc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c94:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8002c96:	079b      	lsls	r3, r3, #30
 8002c98:	d4f6      	bmi.n	8002c88 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c9a:	2d00      	cmp	r5, #0
 8002c9c:	f040 80f9 	bne.w	8002e92 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca0:	69a3      	ldr	r3, [r4, #24]
 8002ca2:	b1cb      	cbz	r3, 8002cd8 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ca4:	4d4f      	ldr	r5, [pc, #316]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002ca6:	68aa      	ldr	r2, [r5, #8]
 8002ca8:	f002 020c 	and.w	r2, r2, #12
 8002cac:	2a08      	cmp	r2, #8
 8002cae:	f000 80bc 	beq.w	8002e2a <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb2:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8002de8 <HAL_RCC_OscConfig+0x290>)
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cbc:	f000 80f9 	beq.w	8002eb2 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fd fff6 	bl	8000cb0 <HAL_GetTick>
 8002cc4:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc6:	e004      	b.n	8002cd2 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fd fff2 	bl	8000cb0 <HAL_GetTick>
 8002ccc:	1b00      	subs	r0, r0, r4
 8002cce:	2802      	cmp	r0, #2
 8002cd0:	d878      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cd2:	682b      	ldr	r3, [r5, #0]
 8002cd4:	019b      	lsls	r3, r3, #6
 8002cd6:	d4f7      	bmi.n	8002cc8 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002cd8:	2000      	movs	r0, #0
}
 8002cda:	b002      	add	sp, #8
 8002cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ce0:	6963      	ldr	r3, [r4, #20]
 8002ce2:	b1fb      	cbz	r3, 8002d24 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8002ce4:	4b40      	ldr	r3, [pc, #256]	@ (8002de8 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce6:	4e3f      	ldr	r6, [pc, #252]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002cee:	f7fd ffdf 	bl	8000cb0 <HAL_GetTick>
 8002cf2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf4:	e004      	b.n	8002d00 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7fd ffdb 	bl	8000cb0 <HAL_GetTick>
 8002cfa:	1b40      	subs	r0, r0, r5
 8002cfc:	2802      	cmp	r0, #2
 8002cfe:	d861      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d00:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002d02:	079b      	lsls	r3, r3, #30
 8002d04:	d5f7      	bpl.n	8002cf6 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	e78d      	b.n	8002c26 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d0a:	6852      	ldr	r2, [r2, #4]
 8002d0c:	0251      	lsls	r1, r2, #9
 8002d0e:	f53f af6b 	bmi.w	8002be8 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d12:	4a34      	ldr	r2, [pc, #208]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	0792      	lsls	r2, r2, #30
 8002d18:	d538      	bpl.n	8002d8c <HAL_RCC_OscConfig+0x234>
 8002d1a:	68e2      	ldr	r2, [r4, #12]
 8002d1c:	2a01      	cmp	r2, #1
 8002d1e:	d035      	beq.n	8002d8c <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8002d20:	2001      	movs	r0, #1
 8002d22:	e7da      	b.n	8002cda <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8002d24:	4a30      	ldr	r2, [pc, #192]	@ (8002de8 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d26:	4e2f      	ldr	r6, [pc, #188]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8002d28:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002d2c:	f7fd ffc0 	bl	8000cb0 <HAL_GetTick>
 8002d30:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d32:	e004      	b.n	8002d3e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7fd ffbc 	bl	8000cb0 <HAL_GetTick>
 8002d38:	1b40      	subs	r0, r0, r5
 8002d3a:	2802      	cmp	r0, #2
 8002d3c:	d842      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d3e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002d40:	079f      	lsls	r7, r3, #30
 8002d42:	d4f7      	bmi.n	8002d34 <HAL_RCC_OscConfig+0x1dc>
 8002d44:	e7df      	b.n	8002d06 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8002d46:	2500      	movs	r5, #0
 8002d48:	e780      	b.n	8002c4c <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d4a:	684a      	ldr	r2, [r1, #4]
 8002d4c:	0251      	lsls	r1, r2, #9
 8002d4e:	f57f af1a 	bpl.w	8002b86 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d52:	4a24      	ldr	r2, [pc, #144]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	0392      	lsls	r2, r2, #14
 8002d58:	f57f af38 	bpl.w	8002bcc <HAL_RCC_OscConfig+0x74>
 8002d5c:	6862      	ldr	r2, [r4, #4]
 8002d5e:	2a00      	cmp	r2, #0
 8002d60:	f47f af34 	bne.w	8002bcc <HAL_RCC_OscConfig+0x74>
 8002d64:	e7dc      	b.n	8002d20 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d66:	4a1f      	ldr	r2, [pc, #124]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002d68:	6813      	ldr	r3, [r2, #0]
 8002d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d70:	f7fd ff9e 	bl	8000cb0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d74:	4e1b      	ldr	r6, [pc, #108]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002d76:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d78:	e004      	b.n	8002d84 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d7a:	f7fd ff99 	bl	8000cb0 <HAL_GetTick>
 8002d7e:	1b40      	subs	r0, r0, r5
 8002d80:	2864      	cmp	r0, #100	@ 0x64
 8002d82:	d81f      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d84:	6833      	ldr	r3, [r6, #0]
 8002d86:	039b      	lsls	r3, r3, #14
 8002d88:	d5f7      	bpl.n	8002d7a <HAL_RCC_OscConfig+0x222>
 8002d8a:	e71e      	b.n	8002bca <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8c:	4915      	ldr	r1, [pc, #84]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002d8e:	6920      	ldr	r0, [r4, #16]
 8002d90:	680a      	ldr	r2, [r1, #0]
 8002d92:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8002d96:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002d9a:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d9c:	071a      	lsls	r2, r3, #28
 8002d9e:	f57f af42 	bpl.w	8002c26 <HAL_RCC_OscConfig+0xce>
 8002da2:	e79d      	b.n	8002ce0 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002da4:	6833      	ldr	r3, [r6, #0]
 8002da6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002daa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002dac:	f7fd ff80 	bl	8000cb0 <HAL_GetTick>
 8002db0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db2:	6833      	ldr	r3, [r6, #0]
 8002db4:	05d9      	lsls	r1, r3, #23
 8002db6:	f53f af4e 	bmi.w	8002c56 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dba:	f7fd ff79 	bl	8000cb0 <HAL_GetTick>
 8002dbe:	1bc0      	subs	r0, r0, r7
 8002dc0:	2802      	cmp	r0, #2
 8002dc2:	d9f6      	bls.n	8002db2 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8002dc4:	2003      	movs	r0, #3
}
 8002dc6:	b002      	add	sp, #8
 8002dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dcc:	4a05      	ldr	r2, [pc, #20]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
 8002dce:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8002dd6:	f7fd ff6b 	bl	8000cb0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dda:	4f02      	ldr	r7, [pc, #8]	@ (8002de4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002ddc:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dde:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_OscConfig+0x2a2>
 8002de4:	40023800 	.word	0x40023800
 8002de8:	42470000 	.word	0x42470000
 8002dec:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7fd ff5e 	bl	8000cb0 <HAL_GetTick>
 8002df4:	1b80      	subs	r0, r0, r6
 8002df6:	4540      	cmp	r0, r8
 8002df8:	d8e4      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002dfc:	079a      	lsls	r2, r3, #30
 8002dfe:	d5f7      	bpl.n	8002df0 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8002e00:	2d00      	cmp	r5, #0
 8002e02:	f43f af4d 	beq.w	8002ca0 <HAL_RCC_OscConfig+0x148>
 8002e06:	e044      	b.n	8002e92 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8002e08:	4a42      	ldr	r2, [pc, #264]	@ (8002f14 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	4e43      	ldr	r6, [pc, #268]	@ (8002f18 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8002e0c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002e0e:	f7fd ff4f 	bl	8000cb0 <HAL_GetTick>
 8002e12:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e14:	e004      	b.n	8002e20 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e16:	f7fd ff4b 	bl	8000cb0 <HAL_GetTick>
 8002e1a:	1b40      	subs	r0, r0, r5
 8002e1c:	2802      	cmp	r0, #2
 8002e1e:	d8d1      	bhi.n	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e20:	6833      	ldr	r3, [r6, #0]
 8002e22:	0799      	lsls	r1, r3, #30
 8002e24:	d4f7      	bmi.n	8002e16 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e26:	6823      	ldr	r3, [r4, #0]
 8002e28:	e6fb      	b.n	8002c22 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	f43f af78 	beq.w	8002d20 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8002e30:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e32:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e34:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e38:	4291      	cmp	r1, r2
 8002e3a:	f47f af71 	bne.w	8002d20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e3e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e40:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e44:	4291      	cmp	r1, r2
 8002e46:	f47f af6b 	bne.w	8002d20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e4a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002e4c:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002e50:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e52:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002e56:	f47f af63 	bne.w	8002d20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e5a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002e5c:	0852      	lsrs	r2, r2, #1
 8002e5e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002e62:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e64:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002e68:	f47f af5a 	bne.w	8002d20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e6c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002e6e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e72:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002e76:	bf14      	ite	ne
 8002e78:	2001      	movne	r0, #1
 8002e7a:	2000      	moveq	r0, #0
 8002e7c:	e72d      	b.n	8002cda <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e7e:	4b26      	ldr	r3, [pc, #152]	@ (8002f18 <HAL_RCC_OscConfig+0x3c0>)
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002e8e:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e90:	e76e      	b.n	8002d70 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e92:	4a21      	ldr	r2, [pc, #132]	@ (8002f18 <HAL_RCC_OscConfig+0x3c0>)
 8002e94:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e9c:	e700      	b.n	8002ca0 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f18 <HAL_RCC_OscConfig+0x3c0>)
 8002ea0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ea2:	f042 0204 	orr.w	r2, r2, #4
 8002ea6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ea8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002eb0:	e791      	b.n	8002dd6 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8002eb2:	f7fd fefd 	bl	8000cb0 <HAL_GetTick>
 8002eb6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb8:	e005      	b.n	8002ec6 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eba:	f7fd fef9 	bl	8000cb0 <HAL_GetTick>
 8002ebe:	1b80      	subs	r0, r0, r6
 8002ec0:	2802      	cmp	r0, #2
 8002ec2:	f63f af7f 	bhi.w	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec6:	682b      	ldr	r3, [r5, #0]
 8002ec8:	0199      	lsls	r1, r3, #6
 8002eca:	d4f6      	bmi.n	8002eba <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ecc:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8002ed0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002ed2:	430b      	orrs	r3, r1
 8002ed4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ed8:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8002edc:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 8002ede:	490d      	ldr	r1, [pc, #52]	@ (8002f14 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ee0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002ee4:	3a01      	subs	r2, #1
 8002ee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002eea:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002eec:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002eee:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ef0:	f7fd fede 	bl	8000cb0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef4:	4d08      	ldr	r5, [pc, #32]	@ (8002f18 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8002ef6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef8:	e005      	b.n	8002f06 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efa:	f7fd fed9 	bl	8000cb0 <HAL_GetTick>
 8002efe:	1b00      	subs	r0, r0, r4
 8002f00:	2802      	cmp	r0, #2
 8002f02:	f63f af5f 	bhi.w	8002dc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f06:	682b      	ldr	r3, [r5, #0]
 8002f08:	019a      	lsls	r2, r3, #6
 8002f0a:	d5f6      	bpl.n	8002efa <HAL_RCC_OscConfig+0x3a2>
 8002f0c:	e6e4      	b.n	8002cd8 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8002f0e:	2001      	movs	r0, #1
}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	42470000 	.word	0x42470000
 8002f18:	40023800 	.word	0x40023800

08002f1c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f1c:	4916      	ldr	r1, [pc, #88]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002f1e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f20:	688b      	ldr	r3, [r1, #8]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d01b      	beq.n	8002f62 <HAL_RCC_GetSysClockFreq+0x46>
 8002f2a:	2b08      	cmp	r3, #8
 8002f2c:	d001      	beq.n	8002f32 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f2e:	4813      	ldr	r0, [pc, #76]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002f30:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f32:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f34:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f36:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f38:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f3c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f40:	d111      	bne.n	8002f66 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f42:	480e      	ldr	r0, [pc, #56]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x60>)
 8002f44:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002f48:	fba1 0100 	umull	r0, r1, r1, r0
 8002f4c:	f7fd f958 	bl	8000200 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f50:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002f58:	3301      	adds	r3, #1
 8002f5a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8002f5c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002f60:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f62:	4807      	ldr	r0, [pc, #28]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002f64:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f66:	4806      	ldr	r0, [pc, #24]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x64>)
 8002f68:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	fba1 0100 	umull	r0, r1, r1, r0
 8002f72:	f7fd f945 	bl	8000200 <__aeabi_uldivmod>
 8002f76:	e7eb      	b.n	8002f50 <HAL_RCC_GetSysClockFreq+0x34>
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	00f42400 	.word	0x00f42400
 8002f80:	007a1200 	.word	0x007a1200

08002f84 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002f84:	2800      	cmp	r0, #0
 8002f86:	f000 8087 	beq.w	8003098 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f8a:	4a48      	ldr	r2, [pc, #288]	@ (80030ac <HAL_RCC_ClockConfig+0x128>)
 8002f8c:	6813      	ldr	r3, [r2, #0]
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	428b      	cmp	r3, r1
{
 8002f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f98:	460d      	mov	r5, r1
 8002f9a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f9c:	d209      	bcs.n	8002fb2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9e:	b2cb      	uxtb	r3, r1
 8002fa0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa2:	6813      	ldr	r3, [r2, #0]
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	428b      	cmp	r3, r1
 8002faa:	d002      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002fac:	2001      	movs	r0, #1
}
 8002fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	0798      	lsls	r0, r3, #30
 8002fb6:	d514      	bpl.n	8002fe2 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb8:	0759      	lsls	r1, r3, #29
 8002fba:	d504      	bpl.n	8002fc6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fbc:	493c      	ldr	r1, [pc, #240]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8002fbe:	688a      	ldr	r2, [r1, #8]
 8002fc0:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8002fc4:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc6:	071a      	lsls	r2, r3, #28
 8002fc8:	d504      	bpl.n	8002fd4 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fca:	4939      	ldr	r1, [pc, #228]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8002fcc:	688a      	ldr	r2, [r1, #8]
 8002fce:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8002fd2:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd4:	4936      	ldr	r1, [pc, #216]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8002fd6:	68a0      	ldr	r0, [r4, #8]
 8002fd8:	688a      	ldr	r2, [r1, #8]
 8002fda:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002fde:	4302      	orrs	r2, r0
 8002fe0:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe2:	07df      	lsls	r7, r3, #31
 8002fe4:	d521      	bpl.n	800302a <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe6:	6862      	ldr	r2, [r4, #4]
 8002fe8:	2a01      	cmp	r2, #1
 8002fea:	d057      	beq.n	800309c <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fec:	1e93      	subs	r3, r2, #2
 8002fee:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff0:	4b2f      	ldr	r3, [pc, #188]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ff4:	d94d      	bls.n	8003092 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff6:	0799      	lsls	r1, r3, #30
 8002ff8:	d5d8      	bpl.n	8002fac <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ffa:	4e2d      	ldr	r6, [pc, #180]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8002ffc:	68b3      	ldr	r3, [r6, #8]
 8002ffe:	f023 0303 	bic.w	r3, r3, #3
 8003002:	4313      	orrs	r3, r2
 8003004:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003006:	f7fd fe53 	bl	8000cb0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800300a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800300e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003010:	e004      	b.n	800301c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003012:	f7fd fe4d 	bl	8000cb0 <HAL_GetTick>
 8003016:	1bc0      	subs	r0, r0, r7
 8003018:	4540      	cmp	r0, r8
 800301a:	d844      	bhi.n	80030a6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301c:	68b3      	ldr	r3, [r6, #8]
 800301e:	6862      	ldr	r2, [r4, #4]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003028:	d1f3      	bne.n	8003012 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800302a:	4a20      	ldr	r2, [pc, #128]	@ (80030ac <HAL_RCC_ClockConfig+0x128>)
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	42ab      	cmp	r3, r5
 8003034:	d906      	bls.n	8003044 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003036:	b2eb      	uxtb	r3, r5
 8003038:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	6813      	ldr	r3, [r2, #0]
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	42ab      	cmp	r3, r5
 8003042:	d1b3      	bne.n	8002fac <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	6823      	ldr	r3, [r4, #0]
 8003046:	075a      	lsls	r2, r3, #29
 8003048:	d506      	bpl.n	8003058 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800304a:	4919      	ldr	r1, [pc, #100]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 800304c:	68e0      	ldr	r0, [r4, #12]
 800304e:	688a      	ldr	r2, [r1, #8]
 8003050:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8003054:	4302      	orrs	r2, r0
 8003056:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003058:	071b      	lsls	r3, r3, #28
 800305a:	d507      	bpl.n	800306c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800305c:	4a14      	ldr	r2, [pc, #80]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 800305e:	6921      	ldr	r1, [r4, #16]
 8003060:	6893      	ldr	r3, [r2, #8]
 8003062:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003066:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800306a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800306c:	f7ff ff56 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 8003070:	4a0f      	ldr	r2, [pc, #60]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 8003072:	4c10      	ldr	r4, [pc, #64]	@ (80030b4 <HAL_RCC_ClockConfig+0x130>)
 8003074:	6892      	ldr	r2, [r2, #8]
 8003076:	4910      	ldr	r1, [pc, #64]	@ (80030b8 <HAL_RCC_ClockConfig+0x134>)
 8003078:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800307c:	4603      	mov	r3, r0
 800307e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8003080:	480e      	ldr	r0, [pc, #56]	@ (80030bc <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003082:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8003084:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003086:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8003088:	f7fd fdc8 	bl	8000c1c <HAL_InitTick>
  return HAL_OK;
 800308c:	2000      	movs	r0, #0
}
 800308e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003092:	0198      	lsls	r0, r3, #6
 8003094:	d4b1      	bmi.n	8002ffa <HAL_RCC_ClockConfig+0x76>
 8003096:	e789      	b.n	8002fac <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003098:	2001      	movs	r0, #1
}
 800309a:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <HAL_RCC_ClockConfig+0x12c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	039e      	lsls	r6, r3, #14
 80030a2:	d4aa      	bmi.n	8002ffa <HAL_RCC_ClockConfig+0x76>
 80030a4:	e782      	b.n	8002fac <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80030a6:	2003      	movs	r0, #3
 80030a8:	e781      	b.n	8002fae <HAL_RCC_ClockConfig+0x2a>
 80030aa:	bf00      	nop
 80030ac:	40023c00 	.word	0x40023c00
 80030b0:	40023800 	.word	0x40023800
 80030b4:	08005c04 	.word	0x08005c04
 80030b8:	20000000 	.word	0x20000000
 80030bc:	20000008 	.word	0x20000008

080030c0 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80030c0:	4b01      	ldr	r3, [pc, #4]	@ (80030c8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80030c2:	6818      	ldr	r0, [r3, #0]
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	20000000 	.word	0x20000000

080030cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80030ce:	4905      	ldr	r1, [pc, #20]	@ (80030e4 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	4a05      	ldr	r2, [pc, #20]	@ (80030e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80030d4:	6808      	ldr	r0, [r1, #0]
 80030d6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80030da:	5cd3      	ldrb	r3, [r2, r3]
}
 80030dc:	40d8      	lsrs	r0, r3
 80030de:	4770      	bx	lr
 80030e0:	40023800 	.word	0x40023800
 80030e4:	20000000 	.word	0x20000000
 80030e8:	08005bfc 	.word	0x08005bfc

080030ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030ec:	4b04      	ldr	r3, [pc, #16]	@ (8003100 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80030ee:	4905      	ldr	r1, [pc, #20]	@ (8003104 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	4a05      	ldr	r2, [pc, #20]	@ (8003108 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80030f4:	6808      	ldr	r0, [r1, #0]
 80030f6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80030fa:	5cd3      	ldrb	r3, [r2, r3]
}
 80030fc:	40d8      	lsrs	r0, r3
 80030fe:	4770      	bx	lr
 8003100:	40023800 	.word	0x40023800
 8003104:	20000000 	.word	0x20000000
 8003108:	08005bfc 	.word	0x08005bfc

0800310c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800310c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800310e:	6803      	ldr	r3, [r0, #0]
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003110:	f013 0f43 	tst.w	r3, #67	@ 0x43
{
 8003114:	b083      	sub	sp, #12
 8003116:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003118:	d10f      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x2e>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800311a:	f013 0f0c 	tst.w	r3, #12
 800311e:	d16d      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xf0>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003120:	069d      	lsls	r5, r3, #26
 8003122:	f100 80bd 	bmi.w	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003126:	06db      	lsls	r3, r3, #27
 8003128:	d504      	bpl.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800312a:	4b87      	ldr	r3, [pc, #540]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800312c:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8003130:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
  }
  return HAL_OK;
 8003134:	2000      	movs	r0, #0
}
 8003136:	b003      	add	sp, #12
 8003138:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 800313a:	4b84      	ldr	r3, [pc, #528]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x240>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800313c:	4e84      	ldr	r6, [pc, #528]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    __HAL_RCC_PLLI2S_DISABLE();
 800313e:	2200      	movs	r2, #0
 8003140:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8003142:	f7fd fdb5 	bl	8000cb0 <HAL_GetTick>
 8003146:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003148:	e004      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x48>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800314a:	f7fd fdb1 	bl	8000cb0 <HAL_GetTick>
 800314e:	1b43      	subs	r3, r0, r5
 8003150:	2b02      	cmp	r3, #2
 8003152:	d850      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003154:	6833      	ldr	r3, [r6, #0]
 8003156:	0118      	lsls	r0, r3, #4
 8003158:	d4f7      	bmi.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x3e>
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	07d9      	lsls	r1, r3, #31
 800315e:	d506      	bpl.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x62>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003160:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8003164:	0712      	lsls	r2, r2, #28
 8003166:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 800316a:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800316e:	079a      	lsls	r2, r3, #30
 8003170:	d515      	bpl.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x92>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003172:	4977      	ldr	r1, [pc, #476]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003174:	68e2      	ldr	r2, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003176:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800317a:	6865      	ldr	r5, [r4, #4]
 800317c:	0612      	lsls	r2, r2, #24
 800317e:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003182:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8003186:	4302      	orrs	r2, r0
 8003188:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800318c:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8003190:	69e2      	ldr	r2, [r4, #28]
 8003192:	f020 001f 	bic.w	r0, r0, #31
 8003196:	3a01      	subs	r2, #1
 8003198:	4302      	orrs	r2, r0
 800319a:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800319e:	065b      	lsls	r3, r3, #25
 80031a0:	d509      	bpl.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80031a2:	1d20      	adds	r0, r4, #4
 80031a4:	c80b      	ldmia	r0, {r0, r1, r3}
 80031a6:	061b      	lsls	r3, r3, #24
 80031a8:	4a69      	ldr	r2, [pc, #420]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031aa:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80031ae:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80031b2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80031b6:	4b65      	ldr	r3, [pc, #404]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x240>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031b8:	4e65      	ldr	r6, [pc, #404]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    __HAL_RCC_PLLI2S_ENABLE();
 80031ba:	2201      	movs	r2, #1
 80031bc:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 80031be:	f7fd fd77 	bl	8000cb0 <HAL_GetTick>
 80031c2:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031c4:	e004      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031c6:	f7fd fd73 	bl	8000cb0 <HAL_GetTick>
 80031ca:	1b40      	subs	r0, r0, r5
 80031cc:	2802      	cmp	r0, #2
 80031ce:	d812      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031d0:	6833      	ldr	r3, [r6, #0]
 80031d2:	011f      	lsls	r7, r3, #4
 80031d4:	d5f7      	bpl.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xba>
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	e79f      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xe>
        tickstart = HAL_GetTick();
 80031da:	f7fd fd69 	bl	8000cb0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031de:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80031e2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80031e6:	079a      	lsls	r2, r3, #30
 80031e8:	f100 8090 	bmi.w	800330c <HAL_RCCEx_PeriphCLKConfig+0x200>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ec:	f7fd fd60 	bl	8000cb0 <HAL_GetTick>
 80031f0:	1b80      	subs	r0, r0, r6
 80031f2:	42b8      	cmp	r0, r7
 80031f4:	d9f6      	bls.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
        return HAL_TIMEOUT;
 80031f6:	2003      	movs	r0, #3
}
 80031f8:	b003      	add	sp, #12
 80031fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 80031fc:	4b53      	ldr	r3, [pc, #332]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x240>)
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031fe:	4e54      	ldr	r6, [pc, #336]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    __HAL_RCC_PLLSAI_DISABLE();
 8003200:	2200      	movs	r2, #0
 8003202:	671a      	str	r2, [r3, #112]	@ 0x70
    tickstart = HAL_GetTick();
 8003204:	f7fd fd54 	bl	8000cb0 <HAL_GetTick>
 8003208:	4605      	mov	r5, r0
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800320a:	e004      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800320c:	f7fd fd50 	bl	8000cb0 <HAL_GetTick>
 8003210:	1b43      	subs	r3, r0, r5
 8003212:	2b02      	cmp	r3, #2
 8003214:	d8ef      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003216:	6833      	ldr	r3, [r6, #0]
 8003218:	0098      	lsls	r0, r3, #2
 800321a:	d4f7      	bmi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x100>
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800321c:	6822      	ldr	r2, [r4, #0]
 800321e:	0751      	lsls	r1, r2, #29
 8003220:	d515      	bpl.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x142>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003222:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003224:	f8d6 1088 	ldr.w	r1, [r6, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003228:	6920      	ldr	r0, [r4, #16]
 800322a:	061b      	lsls	r3, r3, #24
 800322c:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8003230:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003234:	430b      	orrs	r3, r1
 8003236:	f8c6 3088 	str.w	r3, [r6, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800323a:	f8d6 308c 	ldr.w	r3, [r6, #140]	@ 0x8c
 800323e:	6a21      	ldr	r1, [r4, #32]
 8003240:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8003244:	3901      	subs	r1, #1
 8003246:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800324a:	f8c6 308c 	str.w	r3, [r6, #140]	@ 0x8c
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800324e:	0713      	lsls	r3, r2, #28
 8003250:	d514      	bpl.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x170>
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003252:	4a3f      	ldr	r2, [pc, #252]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003254:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003256:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800325a:	6920      	ldr	r0, [r4, #16]
 800325c:	071b      	lsls	r3, r3, #28
 800325e:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8003262:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003266:	430b      	orrs	r3, r1
 8003268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800326c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8003270:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003272:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003276:	430b      	orrs	r3, r1
 8003278:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800327c:	4b33      	ldr	r3, [pc, #204]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x240>)
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800327e:	4e34      	ldr	r6, [pc, #208]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    __HAL_RCC_PLLSAI_ENABLE();
 8003280:	2201      	movs	r2, #1
 8003282:	671a      	str	r2, [r3, #112]	@ 0x70
    tickstart = HAL_GetTick();
 8003284:	f7fd fd14 	bl	8000cb0 <HAL_GetTick>
 8003288:	4605      	mov	r5, r0
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800328a:	e004      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800328c:	f7fd fd10 	bl	8000cb0 <HAL_GetTick>
 8003290:	1b40      	subs	r0, r0, r5
 8003292:	2802      	cmp	r0, #2
 8003294:	d8af      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003296:	6833      	ldr	r3, [r6, #0]
 8003298:	009f      	lsls	r7, r3, #2
 800329a:	d5f7      	bpl.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x180>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800329c:	6823      	ldr	r3, [r4, #0]
 800329e:	e73f      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 80032a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    PWR->CR |= PWR_CR_DBP;
 80032a2:	4d2c      	ldr	r5, [pc, #176]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x248>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80032a4:	2200      	movs	r2, #0
 80032a6:	9201      	str	r2, [sp, #4]
 80032a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032aa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80032ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b6:	9301      	str	r3, [sp, #4]
 80032b8:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80032ba:	682b      	ldr	r3, [r5, #0]
 80032bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80032c2:	f7fd fcf5 	bl	8000cb0 <HAL_GetTick>
 80032c6:	4606      	mov	r6, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80032c8:	e004      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ca:	f7fd fcf1 	bl	8000cb0 <HAL_GetTick>
 80032ce:	1b83      	subs	r3, r0, r6
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d890      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80032d4:	682b      	ldr	r3, [r5, #0]
 80032d6:	05d8      	lsls	r0, r3, #23
 80032d8:	d5f7      	bpl.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80032da:	4d1d      	ldr	r5, [pc, #116]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80032dc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80032de:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80032e0:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 80032e4:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 80032e8:	d013      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80032ea:	428a      	cmp	r2, r1
 80032ec:	d011      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x206>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032ee:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80032f0:	4a16      	ldr	r2, [pc, #88]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032f2:	2101      	movs	r1, #1
 80032f4:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032fc:	2100      	movs	r1, #0
 80032fe:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 8003302:	672b      	str	r3, [r5, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003304:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003306:	07d9      	lsls	r1, r3, #31
 8003308:	f53f af67 	bmi.w	80031da <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800330c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800330e:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8003312:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8003316:	d00c      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x226>
 8003318:	490d      	ldr	r1, [pc, #52]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800331a:	688a      	ldr	r2, [r1, #8]
 800331c:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8003320:	608a      	str	r2, [r1, #8]
 8003322:	4a0b      	ldr	r2, [pc, #44]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003324:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8003326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800332a:	430b      	orrs	r3, r1
 800332c:	6713      	str	r3, [r2, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	e6f9      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x1a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003332:	4807      	ldr	r0, [pc, #28]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003334:	6882      	ldr	r2, [r0, #8]
 8003336:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800333a:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800333e:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8003342:	430a      	orrs	r2, r1
 8003344:	6082      	str	r2, [r0, #8]
 8003346:	e7ec      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8003348:	42471000 	.word	0x42471000
 800334c:	42470000 	.word	0x42470000
 8003350:	40023800 	.word	0x40023800
 8003354:	40007000 	.word	0x40007000

08003358 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8003358:	2801      	cmp	r0, #1
 800335a:	d001      	beq.n	8003360 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
  uint32_t frequency = 0U;
 800335c:	2000      	movs	r0, #0
 800335e:	4770      	bx	lr
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003360:	4b0e      	ldr	r3, [pc, #56]	@ (800339c <HAL_RCCEx_GetPeriphCLKFreq+0x44>)
 8003362:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8003364:	0211      	lsls	r1, r2, #8
 8003366:	d501      	bpl.n	800336c <HAL_RCCEx_GetPeriphCLKFreq+0x14>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003368:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
    {
      break;
    }
  }
  return frequency;
}
 800336a:	4770      	bx	lr
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800336c:	685a      	ldr	r2, [r3, #4]
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800336e:	685b      	ldr	r3, [r3, #4]
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003370:	0252      	lsls	r2, r2, #9
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003372:	bf4c      	ite	mi
 8003374:	4a0b      	ldrmi	r2, [pc, #44]	@ (80033a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003376:	4a0c      	ldrpl	r2, [pc, #48]	@ (80033a8 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8003378:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800337c:	fbb2 f2f3 	udiv	r2, r2, r3
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003380:	4b06      	ldr	r3, [pc, #24]	@ (800339c <HAL_RCCEx_GetPeriphCLKFreq+0x44>)
 8003382:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800338a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800338e:	fb02 f000 	mul.w	r0, r2, r0
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003392:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003396:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 800339a:	4770      	bx	lr
 800339c:	40023800 	.word	0x40023800
 80033a0:	00bb8000 	.word	0x00bb8000
 80033a4:	007a1200 	.word	0x007a1200
 80033a8:	00f42400 	.word	0x00f42400

080033ac <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ac:	6802      	ldr	r2, [r0, #0]
 80033ae:	6911      	ldr	r1, [r2, #16]
{
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033b4:	68c0      	ldr	r0, [r0, #12]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033b6:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033b8:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80033bc:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033be:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033c0:	6111      	str	r1, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033c2:	4303      	orrs	r3, r0
 80033c4:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80033c6:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033c8:	4303      	orrs	r3, r0
 80033ca:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80033cc:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80033d0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033d4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80033d6:	430b      	orrs	r3, r1
 80033d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033da:	6953      	ldr	r3, [r2, #20]
 80033dc:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033de:	4923      	ldr	r1, [pc, #140]	@ (800346c <UART_SetConfig+0xc0>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033e4:	4303      	orrs	r3, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033e6:	428a      	cmp	r2, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033e8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033ea:	d005      	beq.n	80033f8 <UART_SetConfig+0x4c>
 80033ec:	4b20      	ldr	r3, [pc, #128]	@ (8003470 <UART_SetConfig+0xc4>)
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d002      	beq.n	80033f8 <UART_SetConfig+0x4c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033f2:	f7ff fe6b 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
 80033f6:	e001      	b.n	80033fc <UART_SetConfig+0x50>
      pclk = HAL_RCC_GetPCLK2Freq();
 80033f8:	f7ff fe78 	bl	80030ec <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033fc:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033fe:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003400:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003404:	e9d4 5300 	ldrd	r5, r3, [r4]
 8003408:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800340c:	d013      	beq.n	8003436 <UART_SetConfig+0x8a>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800340e:	009a      	lsls	r2, r3, #2
 8003410:	0f9b      	lsrs	r3, r3, #30
 8003412:	f7fc fef5 	bl	8000200 <__aeabi_uldivmod>
 8003416:	4a17      	ldr	r2, [pc, #92]	@ (8003474 <UART_SetConfig+0xc8>)
 8003418:	fba2 1300 	umull	r1, r3, r2, r0
 800341c:	095b      	lsrs	r3, r3, #5
 800341e:	2164      	movs	r1, #100	@ 0x64
 8003420:	fb01 0013 	mls	r0, r1, r3, r0
 8003424:	0100      	lsls	r0, r0, #4
 8003426:	3032      	adds	r0, #50	@ 0x32
 8003428:	fba2 2000 	umull	r2, r0, r2, r0
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8003432:	60ab      	str	r3, [r5, #8]
  }
}
 8003434:	bd38      	pop	{r3, r4, r5, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003436:	18da      	adds	r2, r3, r3
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	415b      	adcs	r3, r3
 800343e:	f7fc fedf 	bl	8000200 <__aeabi_uldivmod>
 8003442:	4a0c      	ldr	r2, [pc, #48]	@ (8003474 <UART_SetConfig+0xc8>)
 8003444:	fba2 3100 	umull	r3, r1, r2, r0
 8003448:	0949      	lsrs	r1, r1, #5
 800344a:	2364      	movs	r3, #100	@ 0x64
 800344c:	fb03 0311 	mls	r3, r3, r1, r0
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	3332      	adds	r3, #50	@ 0x32
 8003454:	fba2 2303 	umull	r2, r3, r2, r3
 8003458:	f3c3 1242 	ubfx	r2, r3, #5, #3
 800345c:	091b      	lsrs	r3, r3, #4
 800345e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003462:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003466:	4413      	add	r3, r2
 8003468:	60ab      	str	r3, [r5, #8]
}
 800346a:	bd38      	pop	{r3, r4, r5, pc}
 800346c:	40011000 	.word	0x40011000
 8003470:	40011400 	.word	0x40011400
 8003474:	51eb851f 	.word	0x51eb851f

08003478 <HAL_UART_Init>:
  if (huart == NULL)
 8003478:	b370      	cbz	r0, 80034d8 <HAL_UART_Init+0x60>
{
 800347a:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800347c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003480:	4604      	mov	r4, r0
 8003482:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003486:	b313      	cbz	r3, 80034ce <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 8003488:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800348a:	2324      	movs	r3, #36	@ 0x24
 800348c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003490:	68d3      	ldr	r3, [r2, #12]
 8003492:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  UART_SetConfig(huart);
 8003496:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003498:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800349a:	f7ff ff87 	bl	80033ac <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	6919      	ldr	r1, [r3, #16]
 80034a2:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 80034a6:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a8:	6959      	ldr	r1, [r3, #20]
 80034aa:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 80034ae:	6159      	str	r1, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80034b0:	68d9      	ldr	r1, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b2:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 80034b4:	f04f 0c20 	mov.w	ip, #32
  __HAL_UART_ENABLE(huart);
 80034b8:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 80034bc:	60d9      	str	r1, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034be:	6462      	str	r2, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034c0:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034c4:	f884 c042 	strb.w	ip, [r4, #66]	@ 0x42
  return HAL_OK;
 80034c8:	4610      	mov	r0, r2
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034ca:	6362      	str	r2, [r4, #52]	@ 0x34
}
 80034cc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80034ce:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80034d2:	f7fd fad9 	bl	8000a88 <HAL_UART_MspInit>
 80034d6:	e7d7      	b.n	8003488 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 80034d8:	2001      	movs	r0, #1
}
 80034da:	4770      	bx	lr

080034dc <HAL_UART_Transmit>:
{
 80034dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034e0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80034e2:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 80034e6:	2820      	cmp	r0, #32
 80034e8:	d14e      	bne.n	8003588 <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 80034ea:	4688      	mov	r8, r1
 80034ec:	b109      	cbz	r1, 80034f2 <HAL_UART_Transmit+0x16>
 80034ee:	4616      	mov	r6, r2
 80034f0:	b912      	cbnz	r2, 80034f8 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 80034f2:	2001      	movs	r0, #1
}
 80034f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034f8:	461f      	mov	r7, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fa:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034fe:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003500:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003504:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8003508:	f7fd fbd2 	bl	8000cb0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800350c:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 800350e:	84a6      	strh	r6, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8003514:	4605      	mov	r5, r0
    huart->TxXferCount = Size;
 8003516:	84e6      	strh	r6, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003518:	d039      	beq.n	800358e <HAL_UART_Transmit+0xb2>
    while (huart->TxXferCount > 0U)
 800351a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800351c:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 800351e:	b292      	uxth	r2, r2
 8003520:	b1aa      	cbz	r2, 800354e <HAL_UART_Transmit+0x72>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	0616      	lsls	r6, r2, #24
 8003526:	d404      	bmi.n	8003532 <HAL_UART_Transmit+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8003528:	1c79      	adds	r1, r7, #1
 800352a:	d11e      	bne.n	800356a <HAL_UART_Transmit+0x8e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	0612      	lsls	r2, r2, #24
 8003530:	d5fc      	bpl.n	800352c <HAL_UART_Transmit+0x50>
      if (pdata8bits == NULL)
 8003532:	f1b8 0f00 	cmp.w	r8, #0
 8003536:	d021      	beq.n	800357c <HAL_UART_Transmit+0xa0>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003538:	f818 2b01 	ldrb.w	r2, [r8], #1
 800353c:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 800353e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003540:	3a01      	subs	r2, #1
 8003542:	b292      	uxth	r2, r2
 8003544:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003546:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003548:	b292      	uxth	r2, r2
 800354a:	2a00      	cmp	r2, #0
 800354c:	d1e9      	bne.n	8003522 <HAL_UART_Transmit+0x46>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	0652      	lsls	r2, r2, #25
 8003552:	d404      	bmi.n	800355e <HAL_UART_Transmit+0x82>
    if (Timeout != HAL_MAX_DELAY)
 8003554:	1c78      	adds	r0, r7, #1
 8003556:	d120      	bne.n	800359a <HAL_UART_Transmit+0xbe>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	0651      	lsls	r1, r2, #25
 800355c:	d5fc      	bpl.n	8003558 <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 800355e:	2320      	movs	r3, #32
 8003560:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8003564:	2000      	movs	r0, #0
}
 8003566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356a:	f7fd fba1 	bl	8000cb0 <HAL_GetTick>
 800356e:	1b40      	subs	r0, r0, r5
 8003570:	4287      	cmp	r7, r0
 8003572:	d31b      	bcc.n	80035ac <HAL_UART_Transmit+0xd0>
 8003574:	b1d7      	cbz	r7, 80035ac <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003576:	6823      	ldr	r3, [r4, #0]
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	e7d2      	b.n	8003522 <HAL_UART_Transmit+0x46>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800357c:	f839 2b02 	ldrh.w	r2, [r9], #2
 8003580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003586:	e7da      	b.n	800353e <HAL_UART_Transmit+0x62>
    return HAL_BUSY;
 8003588:	2002      	movs	r0, #2
}
 800358a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800358e:	6923      	ldr	r3, [r4, #16]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1c2      	bne.n	800351a <HAL_UART_Transmit+0x3e>
      pdata16bits = (const uint16_t *) pData;
 8003594:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8003596:	4698      	mov	r8, r3
 8003598:	e7bf      	b.n	800351a <HAL_UART_Transmit+0x3e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fd fb89 	bl	8000cb0 <HAL_GetTick>
 800359e:	1b43      	subs	r3, r0, r5
 80035a0:	429f      	cmp	r7, r3
 80035a2:	d303      	bcc.n	80035ac <HAL_UART_Transmit+0xd0>
 80035a4:	b117      	cbz	r7, 80035ac <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	e7d0      	b.n	800354e <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 80035ac:	2320      	movs	r3, #32
 80035ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80035b2:	2003      	movs	r0, #3
}
 80035b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080035b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80035b8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	e002      	b.n	80035c6 <USB_CoreReset+0xe>

    if (count > HAL_USB_TIMEOUT)
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80035c0:	6903      	ldr	r3, [r0, #16]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db09      	blt.n	80035da <USB_CoreReset+0x22>
    count++;
 80035c6:	9b01      	ldr	r3, [sp, #4]
 80035c8:	3301      	adds	r3, #1
 80035ca:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80035cc:	9b01      	ldr	r3, [sp, #4]
 80035ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80035d2:	d9f5      	bls.n	80035c0 <USB_CoreReset+0x8>
      return HAL_TIMEOUT;
 80035d4:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 80035d6:	b002      	add	sp, #8
 80035d8:	4770      	bx	lr
  count = 10U;
 80035da:	230a      	movs	r3, #10
 80035dc:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 80035de:	9b01      	ldr	r3, [sp, #4]
 80035e0:	b12b      	cbz	r3, 80035ee <USB_CoreReset+0x36>
    count--;
 80035e2:	9b01      	ldr	r3, [sp, #4]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 80035e8:	9b01      	ldr	r3, [sp, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1f9      	bne.n	80035e2 <USB_CoreReset+0x2a>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80035ee:	6903      	ldr	r3, [r0, #16]
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6103      	str	r3, [r0, #16]
 80035f6:	e003      	b.n	8003600 <USB_CoreReset+0x48>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80035f8:	6903      	ldr	r3, [r0, #16]
 80035fa:	f013 0301 	ands.w	r3, r3, #1
 80035fe:	d007      	beq.n	8003610 <USB_CoreReset+0x58>
    count++;
 8003600:	9b01      	ldr	r3, [sp, #4]
 8003602:	3301      	adds	r3, #1
 8003604:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003606:	9b01      	ldr	r3, [sp, #4]
 8003608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800360c:	d9f4      	bls.n	80035f8 <USB_CoreReset+0x40>
 800360e:	e7e1      	b.n	80035d4 <USB_CoreReset+0x1c>
  return HAL_OK;
 8003610:	4618      	mov	r0, r3
}
 8003612:	b002      	add	sp, #8
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop

08003618 <USB_CoreInit>:
{
 8003618:	b084      	sub	sp, #16
 800361a:	b510      	push	{r4, lr}
 800361c:	f10d 0c0c 	add.w	ip, sp, #12
 8003620:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003624:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8003628:	2b01      	cmp	r3, #1
{
 800362a:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800362c:	d124      	bne.n	8003678 <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800362e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
    if (cfg.use_external_vbus == 1U)
 8003630:	f89d 2018 	ldrb.w	r2, [sp, #24]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003634:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003638:	6383      	str	r3, [r0, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800363a:	68c3      	ldr	r3, [r0, #12]
 800363c:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003644:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003646:	68c3      	ldr	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8003648:	2a01      	cmp	r2, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800364a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800364e:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8003650:	d025      	beq.n	800369e <USB_CoreInit+0x86>
    ret = USB_CoreReset(USBx);
 8003652:	4620      	mov	r0, r4
 8003654:	f7ff ffb0 	bl	80035b8 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8003658:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d107      	bne.n	8003670 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003660:	68a3      	ldr	r3, [r4, #8]
 8003662:	f043 0306 	orr.w	r3, r3, #6
 8003666:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003668:	68a3      	ldr	r3, [r4, #8]
 800366a:	f043 0320 	orr.w	r3, r3, #32
 800366e:	60a3      	str	r3, [r4, #8]
}
 8003670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003674:	b004      	add	sp, #16
 8003676:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003678:	68c3      	ldr	r3, [r0, #12]
 800367a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800367e:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8003680:	f7ff ff9a 	bl	80035b8 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8003684:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8003688:	b923      	cbnz	r3, 8003694 <USB_CoreInit+0x7c>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800368a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800368c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003690:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003692:	e7e1      	b.n	8003658 <USB_CoreInit+0x40>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003694:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800369c:	e7dc      	b.n	8003658 <USB_CoreInit+0x40>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800369e:	68c3      	ldr	r3, [r0, #12]
 80036a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036a4:	60c3      	str	r3, [r0, #12]
 80036a6:	e7d4      	b.n	8003652 <USB_CoreInit+0x3a>

080036a8 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80036a8:	2a02      	cmp	r2, #2
{
 80036aa:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 80036ac:	d00a      	beq.n	80036c4 <USB_SetTurnaroundTime+0x1c>
 80036ae:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
 80036b8:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	430a      	orrs	r2, r1
}
 80036be:	2000      	movs	r0, #0
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80036c0:	60da      	str	r2, [r3, #12]
}
 80036c2:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80036c4:	4a26      	ldr	r2, [pc, #152]	@ (8003760 <USB_SetTurnaroundTime+0xb8>)
 80036c6:	4827      	ldr	r0, [pc, #156]	@ (8003764 <USB_SetTurnaroundTime+0xbc>)
 80036c8:	440a      	add	r2, r1
 80036ca:	4282      	cmp	r2, r0
 80036cc:	d932      	bls.n	8003734 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80036ce:	4a26      	ldr	r2, [pc, #152]	@ (8003768 <USB_SetTurnaroundTime+0xc0>)
 80036d0:	4826      	ldr	r0, [pc, #152]	@ (800376c <USB_SetTurnaroundTime+0xc4>)
 80036d2:	440a      	add	r2, r1
 80036d4:	4282      	cmp	r2, r0
 80036d6:	d930      	bls.n	800373a <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80036d8:	4825      	ldr	r0, [pc, #148]	@ (8003770 <USB_SetTurnaroundTime+0xc8>)
 80036da:	f5a1 0274 	sub.w	r2, r1, #15990784	@ 0xf40000
 80036de:	f5a2 5210 	sub.w	r2, r2, #9216	@ 0x2400
 80036e2:	4282      	cmp	r2, r0
 80036e4:	d92c      	bls.n	8003740 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80036e6:	4823      	ldr	r0, [pc, #140]	@ (8003774 <USB_SetTurnaroundTime+0xcc>)
 80036e8:	f1a1 7283 	sub.w	r2, r1, #17170432	@ 0x1060000
 80036ec:	f5a2 42e7 	sub.w	r2, r2, #29568	@ 0x7380
 80036f0:	4282      	cmp	r2, r0
 80036f2:	d328      	bcc.n	8003746 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80036f4:	4a20      	ldr	r2, [pc, #128]	@ (8003778 <USB_SetTurnaroundTime+0xd0>)
 80036f6:	4821      	ldr	r0, [pc, #132]	@ (800377c <USB_SetTurnaroundTime+0xd4>)
 80036f8:	440a      	add	r2, r1
 80036fa:	4282      	cmp	r2, r0
 80036fc:	d926      	bls.n	800374c <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80036fe:	4a20      	ldr	r2, [pc, #128]	@ (8003780 <USB_SetTurnaroundTime+0xd8>)
 8003700:	4820      	ldr	r0, [pc, #128]	@ (8003784 <USB_SetTurnaroundTime+0xdc>)
 8003702:	440a      	add	r2, r1
 8003704:	4282      	cmp	r2, r0
 8003706:	d324      	bcc.n	8003752 <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003708:	4a1f      	ldr	r2, [pc, #124]	@ (8003788 <USB_SetTurnaroundTime+0xe0>)
 800370a:	4820      	ldr	r0, [pc, #128]	@ (800378c <USB_SetTurnaroundTime+0xe4>)
 800370c:	440a      	add	r2, r1
 800370e:	4282      	cmp	r2, r0
 8003710:	d3cd      	bcc.n	80036ae <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003712:	481f      	ldr	r0, [pc, #124]	@ (8003790 <USB_SetTurnaroundTime+0xe8>)
 8003714:	f1a1 72b7 	sub.w	r2, r1, #23986176	@ 0x16e0000
 8003718:	f5a2 5258 	sub.w	r2, r2, #13824	@ 0x3600
 800371c:	4282      	cmp	r2, r0
 800371e:	d31b      	bcc.n	8003758 <USB_SetTurnaroundTime+0xb0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003720:	4a1c      	ldr	r2, [pc, #112]	@ (8003794 <USB_SetTurnaroundTime+0xec>)
 8003722:	481d      	ldr	r0, [pc, #116]	@ (8003798 <USB_SetTurnaroundTime+0xf0>)
 8003724:	440a      	add	r2, r1
 8003726:	4282      	cmp	r2, r0
 8003728:	bf2c      	ite	cs
 800372a:	f44f 51c0 	movcs.w	r1, #6144	@ 0x1800
 800372e:	f44f 51e0 	movcc.w	r1, #7168	@ 0x1c00
 8003732:	e7be      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 8003734:	f44f 5170 	mov.w	r1, #15360	@ 0x3c00
 8003738:	e7bb      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 800373a:	f44f 5160 	mov.w	r1, #14336	@ 0x3800
 800373e:	e7b8      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 8003740:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 8003744:	e7b5      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 8003746:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800374a:	e7b2      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 800374c:	f44f 5130 	mov.w	r1, #11264	@ 0x2c00
 8003750:	e7af      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 8003752:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8003756:	e7ac      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 8003758:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800375c:	e7a9      	b.n	80036b2 <USB_SetTurnaroundTime+0xa>
 800375e:	bf00      	nop
 8003760:	ff275340 	.word	0xff275340
 8003764:	000c34ff 	.word	0x000c34ff
 8003768:	ff1b1e40 	.word	0xff1b1e40
 800376c:	000f423f 	.word	0x000f423f
 8003770:	00124f7f 	.word	0x00124f7f
 8003774:	0013d620 	.word	0x0013d620
 8003778:	fee5b660 	.word	0xfee5b660
 800377c:	0016e35f 	.word	0x0016e35f
 8003780:	feced300 	.word	0xfeced300
 8003784:	001b7740 	.word	0x001b7740
 8003788:	feb35bc0 	.word	0xfeb35bc0
 800378c:	002191c0 	.word	0x002191c0
 8003790:	00387520 	.word	0x00387520
 8003794:	fe5954e0 	.word	0xfe5954e0
 8003798:	00419ce0 	.word	0x00419ce0

0800379c <USB_EnableGlobalInt>:
{
 800379c:	4603      	mov	r3, r0
}
 800379e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	609a      	str	r2, [r3, #8]
}
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop

080037ac <USB_DisableGlobalInt>:
{
 80037ac:	4603      	mov	r3, r0
}
 80037ae:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	f022 0201 	bic.w	r2, r2, #1
 80037b6:	609a      	str	r2, [r3, #8]
}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop

080037bc <USB_SetCurrentMode>:
{
 80037bc:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037be:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80037c0:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037c2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
{
 80037c6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037c8:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80037ca:	d018      	beq.n	80037fe <USB_SetCurrentMode+0x42>
  else if (mode == USB_DEVICE_MODE)
 80037cc:	b9a9      	cbnz	r1, 80037fa <USB_SetCurrentMode+0x3e>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80037ce:	68c3      	ldr	r3, [r0, #12]
 80037d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
  uint32_t ms = 0U;
 80037d4:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80037d6:	60c3      	str	r3, [r0, #12]
 80037d8:	e001      	b.n	80037de <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037da:	2cc8      	cmp	r4, #200	@ 0xc8
 80037dc:	d00d      	beq.n	80037fa <USB_SetCurrentMode+0x3e>
      HAL_Delay(10U);
 80037de:	200a      	movs	r0, #10
 80037e0:	f7fd fa6c 	bl	8000cbc <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 80037e4:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037e6:	07db      	lsls	r3, r3, #31
      ms += 10U;
 80037e8:	f104 040a 	add.w	r4, r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037ec:	d4f5      	bmi.n	80037da <USB_SetCurrentMode+0x1e>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80037ee:	f1a4 00c8 	sub.w	r0, r4, #200	@ 0xc8
 80037f2:	fab0 f080 	clz	r0, r0
 80037f6:	0940      	lsrs	r0, r0, #5
}
 80037f8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80037fa:	2001      	movs	r0, #1
}
 80037fc:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80037fe:	68c3      	ldr	r3, [r0, #12]
 8003800:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
  uint32_t ms = 0U;
 8003804:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003806:	60c3      	str	r3, [r0, #12]
 8003808:	e001      	b.n	800380e <USB_SetCurrentMode+0x52>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800380a:	2cc8      	cmp	r4, #200	@ 0xc8
 800380c:	d0f5      	beq.n	80037fa <USB_SetCurrentMode+0x3e>
      HAL_Delay(10U);
 800380e:	200a      	movs	r0, #10
 8003810:	f7fd fa54 	bl	8000cbc <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8003814:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003816:	07da      	lsls	r2, r3, #31
      ms += 10U;
 8003818:	f104 040a 	add.w	r4, r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800381c:	d5f5      	bpl.n	800380a <USB_SetCurrentMode+0x4e>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800381e:	f1a4 00c8 	sub.w	r0, r4, #200	@ 0xc8
 8003822:	fab0 f080 	clz	r0, r0
 8003826:	0940      	lsrs	r0, r0, #5
 8003828:	e7e6      	b.n	80037f8 <USB_SetCurrentMode+0x3c>
 800382a:	bf00      	nop

0800382c <USB_FlushTxFifo>:
{
 800382c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800382e:	2300      	movs	r3, #0
 8003830:	9301      	str	r3, [sp, #4]
 8003832:	e002      	b.n	800383a <USB_FlushTxFifo+0xe>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003834:	6903      	ldr	r3, [r0, #16]
 8003836:	2b00      	cmp	r3, #0
 8003838:	db09      	blt.n	800384e <USB_FlushTxFifo+0x22>
    count++;
 800383a:	9b01      	ldr	r3, [sp, #4]
 800383c:	3301      	adds	r3, #1
 800383e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003840:	9b01      	ldr	r3, [sp, #4]
 8003842:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003846:	d9f5      	bls.n	8003834 <USB_FlushTxFifo+0x8>
      return HAL_TIMEOUT;
 8003848:	2003      	movs	r0, #3
}
 800384a:	b002      	add	sp, #8
 800384c:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800384e:	0189      	lsls	r1, r1, #6
  count = 0U;
 8003850:	2300      	movs	r3, #0
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003852:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8003856:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003858:	6101      	str	r1, [r0, #16]
 800385a:	e003      	b.n	8003864 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800385c:	6903      	ldr	r3, [r0, #16]
 800385e:	f013 0320 	ands.w	r3, r3, #32
 8003862:	d007      	beq.n	8003874 <USB_FlushTxFifo+0x48>
    count++;
 8003864:	9b01      	ldr	r3, [sp, #4]
 8003866:	3301      	adds	r3, #1
 8003868:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800386a:	9b01      	ldr	r3, [sp, #4]
 800386c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003870:	d9f4      	bls.n	800385c <USB_FlushTxFifo+0x30>
 8003872:	e7e9      	b.n	8003848 <USB_FlushTxFifo+0x1c>
  return HAL_OK;
 8003874:	4618      	mov	r0, r3
}
 8003876:	b002      	add	sp, #8
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop

0800387c <USB_FlushRxFifo>:
{
 800387c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	9301      	str	r3, [sp, #4]
 8003882:	e002      	b.n	800388a <USB_FlushRxFifo+0xe>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003884:	6903      	ldr	r3, [r0, #16]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db09      	blt.n	800389e <USB_FlushRxFifo+0x22>
    count++;
 800388a:	9b01      	ldr	r3, [sp, #4]
 800388c:	3301      	adds	r3, #1
 800388e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003890:	9b01      	ldr	r3, [sp, #4]
 8003892:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003896:	d9f5      	bls.n	8003884 <USB_FlushRxFifo+0x8>
      return HAL_TIMEOUT;
 8003898:	2003      	movs	r0, #3
}
 800389a:	b002      	add	sp, #8
 800389c:	4770      	bx	lr
  count = 0U;
 800389e:	2200      	movs	r2, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80038a0:	2310      	movs	r3, #16
  count = 0U;
 80038a2:	9201      	str	r2, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80038a4:	6103      	str	r3, [r0, #16]
 80038a6:	e003      	b.n	80038b0 <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80038a8:	6903      	ldr	r3, [r0, #16]
 80038aa:	f013 0310 	ands.w	r3, r3, #16
 80038ae:	d007      	beq.n	80038c0 <USB_FlushRxFifo+0x44>
    count++;
 80038b0:	9b01      	ldr	r3, [sp, #4]
 80038b2:	3301      	adds	r3, #1
 80038b4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80038b6:	9b01      	ldr	r3, [sp, #4]
 80038b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80038bc:	d9f4      	bls.n	80038a8 <USB_FlushRxFifo+0x2c>
 80038be:	e7eb      	b.n	8003898 <USB_FlushRxFifo+0x1c>
  return HAL_OK;
 80038c0:	4618      	mov	r0, r3
}
 80038c2:	b002      	add	sp, #8
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop

080038c8 <USB_DevInit>:
{
 80038c8:	b084      	sub	sp, #16
 80038ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038cc:	ac07      	add	r4, sp, #28
 80038ce:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80038d2:	2300      	movs	r3, #0
 80038d4:	f89d 501c 	ldrb.w	r5, [sp, #28]
 80038d8:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
{
 80038dc:	4604      	mov	r4, r0
    USBx->DIEPTXF[i] = 0U;
 80038de:	4619      	mov	r1, r3
 80038e0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80038e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80038e8:	3301      	adds	r3, #1
 80038ea:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80038ec:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80038ee:	d1f7      	bne.n	80038e0 <USB_DevInit+0x18>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038f0:	f504 6700 	add.w	r7, r4, #2048	@ 0x800
  if (cfg.vbus_sensing_enable == 0U)
 80038f4:	2e00      	cmp	r6, #0
 80038f6:	f040 809f 	bne.w	8003a38 <USB_DevInit+0x170>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	607b      	str	r3, [r7, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003902:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003904:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003908:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800390a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800390c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003910:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003912:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003914:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003918:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 800391a:	2300      	movs	r3, #0
 800391c:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003920:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8003924:	2b01      	cmp	r3, #1
 8003926:	f000 8097 	beq.w	8003a58 <USB_DevInit+0x190>
  USBx_DEVICE->DCFG |= speed;
 800392a:	f8d4 3800 	ldr.w	r3, [r4, #2048]	@ 0x800
 800392e:	f043 0303 	orr.w	r3, r3, #3
 8003932:	f8c4 3800 	str.w	r3, [r4, #2048]	@ 0x800
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003936:	2110      	movs	r1, #16
 8003938:	4620      	mov	r0, r4
 800393a:	f7ff ff77 	bl	800382c <USB_FlushTxFifo>
 800393e:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003940:	4620      	mov	r0, r4
 8003942:	f7ff ff9b 	bl	800387c <USB_FlushRxFifo>
 8003946:	ea41 0e00 	orr.w	lr, r1, r0
 800394a:	fa5f fe8e 	uxtb.w	lr, lr
  USBx_DEVICE->DIEPMSK = 0U;
 800394e:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003950:	f1be 0e00 	subs.w	lr, lr, #0
  USBx_DEVICE->DIEPMSK = 0U;
 8003954:	613a      	str	r2, [r7, #16]
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003956:	bf18      	it	ne
 8003958:	f04f 0e01 	movne.w	lr, #1
  USBx_DEVICE->DOEPMSK = 0U;
 800395c:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800395e:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003960:	b305      	cbz	r5, 80039a4 <USB_DevInit+0xdc>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003962:	f8d4 1900 	ldr.w	r1, [r4, #2304]	@ 0x900
 8003966:	2900      	cmp	r1, #0
 8003968:	f504 6310 	add.w	r3, r4, #2304	@ 0x900
 800396c:	db15      	blt.n	800399a <USB_DevInit+0xd2>
      USBx_INEP(i)->DIEPCTL = 0U;
 800396e:	2100      	movs	r1, #0
 8003970:	6019      	str	r1, [r3, #0]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003972:	2000      	movs	r0, #0
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003974:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003978:	3201      	adds	r2, #1
 800397a:	42aa      	cmp	r2, r5
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800397c:	6118      	str	r0, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800397e:	6099      	str	r1, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003980:	f103 0320 	add.w	r3, r3, #32
 8003984:	d036      	beq.n	80039f4 <USB_DevInit+0x12c>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003986:	f8d3 c000 	ldr.w	ip, [r3]
 800398a:	f1bc 0f00 	cmp.w	ip, #0
 800398e:	daee      	bge.n	800396e <USB_DevInit+0xa6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003990:	f04f 4c90 	mov.w	ip, #1207959552	@ 0x48000000
 8003994:	f8c3 c000 	str.w	ip, [r3]
 8003998:	e7ee      	b.n	8003978 <USB_DevInit+0xb0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800399a:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800399e:	f8c4 1900 	str.w	r1, [r4, #2304]	@ 0x900
 80039a2:	e7e6      	b.n	8003972 <USB_DevInit+0xaa>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039aa:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 80039ac:	2200      	movs	r2, #0
  if (cfg.dma_enable == 0U)
 80039ae:	f89d 301e 	ldrb.w	r3, [sp, #30]
  USBx->GINTMSK = 0U;
 80039b2:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80039b4:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80039b8:	6162      	str	r2, [r4, #20]
  if (cfg.dma_enable == 0U)
 80039ba:	b91b      	cbnz	r3, 80039c4 <USB_DevInit+0xfc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80039bc:	69a3      	ldr	r3, [r4, #24]
 80039be:	f043 0310 	orr.w	r3, r3, #16
 80039c2:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80039c4:	69a2      	ldr	r2, [r4, #24]
 80039c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a78 <USB_DevInit+0x1b0>)
 80039c8:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 80039ca:	f89d 2022 	ldrb.w	r2, [sp, #34]	@ 0x22
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80039ce:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80039d0:	b11a      	cbz	r2, 80039da <USB_DevInit+0x112>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80039d2:	69a3      	ldr	r3, [r4, #24]
 80039d4:	f043 0308 	orr.w	r3, r3, #8
 80039d8:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80039da:	2e01      	cmp	r6, #1
 80039dc:	d105      	bne.n	80039ea <USB_DevInit+0x122>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80039de:	69a3      	ldr	r3, [r4, #24]
 80039e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80039e4:	f043 0304 	orr.w	r3, r3, #4
 80039e8:	61a3      	str	r3, [r4, #24]
}
 80039ea:	4670      	mov	r0, lr
 80039ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80039f0:	b004      	add	sp, #16
 80039f2:	4770      	bx	lr
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80039f4:	f8d4 2b00 	ldr.w	r2, [r4, #2816]	@ 0xb00
 80039f8:	2a00      	cmp	r2, #0
 80039fa:	f504 6330 	add.w	r3, r4, #2816	@ 0xb00
 80039fe:	db15      	blt.n	8003a2c <USB_DevInit+0x164>
 8003a00:	2200      	movs	r2, #0
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a02:	2100      	movs	r1, #0
 8003a04:	6019      	str	r1, [r3, #0]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a06:	f04f 0c00 	mov.w	ip, #0
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a0a:	f64f 307f 	movw	r0, #64383	@ 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a0e:	3201      	adds	r2, #1
 8003a10:	42aa      	cmp	r2, r5
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a12:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a16:	6098      	str	r0, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a18:	f103 0320 	add.w	r3, r3, #32
 8003a1c:	d0c2      	beq.n	80039a4 <USB_DevInit+0xdc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a1e:	6819      	ldr	r1, [r3, #0]
 8003a20:	2900      	cmp	r1, #0
 8003a22:	daee      	bge.n	8003a02 <USB_DevInit+0x13a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a24:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8003a28:	6019      	str	r1, [r3, #0]
 8003a2a:	e7f0      	b.n	8003a0e <USB_DevInit+0x146>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a2c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003a30:	f8c4 2b00 	str.w	r2, [r4, #2816]	@ 0xb00
 8003a34:	2200      	movs	r2, #0
 8003a36:	e7e6      	b.n	8003a06 <USB_DevInit+0x13e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003a38:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a3e:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003a40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003a46:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003a4e:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	f47f af69 	bne.w	800392a <USB_DevInit+0x62>
    if (cfg.speed == USBD_HS_SPEED)
 8003a58:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8003a5c:	b923      	cbnz	r3, 8003a68 <USB_DevInit+0x1a0>
  USBx_DEVICE->DCFG |= speed;
 8003a5e:	f8d4 3800 	ldr.w	r3, [r4, #2048]	@ 0x800
 8003a62:	f8c4 3800 	str.w	r3, [r4, #2048]	@ 0x800
  return HAL_OK;
 8003a66:	e766      	b.n	8003936 <USB_DevInit+0x6e>
  USBx_DEVICE->DCFG |= speed;
 8003a68:	f8d4 3800 	ldr.w	r3, [r4, #2048]	@ 0x800
 8003a6c:	f043 0301 	orr.w	r3, r3, #1
 8003a70:	f8c4 3800 	str.w	r3, [r4, #2048]	@ 0x800
  return HAL_OK;
 8003a74:	e75f      	b.n	8003936 <USB_DevInit+0x6e>
 8003a76:	bf00      	nop
 8003a78:	803c3800 	.word	0x803c3800

08003a7c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003a7c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003a80:	f013 0006 	ands.w	r0, r3, #6
 8003a84:	d004      	beq.n	8003a90 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 8003a86:	f013 0f02 	tst.w	r3, #2
 8003a8a:	bf14      	ite	ne
 8003a8c:	2002      	movne	r0, #2
 8003a8e:	200f      	moveq	r0, #15
}
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop

08003a94 <USB_ActivateEndpoint>:
{
 8003a94:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8003a96:	780a      	ldrb	r2, [r1, #0]
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f002 0e0f 	and.w	lr, r2, #15
 8003a9e:	fa03 f30e 	lsl.w	r3, r3, lr
  if (ep->is_in == 1U)
 8003aa2:	f891 e001 	ldrb.w	lr, [r1, #1]
 8003aa6:	f1be 0f01 	cmp.w	lr, #1
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003aaa:	f500 6c00 	add.w	ip, r0, #2048	@ 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003aae:	eb00 1042 	add.w	r0, r0, r2, lsl #5
  if (ep->is_in == 1U)
 8003ab2:	d01a      	beq.n	8003aea <USB_ActivateEndpoint+0x56>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003ab4:	f8dc 201c 	ldr.w	r2, [ip, #28]
 8003ab8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8003abc:	f8cc 301c 	str.w	r3, [ip, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003ac0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003ac4:	041b      	lsls	r3, r3, #16
 8003ac6:	d40e      	bmi.n	8003ae6 <USB_ActivateEndpoint+0x52>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003ac8:	688b      	ldr	r3, [r1, #8]
 8003aca:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	@ 0xb00
                                    ((uint32_t)ep->type << 18) |
 8003ace:	790a      	ldrb	r2, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003ad0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ad4:	4323      	orrs	r3, r4
 8003ad6:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 8003ada:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ae2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003aea:	f8dc 401c 	ldr.w	r4, [ip, #28]
 8003aee:	4323      	orrs	r3, r4
 8003af0:	f8cc 301c 	str.w	r3, [ip, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003af4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003af8:	041c      	lsls	r4, r3, #16
 8003afa:	d4f4      	bmi.n	8003ae6 <USB_ActivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003afc:	688b      	ldr	r3, [r1, #8]
 8003afe:	f8d0 4900 	ldr.w	r4, [r0, #2304]	@ 0x900
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003b02:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003b04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b08:	4323      	orrs	r3, r4
 8003b0a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8003b0e:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8003b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b1a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003b1e:	2000      	movs	r0, #0
 8003b20:	bd10      	pop	{r4, pc}
 8003b22:	bf00      	nop

08003b24 <USB_DeactivateEndpoint>:
{
 8003b24:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 8003b26:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8003b28:	7849      	ldrb	r1, [r1, #1]
 8003b2a:	2901      	cmp	r1, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003b2c:	eb00 1342 	add.w	r3, r0, r2, lsl #5
  if (ep->is_in == 1U)
 8003b30:	d02c      	beq.n	8003b8c <USB_DeactivateEndpoint+0x68>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003b32:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003b36:	2900      	cmp	r1, #0
 8003b38:	db1b      	blt.n	8003b72 <USB_DeactivateEndpoint+0x4e>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003b3a:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8003b3e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8003b42:	f002 020f 	and.w	r2, r2, #15
 8003b46:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4a:	ea24 0402 	bic.w	r4, r4, r2
 8003b4e:	f8c0 483c 	str.w	r4, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003b52:	f8d0 481c 	ldr.w	r4, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003b56:	4922      	ldr	r1, [pc, #136]	@ (8003be0 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003b58:	ea24 0202 	bic.w	r2, r4, r2
 8003b5c:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003b60:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
}
 8003b64:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003b68:	4011      	ands	r1, r2
}
 8003b6a:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003b6c:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
}
 8003b70:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b72:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003b76:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 8003b7a:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003b7e:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003b82:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8003b86:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
 8003b8a:	e7d6      	b.n	8003b3a <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003b8c:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8003b90:	2900      	cmp	r1, #0
 8003b92:	da0b      	bge.n	8003bac <USB_DeactivateEndpoint+0x88>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003b94:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8003b98:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 8003b9c:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003ba0:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8003ba4:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8003ba8:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003bac:	f8d0 183c 	ldr.w	r1, [r0, #2108]	@ 0x83c
 8003bb0:	f002 040f 	and.w	r4, r2, #15
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	40a2      	lsls	r2, r4
 8003bb8:	ea21 0102 	bic.w	r1, r1, r2
 8003bbc:	f8c0 183c 	str.w	r1, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003bc0:	f8d0 481c 	ldr.w	r4, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003bc4:	4907      	ldr	r1, [pc, #28]	@ (8003be4 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003bc6:	ea24 0202 	bic.w	r2, r4, r2
 8003bca:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003bce:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
}
 8003bd2:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003bd6:	4011      	ands	r1, r2
}
 8003bd8:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003bda:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
}
 8003bde:	4770      	bx	lr
 8003be0:	eff37800 	.word	0xeff37800
 8003be4:	ec337800 	.word	0xec337800

08003be8 <USB_EPStartXfer>:
{
 8003be8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (ep->is_in == 1U)
 8003bec:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8003bee:	780e      	ldrb	r6, [r1, #0]
    if (ep->xfer_len == 0U)
 8003bf0:	690d      	ldr	r5, [r1, #16]
        if (ep->type == EP_TYPE_ISOC)
 8003bf2:	f891 e004 	ldrb.w	lr, [r1, #4]
  if (ep->is_in == 1U)
 8003bf6:	2c01      	cmp	r4, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003bf8:	eb00 1346 	add.w	r3, r0, r6, lsl #5
  if (ep->is_in == 1U)
 8003bfc:	d05b      	beq.n	8003cb6 <USB_EPStartXfer+0xce>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003bfe:	f8d3 4b10 	ldr.w	r4, [r3, #2832]	@ 0xb10
 8003c02:	f36f 0412 	bfc	r4, #0, #19
 8003c06:	f8c3 4b10 	str.w	r4, [r3, #2832]	@ 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8003c0a:	f8d3 4b10 	ldr.w	r4, [r3, #2832]	@ 0xb10
 8003c0e:	f36f 44dc 	bfc	r4, #19, #10
 8003c12:	f8c3 4b10 	str.w	r4, [r3, #2832]	@ 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003c16:	f503 6c30 	add.w	ip, r3, #2816	@ 0xb00
        ep->xfer_len = ep->maxpacket;
 8003c1a:	688c      	ldr	r4, [r1, #8]
    if (epnum == 0U)
 8003c1c:	bb56      	cbnz	r6, 8003c74 <USB_EPStartXfer+0x8c>
      if (ep->xfer_len > 0U)
 8003c1e:	b105      	cbz	r5, 8003c22 <USB_EPStartXfer+0x3a>
        ep->xfer_len = ep->maxpacket;
 8003c20:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8003c22:	620c      	str	r4, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8003c24:	f8dc 5010 	ldr.w	r5, [ip, #16]
 8003c28:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003c2c:	432c      	orrs	r4, r5
 8003c2e:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003c32:	f8dc 4010 	ldr.w	r4, [ip, #16]
    if (dma == 1U)
 8003c36:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003c38:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8003c3c:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 8003c40:	d033      	beq.n	8003caa <USB_EPStartXfer+0xc2>
    if (ep->type == EP_TYPE_ISOC)
 8003c42:	f1be 0f01 	cmp.w	lr, #1
 8003c46:	d10c      	bne.n	8003c62 <USB_EPStartXfer+0x7a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003c48:	f8d0 2808 	ldr.w	r2, [r0, #2056]	@ 0x808
 8003c4c:	f412 7f80 	tst.w	r2, #256	@ 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8003c50:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003c54:	bf0c      	ite	eq
 8003c56:	f042 5200 	orreq.w	r2, r2, #536870912	@ 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003c5a:	f042 5280 	orrne.w	r2, r2, #268435456	@ 0x10000000
 8003c5e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003c62:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003c66:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 8003c6a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8003c6e:	2000      	movs	r0, #0
 8003c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (ep->xfer_len == 0U)
 8003c74:	2d00      	cmp	r5, #0
 8003c76:	d0d5      	beq.n	8003c24 <USB_EPStartXfer+0x3c>
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003c78:	4e61      	ldr	r6, [pc, #388]	@ (8003e00 <USB_EPStartXfer+0x218>)
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003c7a:	4425      	add	r5, r4
 8003c7c:	3d01      	subs	r5, #1
 8003c7e:	fbb5 f5f4 	udiv	r5, r5, r4
 8003c82:	b2ad      	uxth	r5, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8003c84:	fb05 f404 	mul.w	r4, r5, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003c88:	ea06 45c5 	and.w	r5, r6, r5, lsl #19
 8003c8c:	f8dc 6010 	ldr.w	r6, [ip, #16]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8003c90:	620c      	str	r4, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003c92:	4335      	orrs	r5, r6
 8003c94:	f8cc 5010 	str.w	r5, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8003c98:	f8dc 5010 	ldr.w	r5, [ip, #16]
 8003c9c:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003ca0:	432c      	orrs	r4, r5
    if (dma == 1U)
 8003ca2:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8003ca4:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 8003ca8:	d1cb      	bne.n	8003c42 <USB_EPStartXfer+0x5a>
      if ((uint32_t)ep->xfer_buff != 0U)
 8003caa:	68ca      	ldr	r2, [r1, #12]
 8003cac:	2a00      	cmp	r2, #0
 8003cae:	d0c8      	beq.n	8003c42 <USB_EPStartXfer+0x5a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8003cb0:	f8cc 2014 	str.w	r2, [ip, #20]
 8003cb4:	e7c5      	b.n	8003c42 <USB_EPStartXfer+0x5a>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003cb6:	f503 6410 	add.w	r4, r3, #2304	@ 0x900
    if (ep->xfer_len == 0U)
 8003cba:	b38d      	cbz	r5, 8003d20 <USB_EPStartXfer+0x138>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003cbc:	6927      	ldr	r7, [r4, #16]
        if (ep->xfer_len > ep->maxpacket)
 8003cbe:	f8d1 9008 	ldr.w	r9, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003cc2:	f36f 0712 	bfc	r7, #0, #19
 8003cc6:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003cc8:	6927      	ldr	r7, [r4, #16]
 8003cca:	f36f 47dc 	bfc	r7, #19, #10
 8003cce:	6127      	str	r7, [r4, #16]
      if (epnum == 0U)
 8003cd0:	2e00      	cmp	r6, #0
 8003cd2:	d14f      	bne.n	8003d74 <USB_EPStartXfer+0x18c>
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003cd4:	6927      	ldr	r7, [r4, #16]
        if (ep->xfer_len > ep->maxpacket)
 8003cd6:	45a9      	cmp	r9, r5
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003cd8:	f447 2700 	orr.w	r7, r7, #524288	@ 0x80000
          ep->xfer_len = ep->maxpacket;
 8003cdc:	bf3c      	itt	cc
 8003cde:	f8c1 9010 	strcc.w	r9, [r1, #16]
 8003ce2:	464d      	movcc	r5, r9
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003ce4:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003ce6:	6927      	ldr	r7, [r4, #16]
 8003ce8:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8003cec:	433d      	orrs	r5, r7
    if (dma == 1U)
 8003cee:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003cf0:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 8003cf2:	d023      	beq.n	8003d3c <USB_EPStartXfer+0x154>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003cf4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8003cf8:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003cfc:	f044 4404 	orr.w	r4, r4, #2214592512	@ 0x84000000
 8003d00:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        if (ep->xfer_len > 0U)
 8003d04:	690c      	ldr	r4, [r1, #16]
      if (ep->type != EP_TYPE_ISOC)
 8003d06:	d058      	beq.n	8003dba <USB_EPStartXfer+0x1d2>
        if (ep->xfer_len > 0U)
 8003d08:	2c00      	cmp	r4, #0
 8003d0a:	d0b0      	beq.n	8003c6e <USB_EPStartXfer+0x86>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8003d0c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	@ 0x834
 8003d10:	f006 060f 	and.w	r6, r6, #15
 8003d14:	2301      	movs	r3, #1
 8003d16:	40b3      	lsls	r3, r6
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8003d1e:	e7a6      	b.n	8003c6e <USB_EPStartXfer+0x86>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003d20:	6925      	ldr	r5, [r4, #16]
 8003d22:	f36f 45dc 	bfc	r5, #19, #10
 8003d26:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003d28:	6925      	ldr	r5, [r4, #16]
 8003d2a:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8003d2e:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003d30:	6925      	ldr	r5, [r4, #16]
    if (dma == 1U)
 8003d32:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003d34:	f36f 0512 	bfc	r5, #0, #19
 8003d38:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 8003d3a:	d1db      	bne.n	8003cf4 <USB_EPStartXfer+0x10c>
      if ((uint32_t)ep->dma_addr != 0U)
 8003d3c:	69ca      	ldr	r2, [r1, #28]
 8003d3e:	b102      	cbz	r2, 8003d42 <USB_EPStartXfer+0x15a>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8003d40:	6162      	str	r2, [r4, #20]
      if (ep->type == EP_TYPE_ISOC)
 8003d42:	f1be 0f01 	cmp.w	lr, #1
 8003d46:	d10c      	bne.n	8003d62 <USB_EPStartXfer+0x17a>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003d48:	f8d0 2808 	ldr.w	r2, [r0, #2056]	@ 0x808
 8003d4c:	f412 7f80 	tst.w	r2, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003d50:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003d54:	bf0c      	ite	eq
 8003d56:	f042 5200 	orreq.w	r2, r2, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003d5a:	f042 5280 	orrne.w	r2, r2, #268435456	@ 0x10000000
 8003d5e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003d62:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003d66:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 8003d6a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
}
 8003d6e:	2000      	movs	r0, #0
 8003d70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8003d74:	4f22      	ldr	r7, [pc, #136]	@ (8003e00 <USB_EPStartXfer+0x218>)
 8003d76:	f8d4 8010 	ldr.w	r8, [r4, #16]
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003d7a:	eb09 0c05 	add.w	ip, r9, r5
 8003d7e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003d82:	fbbc fcf9 	udiv	ip, ip, r9
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8003d86:	ea07 47cc 	and.w	r7, r7, ip, lsl #19
 8003d8a:	ea47 0708 	orr.w	r7, r7, r8
        if (ep->type == EP_TYPE_ISOC)
 8003d8e:	f1be 0f01 	cmp.w	lr, #1
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8003d92:	6127      	str	r7, [r4, #16]
        if (ep->type == EP_TYPE_ISOC)
 8003d94:	fa1f fc8c 	uxth.w	ip, ip
 8003d98:	d1a5      	bne.n	8003ce6 <USB_EPStartXfer+0xfe>
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8003d9a:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8003d9e:	f00c 47c0 	and.w	r7, ip, #1610612736	@ 0x60000000
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8003da2:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8003da6:	f02c 4cc0 	bic.w	ip, ip, #1610612736	@ 0x60000000
 8003daa:	f8c4 c010 	str.w	ip, [r4, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8003dae:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8003db2:	ea47 070c 	orr.w	r7, r7, ip
 8003db6:	6127      	str	r7, [r4, #16]
 8003db8:	e795      	b.n	8003ce6 <USB_EPStartXfer+0xfe>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003dba:	f8d0 5808 	ldr.w	r5, [r0, #2056]	@ 0x808
 8003dbe:	f415 7f80 	tst.w	r5, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003dc2:	f8d3 5900 	ldr.w	r5, [r3, #2304]	@ 0x900
 8003dc6:	bf0c      	ite	eq
 8003dc8:	f045 5500 	orreq.w	r5, r5, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003dcc:	f045 5580 	orrne.w	r5, r5, #268435456	@ 0x10000000
 8003dd0:	f8c3 5900 	str.w	r5, [r3, #2304]	@ 0x900
  if (dma == 0U)
 8003dd4:	2a00      	cmp	r2, #0
 8003dd6:	f47f af4a 	bne.w	8003c6e <USB_EPStartXfer+0x86>
    count32b = ((uint32_t)len + 3U) / 4U;
 8003dda:	b2a3      	uxth	r3, r4
 8003ddc:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8003dde:	089b      	lsrs	r3, r3, #2
 8003de0:	f43f af45 	beq.w	8003c6e <USB_EPStartXfer+0x86>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8003de4:	68ca      	ldr	r2, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003de6:	eb00 3606 	add.w	r6, r0, r6, lsl #12
 8003dea:	f506 5680 	add.w	r6, r6, #4096	@ 0x1000
 8003dee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003df2:	f852 1b04 	ldr.w	r1, [r2], #4
 8003df6:	6031      	str	r1, [r6, #0]
    for (i = 0U; i < count32b; i++)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d1fa      	bne.n	8003df2 <USB_EPStartXfer+0x20a>
 8003dfc:	e737      	b.n	8003c6e <USB_EPStartXfer+0x86>
 8003dfe:	bf00      	nop
 8003e00:	1ff80000 	.word	0x1ff80000

08003e04 <USB_EPStopXfer>:
{
 8003e04:	b410      	push	{r4}
  if (ep->is_in == 1U)
 8003e06:	784a      	ldrb	r2, [r1, #1]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003e08:	780b      	ldrb	r3, [r1, #0]
{
 8003e0a:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8003e0c:	2100      	movs	r1, #0
  if (ep->is_in == 1U)
 8003e0e:	2a01      	cmp	r2, #1
  __IO uint32_t count = 0U;
 8003e10:	9101      	str	r1, [sp, #4]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003e12:	ea4f 1343 	mov.w	r3, r3, lsl #5
  if (ep->is_in == 1U)
 8003e16:	d023      	beq.n	8003e60 <USB_EPStopXfer+0x5c>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e18:	f500 6030 	add.w	r0, r0, #2816	@ 0xb00
 8003e1c:	18c2      	adds	r2, r0, r3
 8003e1e:	58c1      	ldr	r1, [r0, r3]
 8003e20:	2900      	cmp	r1, #0
 8003e22:	db04      	blt.n	8003e2e <USB_EPStopXfer+0x2a>
  HAL_StatusTypeDef ret = HAL_OK;
 8003e24:	2000      	movs	r0, #0
}
 8003e26:	b003      	add	sp, #12
 8003e28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e2c:	4770      	bx	lr
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8003e2e:	58c4      	ldr	r4, [r0, r3]
 8003e30:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8003e34:	50c4      	str	r4, [r0, r3]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8003e36:	58c4      	ldr	r4, [r0, r3]
 8003e38:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8003e3c:	50c4      	str	r4, [r0, r3]
        if (count > 10000U)
 8003e3e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003e42:	e002      	b.n	8003e4a <USB_EPStopXfer+0x46>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8003e44:	6813      	ldr	r3, [r2, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	daec      	bge.n	8003e24 <USB_EPStopXfer+0x20>
        count++;
 8003e4a:	9b01      	ldr	r3, [sp, #4]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8003e50:	9b01      	ldr	r3, [sp, #4]
 8003e52:	428b      	cmp	r3, r1
 8003e54:	d9f6      	bls.n	8003e44 <USB_EPStopXfer+0x40>
          ret = HAL_ERROR;
 8003e56:	2001      	movs	r0, #1
}
 8003e58:	b003      	add	sp, #12
 8003e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e5e:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003e60:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8003e64:	18c2      	adds	r2, r0, r3
 8003e66:	58c1      	ldr	r1, [r0, r3]
 8003e68:	2900      	cmp	r1, #0
 8003e6a:	dadb      	bge.n	8003e24 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8003e6c:	58c4      	ldr	r4, [r0, r3]
 8003e6e:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8003e72:	50c4      	str	r4, [r0, r3]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8003e74:	58c4      	ldr	r4, [r0, r3]
 8003e76:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8003e7a:	50c4      	str	r4, [r0, r3]
        if (count > 10000U)
 8003e7c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003e80:	e002      	b.n	8003e88 <USB_EPStopXfer+0x84>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8003e82:	6813      	ldr	r3, [r2, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	dacd      	bge.n	8003e24 <USB_EPStopXfer+0x20>
        count++;
 8003e88:	9b01      	ldr	r3, [sp, #4]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8003e8e:	9b01      	ldr	r3, [sp, #4]
 8003e90:	428b      	cmp	r3, r1
 8003e92:	d9f6      	bls.n	8003e82 <USB_EPStopXfer+0x7e>
 8003e94:	e7df      	b.n	8003e56 <USB_EPStopXfer+0x52>
 8003e96:	bf00      	nop

08003e98 <USB_WritePacket>:
{
 8003e98:	b410      	push	{r4}
 8003e9a:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8003e9e:	b964      	cbnz	r4, 8003eba <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8003ea0:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8003ea2:	089b      	lsrs	r3, r3, #2
 8003ea4:	d009      	beq.n	8003eba <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003ea6:	3201      	adds	r2, #1
 8003ea8:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8003eac:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8003eb0:	f851 2b04 	ldr.w	r2, [r1], #4
 8003eb4:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8003eb6:	428b      	cmp	r3, r1
 8003eb8:	d1fa      	bne.n	8003eb0 <USB_WritePacket+0x18>
}
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop

08003ec4 <USB_ReadPacket>:
{
 8003ec4:	b570      	push	{r4, r5, r6, lr}
  for (i = 0U; i < count32b; i++)
 8003ec6:	ea5f 0e92 	movs.w	lr, r2, lsr #2
{
 8003eca:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 8003ecc:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 8003ed0:	d01a      	beq.n	8003f08 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8003ed2:	f500 5480 	add.w	r4, r0, #4096	@ 0x1000
  uint8_t *pDest = dest;
 8003ed6:	468c      	mov	ip, r1
  for (i = 0U; i < count32b; i++)
 8003ed8:	2300      	movs	r3, #0
 8003eda:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003edc:	6822      	ldr	r2, [r4, #0]
 8003ede:	f84c 2b04 	str.w	r2, [ip], #4
  for (i = 0U; i < count32b; i++)
 8003ee2:	459e      	cmp	lr, r3
 8003ee4:	d1f9      	bne.n	8003eda <USB_ReadPacket+0x16>
 8003ee6:	eb01 008e 	add.w	r0, r1, lr, lsl #2
  if (remaining_bytes != 0U)
 8003eea:	b166      	cbz	r6, 8003f06 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8003eec:	f505 5580 	add.w	r5, r5, #4096	@ 0x1000
 8003ef0:	4406      	add	r6, r0
 8003ef2:	6829      	ldr	r1, [r5, #0]
 8003ef4:	2300      	movs	r3, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8003ef6:	fa21 f203 	lsr.w	r2, r1, r3
 8003efa:	f800 2b01 	strb.w	r2, [r0], #1
    } while (remaining_bytes != 0U);
 8003efe:	42b0      	cmp	r0, r6
 8003f00:	f103 0308 	add.w	r3, r3, #8
 8003f04:	d1f7      	bne.n	8003ef6 <USB_ReadPacket+0x32>
}
 8003f06:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 8003f08:	4608      	mov	r0, r1
 8003f0a:	e7ee      	b.n	8003eea <USB_ReadPacket+0x26>

08003f0c <USB_EPSetStall>:
  if (ep->is_in == 1U)
 8003f0c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8003f0e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8003f10:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003f12:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8003f16:	d00c      	beq.n	8003f32 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003f18:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8003f1c:	2a00      	cmp	r2, #0
 8003f1e:	db00      	blt.n	8003f22 <USB_EPSetStall+0x16>
 8003f20:	b9d3      	cbnz	r3, 8003f58 <USB_EPSetStall+0x4c>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8003f22:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003f26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f2a:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8003f2e:	2000      	movs	r0, #0
 8003f30:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003f32:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8003f36:	2a00      	cmp	r2, #0
 8003f38:	db06      	blt.n	8003f48 <USB_EPSetStall+0x3c>
 8003f3a:	b12b      	cbz	r3, 8003f48 <USB_EPSetStall+0x3c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8003f3c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003f40:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f44:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8003f48:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003f4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f50:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003f54:	2000      	movs	r0, #0
 8003f56:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8003f58:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003f5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f60:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8003f64:	e7dd      	b.n	8003f22 <USB_EPSetStall+0x16>
 8003f66:	bf00      	nop

08003f68 <USB_EPClearStall>:
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003f68:	790b      	ldrb	r3, [r1, #4]
  if (ep->is_in == 1U)
 8003f6a:	784a      	ldrb	r2, [r1, #1]
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003f6c:	f891 c000 	ldrb.w	ip, [r1]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003f70:	3b02      	subs	r3, #2
  if (ep->is_in == 1U)
 8003f72:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003f74:	eb00 104c 	add.w	r0, r0, ip, lsl #5
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003f78:	b2db      	uxtb	r3, r3
  if (ep->is_in == 1U)
 8003f7a:	d011      	beq.n	8003fa0 <USB_EPClearStall+0x38>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f7c:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003f80:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f82:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003f86:	f8c0 2b00 	str.w	r2, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003f8a:	d901      	bls.n	8003f90 <USB_EPClearStall+0x28>
}
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003f90:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f98:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8003f9c:	2000      	movs	r0, #0
 8003f9e:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003fa0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003fa4:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003fa6:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003faa:	f8c0 2900 	str.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003fae:	d8ed      	bhi.n	8003f8c <USB_EPClearStall+0x24>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003fb0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fb8:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	4770      	bx	lr

08003fc0 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8003fc0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8003fc4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003fc8:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8003fcc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8003fd0:	0109      	lsls	r1, r1, #4
 8003fd2:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8003fd6:	4319      	orrs	r1, r3
 8003fd8:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8003fdc:	2000      	movs	r0, #0
 8003fde:	4770      	bx	lr

08003fe0 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003fe0:	f8d0 2e00 	ldr.w	r2, [r0, #3584]	@ 0xe00
{
 8003fe4:	4603      	mov	r3, r0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003fe6:	f022 0203 	bic.w	r2, r2, #3
 8003fea:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8003fee:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8003ff2:	f500 6100 	add.w	r1, r0, #2048	@ 0x800
 8003ff6:	f023 0302 	bic.w	r3, r3, #2
}
 8003ffa:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8003ffc:	604b      	str	r3, [r1, #4]
}
 8003ffe:	4770      	bx	lr

08004000 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004000:	f8d0 2e00 	ldr.w	r2, [r0, #3584]	@ 0xe00
{
 8004004:	4603      	mov	r3, r0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004006:	f022 0203 	bic.w	r2, r2, #3
 800400a:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800400e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8004012:	f500 6100 	add.w	r1, r0, #2048	@ 0x800
 8004016:	f043 0302 	orr.w	r3, r3, #2
}
 800401a:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800401c:	604b      	str	r3, [r1, #4]
}
 800401e:	4770      	bx	lr

08004020 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8004020:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8004022:	6980      	ldr	r0, [r0, #24]
}
 8004024:	4010      	ands	r0, r2
 8004026:	4770      	bx	lr

08004028 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004028:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800402c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004030:	69c0      	ldr	r0, [r0, #28]
 8004032:	4018      	ands	r0, r3
}
 8004034:	0c00      	lsrs	r0, r0, #16
 8004036:	4770      	bx	lr

08004038 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004038:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800403c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004040:	69c0      	ldr	r0, [r0, #28]
 8004042:	4018      	ands	r0, r3
}
 8004044:	b280      	uxth	r0, r0
 8004046:	4770      	bx	lr

08004048 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004048:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800404c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004050:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004054:	6940      	ldr	r0, [r0, #20]
}
 8004056:	4010      	ands	r0, r2
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop

0800405c <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800405c:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004060:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004064:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004068:	f001 010f 	and.w	r1, r1, #15
 800406c:	40cb      	lsrs	r3, r1
 800406e:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004070:	f8d0 0908 	ldr.w	r0, [r0, #2312]	@ 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004074:	b2db      	uxtb	r3, r3
 8004076:	4313      	orrs	r3, r2
}
 8004078:	4018      	ands	r0, r3
 800407a:	4770      	bx	lr

0800407c <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800407c:	6940      	ldr	r0, [r0, #20]
}
 800407e:	f000 0001 	and.w	r0, r0, #1
 8004082:	4770      	bx	lr

08004084 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004084:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
{
 8004088:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800408a:	f36f 020a 	bfc	r2, #0, #11
 800408e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004092:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8004096:	f500 6100 	add.w	r1, r0, #2048	@ 0x800
 800409a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
}
 800409e:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80040a0:	604b      	str	r3, [r1, #4]
}
 80040a2:	4770      	bx	lr

080040a4 <USB_EP0_OutStart>:
{
 80040a4:	b430      	push	{r4, r5}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80040a6:	6c05      	ldr	r5, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80040a8:	4c11      	ldr	r4, [pc, #68]	@ (80040f0 <USB_EP0_OutStart+0x4c>)
 80040aa:	42a5      	cmp	r5, r4
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80040ac:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80040b0:	d903      	bls.n	80040ba <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80040b2:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	@ 0xb00
 80040b6:	2c00      	cmp	r4, #0
 80040b8:	db16      	blt.n	80040e8 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80040ba:	2400      	movs	r4, #0
 80040bc:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80040be:	691c      	ldr	r4, [r3, #16]
 80040c0:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80040c4:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80040c6:	691c      	ldr	r4, [r3, #16]
 80040c8:	f044 0418 	orr.w	r4, r4, #24
 80040cc:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80040ce:	691c      	ldr	r4, [r3, #16]
  if (dma == 1U)
 80040d0:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80040d2:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 80040d6:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 80040d8:	d106      	bne.n	80040e8 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80040da:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80040dc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80040e0:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80040e4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80040e8:	2000      	movs	r0, #0
 80040ea:	bc30      	pop	{r4, r5}
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	4f54300a 	.word	0x4f54300a

080040f4 <USBD_AUDIO_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 80040f4:	236d      	movs	r3, #109	@ 0x6d
 80040f6:	8003      	strh	r3, [r0, #0]

  return USBD_AUDIO_CfgDesc;
}
 80040f8:	4800      	ldr	r0, [pc, #0]	@ (80040fc <USBD_AUDIO_GetCfgDesc+0x8>)
 80040fa:	4770      	bx	lr
 80040fc:	20000018 	.word	0x20000018

08004100 <USBD_AUDIO_DataIn>:
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
}
 8004100:	2000      	movs	r0, #0
 8004102:	4770      	bx	lr

08004104 <USBD_AUDIO_EP0_RxReady>:
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004104:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004108:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 800410c:	b510      	push	{r4, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800410e:	f8d0 42c0 	ldr.w	r4, [r0, #704]	@ 0x2c0

  if (haudio == NULL)
 8004112:	b1bc      	cbz	r4, 8004144 <USBD_AUDIO_EP0_RxReady+0x40>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8004114:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
 8004118:	f894 3c0a 	ldrb.w	r3, [r4, #3082]	@ 0xc0a
 800411c:	2b01      	cmp	r3, #1
 800411e:	d001      	beq.n	8004124 <USBD_AUDIO_EP0_RxReady+0x20>
      haudio->control.cmd = 0U;
      haudio->control.len = 0U;
    }
  }

  return (uint8_t)USBD_OK;
 8004120:	2000      	movs	r0, #0
}
 8004122:	bd10      	pop	{r4, pc}
    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8004124:	f894 3c4c 	ldrb.w	r3, [r4, #3148]	@ 0xc4c
 8004128:	2b02      	cmp	r3, #2
 800412a:	d1f9      	bne.n	8004120 <USBD_AUDIO_EP0_RxReady+0x1c>
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800412c:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
 8004130:	f894 0c0b 	ldrb.w	r0, [r4, #3083]	@ 0xc0b
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	f884 3c0a 	strb.w	r3, [r4, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 800413e:	f884 3c4b 	strb.w	r3, [r4, #3147]	@ 0xc4b
 8004142:	e7ed      	b.n	8004120 <USBD_AUDIO_EP0_RxReady+0x1c>
    return (uint8_t)USBD_FAIL;
 8004144:	2003      	movs	r0, #3
}
 8004146:	bd10      	pop	{r4, pc}

08004148 <USBD_AUDIO_EP0_TxReady>:
{
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
}
 8004148:	2000      	movs	r0, #0
 800414a:	4770      	bx	lr

0800414c <USBD_AUDIO_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800414c:	230a      	movs	r3, #10
 800414e:	8003      	strh	r3, [r0, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
}
 8004150:	4800      	ldr	r0, [pc, #0]	@ (8004154 <USBD_AUDIO_GetDeviceQualifierDesc+0x8>)
 8004152:	4770      	bx	lr
 8004154:	2000000c 	.word	0x2000000c

08004158 <USBD_AUDIO_IsoOutIncomplete>:
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004158:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800415c:	32b0      	adds	r2, #176	@ 0xb0
{
 800415e:	b510      	push	{r4, lr}
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004160:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8004164:	b154      	cbz	r4, 800417c <USBD_AUDIO_IsoOutIncomplete+0x24>
                               &haudio->buffer[haudio->wr_ptr],
 8004166:	f504 5240 	add.w	r2, r4, #12288	@ 0x3000
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800416a:	23c0      	movs	r3, #192	@ 0xc0
 800416c:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8004170:	3204      	adds	r2, #4
 8004172:	4422      	add	r2, r4
 8004174:	f001 f8ee 	bl	8005354 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8004178:	2000      	movs	r0, #0
}
 800417a:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800417c:	2003      	movs	r0, #3
}
 800417e:	bd10      	pop	{r4, pc}

08004180 <USBD_AUDIO_DataOut>:
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004180:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004184:	33b0      	adds	r3, #176	@ 0xb0
{
 8004186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800418a:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
  if (haudio == NULL)
 800418e:	b3b6      	cbz	r6, 80041fe <USBD_AUDIO_DataOut+0x7e>
  if (epnum == AUDIOOutEpAdd)
 8004190:	2901      	cmp	r1, #1
 8004192:	460d      	mov	r5, r1
 8004194:	d002      	beq.n	800419c <USBD_AUDIO_DataOut+0x1c>
  return (uint8_t)USBD_OK;
 8004196:	2000      	movs	r0, #0
}
 8004198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800419c:	4604      	mov	r4, r0
 800419e:	f001 f8e5 	bl	800536c <USBD_LL_GetRxDataSize>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 80041a2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80041a6:	f506 5840 	add.w	r8, r6, #12288	@ 0x3000
 80041aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 80041ae:	4607      	mov	r7, r0
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 80041b0:	f8b8 0c08 	ldrh.w	r0, [r8, #3080]	@ 0xc08
 80041b4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80041b8:	3004      	adds	r0, #4
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	462a      	mov	r2, r5
 80041be:	4430      	add	r0, r6
 80041c0:	b2b9      	uxth	r1, r7
 80041c2:	4798      	blx	r3
    haudio->wr_ptr += PacketSize;
 80041c4:	f8b8 3c08 	ldrh.w	r3, [r8, #3080]	@ 0xc08
 80041c8:	18fa      	adds	r2, r7, r3
 80041ca:	b292      	uxth	r2, r2
    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 80041cc:	f5b2 5f70 	cmp.w	r2, #15360	@ 0x3c00
 80041d0:	d218      	bcs.n	8004204 <USBD_AUDIO_DataOut+0x84>
    haudio->wr_ptr += PacketSize;
 80041d2:	f8a8 2c08 	strh.w	r2, [r8, #3080]	@ 0xc08
    if (haudio->rd_enable == 0U)
 80041d6:	f898 3c05 	ldrb.w	r3, [r8, #3077]	@ 0xc05
 80041da:	b943      	cbnz	r3, 80041ee <USBD_AUDIO_DataOut+0x6e>
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 80041dc:	f5b2 5ff0 	cmp.w	r2, #7680	@ 0x1e00
 80041e0:	d105      	bne.n	80041ee <USBD_AUDIO_DataOut+0x6e>
        haudio->rd_enable = 1U;
 80041e2:	2301      	movs	r3, #1
 80041e4:	f888 3c05 	strb.w	r3, [r8, #3077]	@ 0xc05
 80041e8:	f641 6204 	movw	r2, #7684	@ 0x1e04
 80041ec:	e000      	b.n	80041f0 <USBD_AUDIO_DataOut+0x70>
 80041ee:	3204      	adds	r2, #4
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 80041f0:	23c0      	movs	r3, #192	@ 0xc0
 80041f2:	4432      	add	r2, r6
 80041f4:	2101      	movs	r1, #1
 80041f6:	4620      	mov	r0, r4
 80041f8:	f001 f8ac 	bl	8005354 <USBD_LL_PrepareReceive>
 80041fc:	e7cb      	b.n	8004196 <USBD_AUDIO_DataOut+0x16>
    return (uint8_t)USBD_FAIL;
 80041fe:	2003      	movs	r0, #3
}
 8004200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8004204:	f898 3c04 	ldrb.w	r3, [r8, #3076]	@ 0xc04
      haudio->wr_ptr = 0U;
 8004208:	2700      	movs	r7, #0
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800420a:	2b03      	cmp	r3, #3
      haudio->wr_ptr = 0U;
 800420c:	f8a8 7c08 	strh.w	r7, [r8, #3080]	@ 0xc08
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8004210:	d001      	beq.n	8004216 <USBD_AUDIO_DataOut+0x96>
 8004212:	2204      	movs	r2, #4
 8004214:	e7ec      	b.n	80041f0 <USBD_AUDIO_DataOut+0x70>
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8004216:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800421a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800421e:	462a      	mov	r2, r5
 8004220:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8004224:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	1d30      	adds	r0, r6, #4
 800422c:	4798      	blx	r3
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800422e:	f8b8 2c08 	ldrh.w	r2, [r8, #3080]	@ 0xc08
        haudio->offset = AUDIO_OFFSET_NONE;
 8004232:	f888 7c04 	strb.w	r7, [r8, #3076]	@ 0xc04
 8004236:	e7ce      	b.n	80041d6 <USBD_AUDIO_DataOut+0x56>

08004238 <USBD_AUDIO_Setup>:
{
 8004238:	b570      	push	{r4, r5, r6, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800423a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800423e:	33b0      	adds	r3, #176	@ 0xb0
{
 8004240:	b082      	sub	sp, #8
 8004242:	460d      	mov	r5, r1
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004244:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8004248:	f04f 0c00 	mov.w	ip, #0
 800424c:	f8ad c004 	strh.w	ip, [sp, #4]
  if (haudio == NULL)
 8004250:	b151      	cbz	r1, 8004268 <USBD_AUDIO_Setup+0x30>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004252:	782b      	ldrb	r3, [r5, #0]
 8004254:	f013 0360 	ands.w	r3, r3, #96	@ 0x60
 8004258:	4604      	mov	r4, r0
 800425a:	d01f      	beq.n	800429c <USBD_AUDIO_Setup+0x64>
 800425c:	2b20      	cmp	r3, #32
 800425e:	d006      	beq.n	800426e <USBD_AUDIO_Setup+0x36>
            USBD_CtlError(pdev, req);
 8004260:	4629      	mov	r1, r5
 8004262:	4620      	mov	r0, r4
 8004264:	f000 fdb4 	bl	8004dd0 <USBD_CtlError>
    return (uint8_t)USBD_FAIL;
 8004268:	2003      	movs	r0, #3
}
 800426a:	b002      	add	sp, #8
 800426c:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800426e:	786b      	ldrb	r3, [r5, #1]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d031      	beq.n	80042d8 <USBD_AUDIO_Setup+0xa0>
 8004274:	2b81      	cmp	r3, #129	@ 0x81
 8004276:	d1f3      	bne.n	8004260 <USBD_AUDIO_Setup+0x28>
  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8004278:	f501 5670 	add.w	r6, r1, #15360	@ 0x3c00
 800427c:	360b      	adds	r6, #11
 800427e:	2240      	movs	r2, #64	@ 0x40
 8004280:	4661      	mov	r1, ip
 8004282:	4630      	mov	r0, r6
 8004284:	f001 fa3d 	bl	8005702 <memset>
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8004288:	88ea      	ldrh	r2, [r5, #6]
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800428a:	2a40      	cmp	r2, #64	@ 0x40
 800428c:	4631      	mov	r1, r6
 800428e:	bf28      	it	cs
 8004290:	2240      	movcs	r2, #64	@ 0x40
 8004292:	4620      	mov	r0, r4
 8004294:	f000 fdd4 	bl	8004e40 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8004298:	2000      	movs	r0, #0
 800429a:	e7e6      	b.n	800426a <USBD_AUDIO_Setup+0x32>
      switch (req->bRequest)
 800429c:	786b      	ldrb	r3, [r5, #1]
 800429e:	2b0b      	cmp	r3, #11
 80042a0:	d8de      	bhi.n	8004260 <USBD_AUDIO_Setup+0x28>
 80042a2:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <USBD_AUDIO_Setup+0x70>)
 80042a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a8:	08004377 	.word	0x08004377
 80042ac:	08004299 	.word	0x08004299
 80042b0:	08004261 	.word	0x08004261
 80042b4:	08004261 	.word	0x08004261
 80042b8:	08004261 	.word	0x08004261
 80042bc:	08004261 	.word	0x08004261
 80042c0:	08004305 	.word	0x08004305
 80042c4:	08004261 	.word	0x08004261
 80042c8:	08004261 	.word	0x08004261
 80042cc:	08004261 	.word	0x08004261
 80042d0:	08004351 	.word	0x08004351
 80042d4:	08004361 	.word	0x08004361
  if (req->wLength != 0U)
 80042d8:	88ea      	ldrh	r2, [r5, #6]
 80042da:	2a00      	cmp	r2, #0
 80042dc:	d0dc      	beq.n	8004298 <USBD_AUDIO_Setup+0x60>
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 80042de:	f501 5440 	add.w	r4, r1, #12288	@ 0x3000
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 80042e2:	2a40      	cmp	r2, #64	@ 0x40
 80042e4:	bf28      	it	cs
 80042e6:	2240      	movcs	r2, #64	@ 0x40
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 80042e8:	f884 3c0a 	strb.w	r3, [r4, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 80042ec:	f884 2c4b 	strb.w	r2, [r4, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 80042f0:	88ab      	ldrh	r3, [r5, #4]
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 80042f2:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	f884 3c4c 	strb.w	r3, [r4, #3148]	@ 0xc4c
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 80042fc:	310b      	adds	r1, #11
 80042fe:	f000 fdb5 	bl	8004e6c <USBD_CtlPrepareRx>
 8004302:	e7c9      	b.n	8004298 <USBD_AUDIO_Setup+0x60>
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8004304:	886b      	ldrh	r3, [r5, #2]
 8004306:	0a1b      	lsrs	r3, r3, #8
 8004308:	2b21      	cmp	r3, #33	@ 0x21
 800430a:	d1c5      	bne.n	8004298 <USBD_AUDIO_Setup+0x60>
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800430c:	f8d0 62d0 	ldr.w	r6, [r0, #720]	@ 0x2d0
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  uint8_t *pAudioDesc =  NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8004310:	7833      	ldrb	r3, [r6, #0]
 8004312:	8872      	ldrh	r2, [r6, #2]
 8004314:	429a      	cmp	r2, r3
 8004316:	d9a3      	bls.n	8004260 <USBD_AUDIO_Setup+0x28>
  {
    ptr = desc->bLength;
 8004318:	f8ad 3006 	strh.w	r3, [sp, #6]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800431c:	4630      	mov	r0, r6
 800431e:	e004      	b.n	800432a <USBD_AUDIO_Setup+0xf2>

    while (ptr < desc->wTotalLength)
 8004320:	8872      	ldrh	r2, [r6, #2]
 8004322:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004326:	429a      	cmp	r2, r3
 8004328:	d99a      	bls.n	8004260 <USBD_AUDIO_Setup+0x28>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800432a:	f10d 0106 	add.w	r1, sp, #6
 800432e:	f000 fa9f 	bl	8004870 <USBD_GetNextDesc>
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8004332:	7843      	ldrb	r3, [r0, #1]
 8004334:	2b24      	cmp	r3, #36	@ 0x24
 8004336:	d1f3      	bne.n	8004320 <USBD_AUDIO_Setup+0xe8>
 8004338:	7883      	ldrb	r3, [r0, #2]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d1f0      	bne.n	8004320 <USBD_AUDIO_Setup+0xe8>
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800433e:	88ea      	ldrh	r2, [r5, #6]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8004340:	2a09      	cmp	r2, #9
 8004342:	4601      	mov	r1, r0
 8004344:	bf28      	it	cs
 8004346:	2209      	movcs	r2, #9
 8004348:	4620      	mov	r0, r4
 800434a:	f000 fd79 	bl	8004e40 <USBD_CtlSendData>
 800434e:	e7a3      	b.n	8004298 <USBD_AUDIO_Setup+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004350:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004354:	2b03      	cmp	r3, #3
 8004356:	d183      	bne.n	8004260 <USBD_AUDIO_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8004358:	2201      	movs	r2, #1
 800435a:	f000 fd71 	bl	8004e40 <USBD_CtlSendData>
 800435e:	e79b      	b.n	8004298 <USBD_AUDIO_Setup+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004360:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004364:	2b03      	cmp	r3, #3
 8004366:	f47f af7b 	bne.w	8004260 <USBD_AUDIO_Setup+0x28>
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 800436a:	78ab      	ldrb	r3, [r5, #2]
 800436c:	2b01      	cmp	r3, #1
 800436e:	f63f af77 	bhi.w	8004260 <USBD_AUDIO_Setup+0x28>
              haudio->alt_setting = (uint8_t)(req->wValue);
 8004372:	600b      	str	r3, [r1, #0]
 8004374:	e790      	b.n	8004298 <USBD_AUDIO_Setup+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004376:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800437a:	2b03      	cmp	r3, #3
 800437c:	f47f af70 	bne.w	8004260 <USBD_AUDIO_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8004380:	2202      	movs	r2, #2
 8004382:	a901      	add	r1, sp, #4
 8004384:	f000 fd5c 	bl	8004e40 <USBD_CtlSendData>
 8004388:	e786      	b.n	8004298 <USBD_AUDIO_Setup+0x60>
 800438a:	bf00      	nop

0800438c <USBD_AUDIO_DeInit>:
{
 800438c:	b538      	push	{r3, r4, r5, lr}
 800438e:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8004390:	2101      	movs	r1, #1
 8004392:	f000 ff8f 	bl	80052b4 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8004396:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800439a:	2500      	movs	r5, #0
 800439c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80043a0:	f884 5177 	strb.w	r5, [r4, #375]	@ 0x177
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 80043a4:	f8c4 5170 	str.w	r5, [r4, #368]	@ 0x170
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80043a8:	f8d3 22c0 	ldr.w	r2, [r3, #704]	@ 0x2c0
 80043ac:	b192      	cbz	r2, 80043d4 <USBD_AUDIO_DeInit+0x48>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 80043ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80043b2:	4628      	mov	r0, r5
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80043b8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80043bc:	33b0      	adds	r3, #176	@ 0xb0
 80043be:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 80043c2:	f000 ffdb 	bl	800537c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80043c6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80043ca:	33b0      	adds	r3, #176	@ 0xb0
 80043cc:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 80043d0:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 80043d4:	2000      	movs	r0, #0
 80043d6:	bd38      	pop	{r3, r4, r5, pc}

080043d8 <USBD_AUDIO_Init>:
{
 80043d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043dc:	4604      	mov	r4, r0
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 80043de:	f643 4050 	movw	r0, #15440	@ 0x3c50
 80043e2:	f000 ffc7 	bl	8005374 <USBD_static_malloc>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80043e6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
  if (haudio == NULL)
 80043ea:	4605      	mov	r5, r0
 80043ec:	b398      	cbz	r0, 8004456 <USBD_AUDIO_Init+0x7e>
  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 80043ee:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80043f2:	2701      	movs	r7, #1
 80043f4:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 80043f8:	23c0      	movs	r3, #192	@ 0xc0
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80043fa:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 80043fe:	463a      	mov	r2, r7
 8004400:	4639      	mov	r1, r7
 8004402:	f8c4 7170 	str.w	r7, [r4, #368]	@ 0x170
 8004406:	4620      	mov	r0, r4
 8004408:	f000 ff46 	bl	8005298 <USBD_LL_OpenEP>
  haudio->rd_ptr = 0U;
 800440c:	f505 5340 	add.w	r3, r5, #12288	@ 0x3000
  haudio->alt_setting = 0U;
 8004410:	2200      	movs	r2, #0
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8004412:	f04f 0803 	mov.w	r8, #3
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8004416:	f884 7177 	strb.w	r7, [r4, #375]	@ 0x177
  haudio->alt_setting = 0U;
 800441a:	602a      	str	r2, [r5, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800441c:	f8a3 8c04 	strh.w	r8, [r3, #3076]	@ 0xc04
  haudio->rd_ptr = 0U;
 8004420:	f8c3 2c06 	str.w	r2, [r3, #3078]	@ 0xc06
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8004424:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8004428:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800442c:	2146      	movs	r1, #70	@ 0x46
 800442e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8004432:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4798      	blx	r3
 800443a:	4606      	mov	r6, r0
 800443c:	b940      	cbnz	r0, 8004450 <USBD_AUDIO_Init+0x78>
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 800443e:	23c0      	movs	r3, #192	@ 0xc0
 8004440:	1d2a      	adds	r2, r5, #4
 8004442:	4639      	mov	r1, r7
 8004444:	4620      	mov	r0, r4
 8004446:	f000 ff85 	bl	8005354 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800444a:	4630      	mov	r0, r6
}
 800444c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_FAIL;
 8004450:	4640      	mov	r0, r8
}
 8004452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004456:	33b0      	adds	r3, #176	@ 0xb0
    return (uint8_t)USBD_EMEM;
 8004458:	2002      	movs	r0, #2
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800445a:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
}
 800445e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004462:	bf00      	nop

08004464 <USBD_AUDIO_IsoINIncomplete>:
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
 8004464:	2000      	movs	r0, #0
 8004466:	4770      	bx	lr

08004468 <USBD_AUDIO_SOF>:
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
 8004468:	2000      	movs	r0, #0
 800446a:	4770      	bx	lr

0800446c <USBD_AUDIO_Sync>:
{
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004472:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004476:	f8d0 42c0 	ldr.w	r4, [r0, #704]	@ 0x2c0
 800447a:	b1d4      	cbz	r4, 80044b2 <USBD_AUDIO_Sync+0x46>
  haudio->offset = offset;
 800447c:	f504 5540 	add.w	r5, r4, #12288	@ 0x3000
 8004480:	460a      	mov	r2, r1
  if (haudio->rd_enable == 1U)
 8004482:	f895 cc05 	ldrb.w	ip, [r5, #3077]	@ 0xc05
  haudio->offset = offset;
 8004486:	f885 1c04 	strb.w	r1, [r5, #3076]	@ 0xc04
  if (haudio->rd_enable == 1U)
 800448a:	f1bc 0f01 	cmp.w	ip, #1
    haudio->rd_ptr += (uint16_t)BufferSize;
 800448e:	f8b5 3c06 	ldrh.w	r3, [r5, #3078]	@ 0xc06
  if (haudio->rd_ptr > haudio->wr_ptr)
 8004492:	f8b5 1c08 	ldrh.w	r1, [r5, #3080]	@ 0xc08
  if (haudio->rd_enable == 1U)
 8004496:	d00d      	beq.n	80044b4 <USBD_AUDIO_Sync+0x48>
  if (haudio->rd_ptr > haudio->wr_ptr)
 8004498:	428b      	cmp	r3, r1
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 800449a:	469c      	mov	ip, r3
  if (haudio->rd_ptr > haudio->wr_ptr)
 800449c:	d914      	bls.n	80044c8 <USBD_AUDIO_Sync+0x5c>
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 800449e:	1a5b      	subs	r3, r3, r1
 80044a0:	2bbf      	cmp	r3, #191	@ 0xbf
 80044a2:	dd18      	ble.n	80044d6 <USBD_AUDIO_Sync+0x6a>
      if ((haudio->rd_ptr - haudio->wr_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 80044a4:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 80044a8:	dd22      	ble.n	80044f0 <USBD_AUDIO_Sync+0x84>
  if (haudio->offset == AUDIO_OFFSET_FULL)
 80044aa:	2a02      	cmp	r2, #2
      BufferSize -= 4U;
 80044ac:	f641 51fc 	movw	r1, #7676	@ 0x1dfc
  if (haudio->offset == AUDIO_OFFSET_FULL)
 80044b0:	d015      	beq.n	80044de <USBD_AUDIO_Sync+0x72>
}
 80044b2:	bd38      	pop	{r3, r4, r5, pc}
    haudio->rd_ptr += (uint16_t)BufferSize;
 80044b4:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 80044b8:	b29b      	uxth	r3, r3
    if (haudio->rd_ptr == AUDIO_TOTAL_BUF_SIZE)
 80044ba:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 80044be:	d11a      	bne.n	80044f6 <USBD_AUDIO_Sync+0x8a>
      haudio->rd_ptr = 0U;
 80044c0:	f04f 0c00 	mov.w	ip, #0
 80044c4:	f8a5 cc06 	strh.w	ip, [r5, #3078]	@ 0xc06
    if ((haudio->wr_ptr - haudio->rd_ptr) < AUDIO_OUT_PACKET)
 80044c8:	eba1 010c 	sub.w	r1, r1, ip
 80044cc:	29bf      	cmp	r1, #191	@ 0xbf
 80044ce:	ddec      	ble.n	80044aa <USBD_AUDIO_Sync+0x3e>
      if ((haudio->wr_ptr - haudio->rd_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 80044d0:	f5b1 5f6d 	cmp.w	r1, #15168	@ 0x3b40
 80044d4:	dd0c      	ble.n	80044f0 <USBD_AUDIO_Sync+0x84>
        BufferSize += 4U;
 80044d6:	f641 6104 	movw	r1, #7684	@ 0x1e04
  if (haudio->offset == AUDIO_OFFSET_FULL)
 80044da:	2a02      	cmp	r2, #2
 80044dc:	d1e9      	bne.n	80044b2 <USBD_AUDIO_Sync+0x46>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 80044de:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
 80044e2:	1d20      	adds	r0, r4, #4
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	4798      	blx	r3
    haudio->offset = AUDIO_OFFSET_NONE;
 80044e8:	2300      	movs	r3, #0
 80044ea:	f885 3c04 	strb.w	r3, [r5, #3076]	@ 0xc04
}
 80044ee:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 80044f0:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 80044f4:	e7f1      	b.n	80044da <USBD_AUDIO_Sync+0x6e>
    haudio->rd_ptr += (uint16_t)BufferSize;
 80044f6:	f8a5 3c06 	strh.w	r3, [r5, #3078]	@ 0xc06
 80044fa:	e7cd      	b.n	8004498 <USBD_AUDIO_Sync+0x2c>

080044fc <USBD_AUDIO_RegisterInterface>:
{
 80044fc:	4603      	mov	r3, r0
  if (fops == NULL)
 80044fe:	b139      	cbz	r1, 8004510 <USBD_AUDIO_RegisterInterface+0x14>
  pdev->pUserData[pdev->classId] = fops;
 8004500:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8004504:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  return (uint8_t)USBD_OK;
 8004508:	2000      	movs	r0, #0
  pdev->pUserData[pdev->classId] = fops;
 800450a:	f8c3 12c4 	str.w	r1, [r3, #708]	@ 0x2c4
  return (uint8_t)USBD_OK;
 800450e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8004510:	2003      	movs	r0, #3
}
 8004512:	4770      	bx	lr

08004514 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004514:	b178      	cbz	r0, 8004536 <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8004516:	2300      	movs	r3, #0
 8004518:	f8c0 32b8 	str.w	r3, [r0, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800451c:	f8c0 32c4 	str.w	r3, [r0, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8004520:	f8c0 32d0 	str.w	r3, [r0, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004524:	b109      	cbz	r1, 800452a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8004526:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800452a:	2301      	movs	r3, #1
 800452c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->id = id;
 8004530:	7002      	strb	r2, [r0, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8004532:	f000 be73 	b.w	800521c <USBD_LL_Init>

  return ret;
}
 8004536:	2003      	movs	r0, #3
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop

0800453c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800453c:	b510      	push	{r4, lr}
 800453e:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8004540:	2300      	movs	r3, #0
 8004542:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8004546:	b189      	cbz	r1, 800456c <USBD_RegisterClass+0x30>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8004548:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
  pdev->pClass[0] = pclass;
 800454a:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800454e:	4604      	mov	r4, r0
 8004550:	b123      	cbz	r3, 800455c <USBD_RegisterClass+0x20>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8004552:	f10d 0006 	add.w	r0, sp, #6
 8004556:	4798      	blx	r3
 8004558:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800455c:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8004560:	2000      	movs	r0, #0
  pdev->NumClasses++;
 8004562:	3301      	adds	r3, #1
 8004564:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8
}
 8004568:	b002      	add	sp, #8
 800456a:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800456c:	2003      	movs	r0, #3
}
 800456e:	b002      	add	sp, #8
 8004570:	bd10      	pop	{r4, pc}
 8004572:	bf00      	nop

08004574 <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8004574:	f000 be84 	b.w	8005280 <USBD_LL_Start>

08004578 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8004578:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800457c:	b10b      	cbz	r3, 8004582 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8004582:	4618      	mov	r0, r3
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop

08004588 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004588:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800458a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 8004592:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8004594:	bf18      	it	ne
 8004596:	2003      	movne	r0, #3
 8004598:	bd08      	pop	{r3, pc}
 800459a:	bf00      	nop

0800459c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800459c:	b538      	push	{r3, r4, r5, lr}
 800459e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80045a0:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80045a4:	4628      	mov	r0, r5
 80045a6:	f000 fc07 	bl	8004db8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 80045aa:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
  pdev->ep0_data_len = pdev->request.wLength;
 80045ae:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	@ 0x2b0
 80045b2:	f8c4 2298 	str.w	r2, [r4, #664]	@ 0x298
  pdev->ep0_state = USBD_EP0_SETUP;
 80045b6:	2301      	movs	r3, #1
 80045b8:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 80045bc:	f001 031f 	and.w	r3, r1, #31
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d00e      	beq.n	80045e2 <USBD_LL_SetupStage+0x46>
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d006      	beq.n	80045d6 <USBD_LL_SetupStage+0x3a>
 80045c8:	b98b      	cbnz	r3, 80045ee <USBD_LL_SetupStage+0x52>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80045ca:	4629      	mov	r1, r5
 80045cc:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80045ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80045d2:	f000 b953 	b.w	800487c <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80045d6:	4629      	mov	r1, r5
 80045d8:	4620      	mov	r0, r4
}
 80045da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80045de:	f000 bb39 	b.w	8004c54 <USBD_StdEPReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80045e2:	4629      	mov	r1, r5
 80045e4:	4620      	mov	r0, r4
}
 80045e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80045ea:	f000 baf3 	b.w	8004bd4 <USBD_StdItfReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80045ee:	4620      	mov	r0, r4
 80045f0:	f001 0180 	and.w	r1, r1, #128	@ 0x80
}
 80045f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80045f8:	f000 be68 	b.w	80052cc <USBD_LL_StallEP>

080045fc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80045fc:	b510      	push	{r4, lr}
 80045fe:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8004600:	b929      	cbnz	r1, 800460e <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004602:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8004606:	2a03      	cmp	r2, #3
 8004608:	d010      	beq.n	800462c <USBD_LL_DataOutStage+0x30>
      }
    }
  }

  return USBD_OK;
}
 800460a:	2000      	movs	r0, #0
 800460c:	bd10      	pop	{r4, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800460e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004612:	2b03      	cmp	r3, #3
 8004614:	d1f9      	bne.n	800460a <USBD_LL_DataOutStage+0xe>
        if (pdev->pClass[idx]->DataOut != NULL)
 8004616:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0f4      	beq.n	800460a <USBD_LL_DataOutStage+0xe>
          pdev->classId = idx;
 8004620:	2200      	movs	r2, #0
}
 8004622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          pdev->classId = idx;
 8004626:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800462a:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800462c:	f8b0 2160 	ldrh.w	r2, [r0, #352]	@ 0x160
 8004630:	460b      	mov	r3, r1
 8004632:	f8d0 1158 	ldr.w	r1, [r0, #344]	@ 0x158
 8004636:	4291      	cmp	r1, r2
 8004638:	d808      	bhi.n	800464c <USBD_LL_DataOutStage+0x50>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800463a:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800463e:	2a03      	cmp	r2, #3
 8004640:	d012      	beq.n	8004668 <USBD_LL_DataOutStage+0x6c>
        (void)USBD_CtlSendStatus(pdev);
 8004642:	4620      	mov	r0, r4
 8004644:	f000 fc2a 	bl	8004e9c <USBD_CtlSendStatus>
}
 8004648:	2000      	movs	r0, #0
 800464a:	bd10      	pop	{r4, pc}
        pep->rem_length -= pep->maxpacket;
 800464c:	1a8b      	subs	r3, r1, r2
        pep->pbuffer += pep->maxpacket;
 800464e:	f8d0 1164 	ldr.w	r1, [r0, #356]	@ 0x164
        pep->rem_length -= pep->maxpacket;
 8004652:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
        pep->pbuffer += pep->maxpacket;
 8004656:	4411      	add	r1, r2
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8004658:	429a      	cmp	r2, r3
        pep->pbuffer += pep->maxpacket;
 800465a:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800465e:	bf38      	it	cc
 8004660:	461a      	movcc	r2, r3
 8004662:	f000 fc13 	bl	8004e8c <USBD_CtlContinueRx>
 8004666:	e7d0      	b.n	800460a <USBD_LL_DataOutStage+0xe>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8004668:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
 800466c:	6912      	ldr	r2, [r2, #16]
 800466e:	2a00      	cmp	r2, #0
 8004670:	d0e7      	beq.n	8004642 <USBD_LL_DataOutStage+0x46>
              pdev->classId = idx;
 8004672:	f8c0 32d4 	str.w	r3, [r0, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8004676:	4790      	blx	r2
 8004678:	e7e3      	b.n	8004642 <USBD_LL_DataOutStage+0x46>
 800467a:	bf00      	nop

0800467c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800467c:	b570      	push	{r4, r5, r6, lr}
 800467e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8004680:	b959      	cbnz	r1, 800469a <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8004682:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8004686:	2b02      	cmp	r3, #2
 8004688:	d016      	beq.n	80046b8 <USBD_LL_DataInStage+0x3c>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800468a:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 800468e:	b113      	cbz	r3, 8004696 <USBD_LL_DataInStage+0x1a>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
      }
    }
  }

  return USBD_OK;
}
 8004696:	2000      	movs	r0, #0
 8004698:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800469a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d1f9      	bne.n	8004696 <USBD_LL_DataInStage+0x1a>
        if (pdev->pClass[idx]->DataIn != NULL)
 80046a2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f4      	beq.n	8004696 <USBD_LL_DataInStage+0x1a>
          pdev->classId = idx;
 80046ac:	2200      	movs	r2, #0
}
 80046ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 80046b2:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80046b6:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 80046b8:	6982      	ldr	r2, [r0, #24]
 80046ba:	8c03      	ldrh	r3, [r0, #32]
 80046bc:	429a      	cmp	r2, r3
 80046be:	460d      	mov	r5, r1
 80046c0:	d810      	bhi.n	80046e4 <USBD_LL_DataInStage+0x68>
        if ((pep->maxpacket == pep->rem_length) &&
 80046c2:	d01d      	beq.n	8004700 <USBD_LL_DataInStage+0x84>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046c4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80046c8:	2b03      	cmp	r3, #3
 80046ca:	d026      	beq.n	800471a <USBD_LL_DataInStage+0x9e>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80046cc:	2180      	movs	r1, #128	@ 0x80
 80046ce:	4620      	mov	r0, r4
 80046d0:	f000 fdfc 	bl	80052cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80046d4:	4620      	mov	r0, r4
 80046d6:	f000 fbed 	bl	8004eb4 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode != 0U)
 80046da:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0d9      	beq.n	8004696 <USBD_LL_DataInStage+0x1a>
 80046e2:	e7d5      	b.n	8004690 <USBD_LL_DataInStage+0x14>
        pep->pbuffer += pep->maxpacket;
 80046e4:	6a41      	ldr	r1, [r0, #36]	@ 0x24
        pep->rem_length -= pep->maxpacket;
 80046e6:	1ad2      	subs	r2, r2, r3
        pep->pbuffer += pep->maxpacket;
 80046e8:	4419      	add	r1, r3
        pep->rem_length -= pep->maxpacket;
 80046ea:	6182      	str	r2, [r0, #24]
        pep->pbuffer += pep->maxpacket;
 80046ec:	6241      	str	r1, [r0, #36]	@ 0x24
        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80046ee:	f000 fbb5 	bl	8004e5c <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80046f2:	462b      	mov	r3, r5
 80046f4:	462a      	mov	r2, r5
 80046f6:	4629      	mov	r1, r5
 80046f8:	4620      	mov	r0, r4
 80046fa:	f000 fe2b 	bl	8005354 <USBD_LL_PrepareReceive>
 80046fe:	e7c4      	b.n	800468a <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 8004700:	6943      	ldr	r3, [r0, #20]
        if ((pep->maxpacket == pep->rem_length) &&
 8004702:	429a      	cmp	r2, r3
 8004704:	d8de      	bhi.n	80046c4 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 8004706:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
 800470a:	4293      	cmp	r3, r2
 800470c:	d2da      	bcs.n	80046c4 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800470e:	460a      	mov	r2, r1
 8004710:	f000 fba4 	bl	8004e5c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004714:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
 8004718:	e7eb      	b.n	80046f2 <USBD_LL_DataInStage+0x76>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800471a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0d3      	beq.n	80046cc <USBD_LL_DataInStage+0x50>
              pdev->classId = 0U;
 8004724:	2200      	movs	r2, #0
 8004726:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800472a:	4620      	mov	r0, r4
 800472c:	4798      	blx	r3
 800472e:	e7cd      	b.n	80046cc <USBD_LL_DataInStage+0x50>

08004730 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8004730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8004732:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
  pdev->ep0_state = USBD_EP0_IDLE;
 8004736:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004738:	2201      	movs	r2, #1
 800473a:	f880 229c 	strb.w	r2, [r0, #668]	@ 0x29c
{
 800473e:	4604      	mov	r4, r0
  pdev->dev_config = 0U;
 8004740:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 8004742:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->dev_remote_wakeup = 0U;
 8004746:	f8c0 12a4 	str.w	r1, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800474a:	f880 12a0 	strb.w	r1, [r0, #672]	@ 0x2a0
  if (pdev->pClass[0] != NULL)
 800474e:	b11b      	cbz	r3, 8004758 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	b10b      	cbz	r3, 8004758 <USBD_LL_Reset+0x28>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8004754:	4798      	blx	r3
 8004756:	b9b8      	cbnz	r0, 8004788 <USBD_LL_Reset+0x58>
  USBD_StatusTypeDef ret = USBD_OK;
 8004758:	2700      	movs	r7, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800475a:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800475c:	2540      	movs	r5, #64	@ 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800475e:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004760:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004762:	2340      	movs	r3, #64	@ 0x40
 8004764:	4620      	mov	r0, r4
 8004766:	f000 fd97 	bl	8005298 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800476a:	f884 6163 	strb.w	r6, [r4, #355]	@ 0x163
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800476e:	f8a4 5160 	strh.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004772:	462b      	mov	r3, r5
 8004774:	2200      	movs	r2, #0
 8004776:	2180      	movs	r1, #128	@ 0x80
 8004778:	4620      	mov	r0, r4
 800477a:	f000 fd8d 	bl	8005298 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800477e:	f884 6023 	strb.w	r6, [r4, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004782:	8425      	strh	r5, [r4, #32]

  return ret;
}
 8004784:	4638      	mov	r0, r7
 8004786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = USBD_FAIL;
 8004788:	2703      	movs	r7, #3
 800478a:	e7e6      	b.n	800475a <USBD_LL_Reset+0x2a>

0800478c <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800478c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800478e:	2000      	movs	r0, #0
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop

08004794 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8004794:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004798:	2b04      	cmp	r3, #4
 800479a:	d004      	beq.n	80047a6 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 800479c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80047a6:	2304      	movs	r3, #4
 80047a8:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80047ac:	2000      	movs	r0, #0
 80047ae:	4770      	bx	lr

080047b0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80047b0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d104      	bne.n	80047c2 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 80047b8:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 80047c2:	2000      	movs	r0, #0
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop

080047c8 <USBD_LL_SOF>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80047c8:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80047cc:	2a03      	cmp	r2, #3
 80047ce:	d001      	beq.n	80047d4 <USBD_LL_SOF+0xc>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 80047d0:	2000      	movs	r0, #0
 80047d2:	4770      	bx	lr
{
 80047d4:	b508      	push	{r3, lr}
    if (pdev->pClass[0] != NULL)
 80047d6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80047da:	b113      	cbz	r3, 80047e2 <USBD_LL_SOF+0x1a>
      if (pdev->pClass[0]->SOF != NULL)
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	b103      	cbz	r3, 80047e2 <USBD_LL_SOF+0x1a>
        (void)pdev->pClass[0]->SOF(pdev);
 80047e0:	4798      	blx	r3
}
 80047e2:	2000      	movs	r0, #0
 80047e4:	bd08      	pop	{r3, pc}
 80047e6:	bf00      	nop

080047e8 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 80047e8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80047ec:	32ae      	adds	r2, #174	@ 0xae
 80047ee:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80047f2:	b162      	cbz	r2, 800480e <USBD_LL_IsoINIncomplete+0x26>
{
 80047f4:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80047f6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80047fa:	2b03      	cmp	r3, #3
 80047fc:	d001      	beq.n	8004802 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80047fe:	2000      	movs	r0, #0
}
 8004800:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8004802:	6a13      	ldr	r3, [r2, #32]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0fa      	beq.n	80047fe <USBD_LL_IsoINIncomplete+0x16>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8004808:	4798      	blx	r3
  return USBD_OK;
 800480a:	2000      	movs	r0, #0
}
 800480c:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800480e:	2003      	movs	r0, #3
}
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop

08004814 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 8004814:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8004818:	32ae      	adds	r2, #174	@ 0xae
 800481a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800481e:	b162      	cbz	r2, 800483a <USBD_LL_IsoOUTIncomplete+0x26>
{
 8004820:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004822:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004826:	2b03      	cmp	r3, #3
 8004828:	d001      	beq.n	800482e <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800482a:	2000      	movs	r0, #0
}
 800482c:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800482e:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0fa      	beq.n	800482a <USBD_LL_IsoOUTIncomplete+0x16>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8004834:	4798      	blx	r3
  return USBD_OK;
 8004836:	2000      	movs	r0, #0
}
 8004838:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800483a:	2003      	movs	r0, #3
}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop

08004840 <USBD_LL_DevConnected>:
  * @brief  USBD_LL_DevConnected
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
 8004840:	2000      	movs	r0, #0
 8004842:	4770      	bx	lr

08004844 <USBD_LL_DevDisconnected>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8004844:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004848:	2101      	movs	r1, #1
 800484a:	f880 129c 	strb.w	r1, [r0, #668]	@ 0x29c
  if (pdev->pClass[0] != NULL)
 800484e:	b142      	cbz	r2, 8004862 <USBD_LL_DevDisconnected+0x1e>
{
 8004850:	b508      	push	{r3, lr}
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8004852:	6852      	ldr	r2, [r2, #4]
 8004854:	7901      	ldrb	r1, [r0, #4]
 8004856:	4790      	blx	r2
 8004858:	b908      	cbnz	r0, 800485e <USBD_LL_DevDisconnected+0x1a>
  USBD_StatusTypeDef   ret = USBD_OK;
 800485a:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800485c:	bd08      	pop	{r3, pc}
      ret = USBD_FAIL;
 800485e:	2003      	movs	r0, #3
}
 8004860:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8004862:	2000      	movs	r0, #0
}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop

08004868 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8004868:	2000      	movs	r0, #0
 800486a:	4770      	bx	lr

0800486c <USBD_CoreFindEP>:
  *         return the class index relative to the selected endpoint
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
 800486c:	2000      	movs	r0, #0
 800486e:	4770      	bx	lr

08004870 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8004870:	7803      	ldrb	r3, [r0, #0]
 8004872:	880a      	ldrh	r2, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);

  return (pnext);
}
 8004874:	4418      	add	r0, r3
  *ptr += pnext->bLength;
 8004876:	4413      	add	r3, r2
 8004878:	800b      	strh	r3, [r1, #0]
}
 800487a:	4770      	bx	lr

0800487c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800487c:	b570      	push	{r4, r5, r6, lr}
 800487e:	780b      	ldrb	r3, [r1, #0]
 8004880:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004884:	2b20      	cmp	r3, #32
{
 8004886:	b082      	sub	sp, #8
 8004888:	460d      	mov	r5, r1
 800488a:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800488c:	d028      	beq.n	80048e0 <USBD_StdDevReq+0x64>
 800488e:	2b40      	cmp	r3, #64	@ 0x40
 8004890:	d026      	beq.n	80048e0 <USBD_StdDevReq+0x64>
 8004892:	b15b      	cbz	r3, 80048ac <USBD_StdDevReq+0x30>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004894:	2180      	movs	r1, #128	@ 0x80
 8004896:	4620      	mov	r0, r4
 8004898:	f000 fd18 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800489c:	2100      	movs	r1, #0
 800489e:	4620      	mov	r0, r4
 80048a0:	f000 fd14 	bl	80052cc <USBD_LL_StallEP>
  USBD_StatusTypeDef ret = USBD_OK;
 80048a4:	2500      	movs	r5, #0
}
 80048a6:	4628      	mov	r0, r5
 80048a8:	b002      	add	sp, #8
 80048aa:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 80048ac:	784b      	ldrb	r3, [r1, #1]
 80048ae:	2b09      	cmp	r3, #9
 80048b0:	d8f0      	bhi.n	8004894 <USBD_StdDevReq+0x18>
 80048b2:	a201      	add	r2, pc, #4	@ (adr r2, 80048b8 <USBD_StdDevReq+0x3c>)
 80048b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b8:	08004931 	.word	0x08004931
 80048bc:	08004959 	.word	0x08004959
 80048c0:	08004895 	.word	0x08004895
 80048c4:	08004977 	.word	0x08004977
 80048c8:	08004895 	.word	0x08004895
 80048cc:	0800498f 	.word	0x0800498f
 80048d0:	080049d1 	.word	0x080049d1
 80048d4:	08004895 	.word	0x08004895
 80048d8:	08004a05 	.word	0x08004a05
 80048dc:	080048f9 	.word	0x080048f9
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80048e0:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80048e4:	33ae      	adds	r3, #174	@ 0xae
 80048e6:	4629      	mov	r1, r5
 80048e8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	4620      	mov	r0, r4
}
 80048f0:	b002      	add	sp, #8
 80048f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80048f6:	4718      	bx	r3
  cfgidx = (uint8_t)(req->wValue);
 80048f8:	7889      	ldrb	r1, [r1, #2]
 80048fa:	4db5      	ldr	r5, [pc, #724]	@ (8004bd0 <USBD_StdDevReq+0x354>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80048fc:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80048fe:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004900:	f200 8141 	bhi.w	8004b86 <USBD_StdDevReq+0x30a>
  switch (pdev->dev_state)
 8004904:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004908:	2b02      	cmp	r3, #2
 800490a:	b2de      	uxtb	r6, r3
 800490c:	f000 8120 	beq.w	8004b50 <USBD_StdDevReq+0x2d4>
 8004910:	2e03      	cmp	r6, #3
 8004912:	f000 80fb 	beq.w	8004b0c <USBD_StdDevReq+0x290>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004916:	2180      	movs	r1, #128	@ 0x80
 8004918:	f000 fcd8 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800491c:	2100      	movs	r1, #0
 800491e:	4620      	mov	r0, r4
 8004920:	f000 fcd4 	bl	80052cc <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8004924:	7829      	ldrb	r1, [r5, #0]
 8004926:	4620      	mov	r0, r4
 8004928:	f7ff fe2e 	bl	8004588 <USBD_ClrClassConfig>
    return USBD_FAIL;
 800492c:	2503      	movs	r5, #3
 800492e:	e7ba      	b.n	80048a6 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8004930:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004934:	3b01      	subs	r3, #1
 8004936:	2b02      	cmp	r3, #2
 8004938:	d8ac      	bhi.n	8004894 <USBD_StdDevReq+0x18>
      if (req->wLength != 0x2U)
 800493a:	88ca      	ldrh	r2, [r1, #6]
 800493c:	2a02      	cmp	r2, #2
 800493e:	d1a9      	bne.n	8004894 <USBD_StdDevReq+0x18>
      if (pdev->dev_remote_wakeup != 0U)
 8004940:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8004944:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8004946:	2b00      	cmp	r3, #0
 8004948:	bf0c      	ite	eq
 800494a:	2301      	moveq	r3, #1
 800494c:	2303      	movne	r3, #3
 800494e:	f841 3f0c 	str.w	r3, [r1, #12]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8004952:	f000 fa75 	bl	8004e40 <USBD_CtlSendData>
      break;
 8004956:	e7a5      	b.n	80048a4 <USBD_StdDevReq+0x28>
  switch (pdev->dev_state)
 8004958:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800495c:	3b01      	subs	r3, #1
 800495e:	2b02      	cmp	r3, #2
 8004960:	d898      	bhi.n	8004894 <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004962:	884b      	ldrh	r3, [r1, #2]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d19d      	bne.n	80048a4 <USBD_StdDevReq+0x28>
        pdev->dev_remote_wakeup = 0U;
 8004968:	2300      	movs	r3, #0
 800496a:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800496e:	4620      	mov	r0, r4
 8004970:	f000 fa94 	bl	8004e9c <USBD_CtlSendStatus>
 8004974:	e796      	b.n	80048a4 <USBD_StdDevReq+0x28>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004976:	884b      	ldrh	r3, [r1, #2]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d0f6      	beq.n	800496a <USBD_StdDevReq+0xee>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800497c:	2b02      	cmp	r3, #2
 800497e:	d189      	bne.n	8004894 <USBD_StdDevReq+0x18>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8004980:	888b      	ldrh	r3, [r1, #4]
 8004982:	0a1b      	lsrs	r3, r3, #8
 8004984:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8004988:	f000 fa88 	bl	8004e9c <USBD_CtlSendStatus>
 800498c:	e78a      	b.n	80048a4 <USBD_StdDevReq+0x28>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800498e:	888b      	ldrh	r3, [r1, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	f47f af7f 	bne.w	8004894 <USBD_StdDevReq+0x18>
 8004996:	88cb      	ldrh	r3, [r1, #6]
 8004998:	2b00      	cmp	r3, #0
 800499a:	f47f af7b 	bne.w	8004894 <USBD_StdDevReq+0x18>
 800499e:	884b      	ldrh	r3, [r1, #2]
 80049a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80049a2:	f63f af77 	bhi.w	8004894 <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80049a6:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80049aa:	2a03      	cmp	r2, #3
 80049ac:	f43f af72 	beq.w	8004894 <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80049b0:	b2dd      	uxtb	r5, r3
      pdev->dev_address = dev_addr;
 80049b2:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80049b6:	4629      	mov	r1, r5
 80049b8:	f000 fcb4 	bl	8005324 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 fa6d 	bl	8004e9c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80049c2:	2d00      	cmp	r5, #0
 80049c4:	f000 80ff 	beq.w	8004bc6 <USBD_StdDevReq+0x34a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80049c8:	2302      	movs	r3, #2
 80049ca:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80049ce:	e769      	b.n	80048a4 <USBD_StdDevReq+0x28>
  switch (req->wValue >> 8)
 80049d0:	884a      	ldrh	r2, [r1, #2]
 80049d2:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 80049d4:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 80049d6:	3b01      	subs	r3, #1
  uint16_t len = 0U;
 80049d8:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 80049dc:	2b06      	cmp	r3, #6
 80049de:	f63f af59 	bhi.w	8004894 <USBD_StdDevReq+0x18>
 80049e2:	a101      	add	r1, pc, #4	@ (adr r1, 80049e8 <USBD_StdDevReq+0x16c>)
 80049e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049e8:	08004aab 	.word	0x08004aab
 80049ec:	08004a91 	.word	0x08004a91
 80049f0:	08004a7f 	.word	0x08004a7f
 80049f4:	08004895 	.word	0x08004895
 80049f8:	08004895 	.word	0x08004895
 80049fc:	08004a69 	.word	0x08004a69
 8004a00:	08004a2d 	.word	0x08004a2d
  if (req->wLength != 1U)
 8004a04:	88ca      	ldrh	r2, [r1, #6]
 8004a06:	2a01      	cmp	r2, #1
 8004a08:	f47f af44 	bne.w	8004894 <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 8004a0c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	b2d9      	uxtb	r1, r3
 8004a14:	f200 80b0 	bhi.w	8004b78 <USBD_StdDevReq+0x2fc>
 8004a18:	2900      	cmp	r1, #0
 8004a1a:	f43f af3b 	beq.w	8004894 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 8004a1e:	4601      	mov	r1, r0
 8004a20:	2300      	movs	r3, #0
 8004a22:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8004a26:	f000 fa0b 	bl	8004e40 <USBD_CtlSendData>
        break;
 8004a2a:	e73b      	b.n	80048a4 <USBD_StdDevReq+0x28>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a2c:	7c03      	ldrb	r3, [r0, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f47f af30 	bne.w	8004894 <USBD_StdDevReq+0x18>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8004a34:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004a38:	f10d 0006 	add.w	r0, sp, #6
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004a40:	2307      	movs	r3, #7
 8004a42:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 8004a44:	88eb      	ldrh	r3, [r5, #6]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d091      	beq.n	800496e <USBD_StdDevReq+0xf2>
    if (len != 0U)
 8004a4a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	f43f af20 	beq.w	8004894 <USBD_StdDevReq+0x18>
      len = MIN(len, req->wLength);
 8004a54:	429a      	cmp	r2, r3
 8004a56:	bf28      	it	cs
 8004a58:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004a5a:	4601      	mov	r1, r0
 8004a5c:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 8004a5e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004a62:	f000 f9ed 	bl	8004e40 <USBD_CtlSendData>
 8004a66:	e71d      	b.n	80048a4 <USBD_StdDevReq+0x28>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a68:	7c03      	ldrb	r3, [r0, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f47f af12 	bne.w	8004894 <USBD_StdDevReq+0x18>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8004a70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004a74:	f10d 0006 	add.w	r0, sp, #6
 8004a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7a:	4798      	blx	r3
  if (err != 0U)
 8004a7c:	e7e2      	b.n	8004a44 <USBD_StdDevReq+0x1c8>
      switch ((uint8_t)(req->wValue))
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	2a05      	cmp	r2, #5
 8004a82:	f63f af07 	bhi.w	8004894 <USBD_StdDevReq+0x18>
 8004a86:	e8df f002 	tbb	[pc, r2]
 8004a8a:	353b      	.short	0x353b
 8004a8c:	1823292f 	.word	0x1823292f
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a90:	7c02      	ldrb	r2, [r0, #16]
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8004a92:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a96:	2a00      	cmp	r2, #0
 8004a98:	f040 8087 	bne.w	8004baa <USBD_StdDevReq+0x32e>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8004a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9e:	f10d 0006 	add.w	r0, sp, #6
 8004aa2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004aa8:	e7cc      	b.n	8004a44 <USBD_StdDevReq+0x1c8>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004aaa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004aae:	7c00      	ldrb	r0, [r0, #16]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f10d 0106 	add.w	r1, sp, #6
 8004ab6:	4798      	blx	r3
  if (err != 0U)
 8004ab8:	e7c4      	b.n	8004a44 <USBD_StdDevReq+0x1c8>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004aba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f43f aee7 	beq.w	8004894 <USBD_StdDevReq+0x18>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004ac6:	7c20      	ldrb	r0, [r4, #16]
 8004ac8:	f10d 0106 	add.w	r1, sp, #6
 8004acc:	4798      	blx	r3
  if (err != 0U)
 8004ace:	e7b9      	b.n	8004a44 <USBD_StdDevReq+0x1c8>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004ad0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f5      	bne.n	8004ac6 <USBD_StdDevReq+0x24a>
 8004ada:	e6db      	b.n	8004894 <USBD_StdDevReq+0x18>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004adc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1ef      	bne.n	8004ac6 <USBD_StdDevReq+0x24a>
 8004ae6:	e6d5      	b.n	8004894 <USBD_StdDevReq+0x18>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004ae8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1e9      	bne.n	8004ac6 <USBD_StdDevReq+0x24a>
 8004af2:	e6cf      	b.n	8004894 <USBD_StdDevReq+0x18>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004af4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e3      	bne.n	8004ac6 <USBD_StdDevReq+0x24a>
 8004afe:	e6c9      	b.n	8004894 <USBD_StdDevReq+0x18>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004b00:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1dd      	bne.n	8004ac6 <USBD_StdDevReq+0x24a>
 8004b0a:	e6c3      	b.n	8004894 <USBD_StdDevReq+0x18>
      if (cfgidx == 0U)
 8004b0c:	2900      	cmp	r1, #0
 8004b0e:	d042      	beq.n	8004b96 <USBD_StdDevReq+0x31a>
      else if (cfgidx != pdev->dev_config)
 8004b10:	6841      	ldr	r1, [r0, #4]
 8004b12:	2901      	cmp	r1, #1
 8004b14:	f43f af2b 	beq.w	800496e <USBD_StdDevReq+0xf2>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004b18:	b2c9      	uxtb	r1, r1
 8004b1a:	f7ff fd35 	bl	8004588 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004b1e:	7829      	ldrb	r1, [r5, #0]
 8004b20:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004b22:	4620      	mov	r0, r4
 8004b24:	f7ff fd28 	bl	8004578 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8004b28:	4605      	mov	r5, r0
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	f43f af1f 	beq.w	800496e <USBD_StdDevReq+0xf2>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004b30:	2180      	movs	r1, #128	@ 0x80
 8004b32:	4620      	mov	r0, r4
 8004b34:	f000 fbca 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004b38:	2100      	movs	r1, #0
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f000 fbc6 	bl	80052cc <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004b40:	7921      	ldrb	r1, [r4, #4]
 8004b42:	4620      	mov	r0, r4
 8004b44:	f7ff fd20 	bl	8004588 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004b4e:	e6aa      	b.n	80048a6 <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 8004b50:	2900      	cmp	r1, #0
 8004b52:	f43f af0c 	beq.w	800496e <USBD_StdDevReq+0xf2>
        pdev->dev_config = cfgidx;
 8004b56:	2101      	movs	r1, #1
 8004b58:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004b5a:	f7ff fd0d 	bl	8004578 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8004b5e:	4605      	mov	r5, r0
 8004b60:	b350      	cbz	r0, 8004bb8 <USBD_StdDevReq+0x33c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004b62:	2180      	movs	r1, #128	@ 0x80
 8004b64:	4620      	mov	r0, r4
 8004b66:	f000 fbb1 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	f000 fbad 	bl	80052cc <USBD_LL_StallEP>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004b72:	f884 629c 	strb.w	r6, [r4, #668]	@ 0x29c
 8004b76:	e696      	b.n	80048a6 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8004b78:	2903      	cmp	r1, #3
 8004b7a:	f47f ae8b 	bne.w	8004894 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8004b7e:	1d01      	adds	r1, r0, #4
 8004b80:	f000 f95e 	bl	8004e40 <USBD_CtlSendData>
        break;
 8004b84:	e68e      	b.n	80048a4 <USBD_StdDevReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004b86:	2180      	movs	r1, #128	@ 0x80
 8004b88:	f000 fba0 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4620      	mov	r0, r4
 8004b90:	f000 fb9c 	bl	80052cc <USBD_LL_StallEP>
}
 8004b94:	e6ca      	b.n	800492c <USBD_StdDevReq+0xb0>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004b96:	2302      	movs	r3, #2
 8004b98:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8004b9c:	6041      	str	r1, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8004b9e:	f7ff fcf3 	bl	8004588 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f000 f97a 	bl	8004e9c <USBD_CtlSendStatus>
 8004ba8:	e67c      	b.n	80048a4 <USBD_StdDevReq+0x28>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8004baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bac:	f10d 0006 	add.w	r0, sp, #6
 8004bb0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004bb6:	e745      	b.n	8004a44 <USBD_StdDevReq+0x1c8>
          (void)USBD_CtlSendStatus(pdev);
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f000 f96f 	bl	8004e9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004bc4:	e66e      	b.n	80048a4 <USBD_StdDevReq+0x28>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004bcc:	e66a      	b.n	80048a4 <USBD_StdDevReq+0x28>
 8004bce:	bf00      	nop
 8004bd0:	200004cc 	.word	0x200004cc

08004bd4 <USBD_StdItfReq>:
{
 8004bd4:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004bd6:	780b      	ldrb	r3, [r1, #0]
 8004bd8:	065a      	lsls	r2, r3, #25
{
 8004bda:	460d      	mov	r5, r1
 8004bdc:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004bde:	d50d      	bpl.n	8004bfc <USBD_StdItfReq+0x28>
 8004be0:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004be4:	2a40      	cmp	r2, #64	@ 0x40
 8004be6:	d009      	beq.n	8004bfc <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004be8:	2180      	movs	r1, #128	@ 0x80
 8004bea:	f000 fb6f 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004bee:	2100      	movs	r1, #0
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f000 fb6b 	bl	80052cc <USBD_LL_StallEP>
  USBD_StatusTypeDef ret = USBD_OK;
 8004bf6:	2600      	movs	r6, #0
}
 8004bf8:	4630      	mov	r0, r6
 8004bfa:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8004bfc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8004c00:	3b01      	subs	r3, #1
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d802      	bhi.n	8004c0c <USBD_StdItfReq+0x38>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004c06:	7929      	ldrb	r1, [r5, #4]
 8004c08:	2901      	cmp	r1, #1
 8004c0a:	d908      	bls.n	8004c1e <USBD_StdItfReq+0x4a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004c0c:	2180      	movs	r1, #128	@ 0x80
 8004c0e:	4620      	mov	r0, r4
 8004c10:	f000 fb5c 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004c14:	2100      	movs	r1, #0
 8004c16:	4620      	mov	r0, r4
 8004c18:	f000 fb58 	bl	80052cc <USBD_LL_StallEP>
}
 8004c1c:	e7eb      	b.n	8004bf6 <USBD_StdItfReq+0x22>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f7ff fe22 	bl	8004868 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8004c24:	b990      	cbnz	r0, 8004c4c <USBD_StdItfReq+0x78>
              if (pdev->pClass[idx]->Setup != NULL)
 8004c26:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	b173      	cbz	r3, 8004c4c <USBD_StdItfReq+0x78>
                pdev->classId = idx;
 8004c2e:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8004c32:	4629      	mov	r1, r5
 8004c34:	4620      	mov	r0, r4
 8004c36:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8004c38:	88eb      	ldrh	r3, [r5, #6]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8004c3a:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1db      	bne.n	8004bf8 <USBD_StdItfReq+0x24>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	d1d9      	bne.n	8004bf8 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 8004c44:	4620      	mov	r0, r4
 8004c46:	f000 f929 	bl	8004e9c <USBD_CtlSendStatus>
 8004c4a:	e7d5      	b.n	8004bf8 <USBD_StdItfReq+0x24>
                ret = USBD_FAIL;
 8004c4c:	2603      	movs	r6, #3
}
 8004c4e:	4630      	mov	r0, r6
 8004c50:	bd70      	pop	{r4, r5, r6, pc}
 8004c52:	bf00      	nop

08004c54 <USBD_StdEPReq>:
{
 8004c54:	b530      	push	{r4, r5, lr}
 8004c56:	460c      	mov	r4, r1
  ep_addr = LOBYTE(req->wIndex);
 8004c58:	888a      	ldrh	r2, [r1, #4]
 8004c5a:	7823      	ldrb	r3, [r4, #0]
 8004c5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004c60:	2b20      	cmp	r3, #32
{
 8004c62:	b083      	sub	sp, #12
 8004c64:	4605      	mov	r5, r0
  ep_addr = LOBYTE(req->wIndex);
 8004c66:	b2d1      	uxtb	r1, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004c68:	d04d      	beq.n	8004d06 <USBD_StdEPReq+0xb2>
 8004c6a:	2b40      	cmp	r3, #64	@ 0x40
 8004c6c:	d04b      	beq.n	8004d06 <USBD_StdEPReq+0xb2>
 8004c6e:	b153      	cbz	r3, 8004c86 <USBD_StdEPReq+0x32>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004c70:	2180      	movs	r1, #128	@ 0x80
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 fb2a 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004c78:	2100      	movs	r1, #0
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	f000 fb26 	bl	80052cc <USBD_LL_StallEP>
}
 8004c80:	2000      	movs	r0, #0
 8004c82:	b003      	add	sp, #12
 8004c84:	bd30      	pop	{r4, r5, pc}
      switch (req->bRequest)
 8004c86:	7863      	ldrb	r3, [r4, #1]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d02b      	beq.n	8004ce4 <USBD_StdEPReq+0x90>
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d04c      	beq.n	8004d2a <USBD_StdEPReq+0xd6>
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1ed      	bne.n	8004c70 <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 8004c94:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	b2d8      	uxtb	r0, r3
 8004c9c:	d05f      	beq.n	8004d5e <USBD_StdEPReq+0x10a>
 8004c9e:	2803      	cmp	r0, #3
 8004ca0:	d1e6      	bne.n	8004c70 <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8004ca2:	f001 030f 	and.w	r3, r1, #15
 8004ca6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 8004caa:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8004cac:	eb05 0383 	add.w	r3, r5, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 8004cb0:	d465      	bmi.n	8004d7e <USBD_StdEPReq+0x12a>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8004cb2:	f893 3163 	ldrb.w	r3, [r3, #355]	@ 0x163
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d0da      	beq.n	8004c70 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004cba:	2414      	movs	r4, #20
 8004cbc:	fb04 5401 	mla	r4, r4, r1, r5
 8004cc0:	f504 74aa 	add.w	r4, r4, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8004cc4:	2900      	cmp	r1, #0
 8004cc6:	d068      	beq.n	8004d9a <USBD_StdEPReq+0x146>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8004cc8:	4628      	mov	r0, r5
 8004cca:	f000 fb17 	bl	80052fc <USBD_LL_IsStallEP>
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d06b      	beq.n	8004daa <USBD_StdEPReq+0x156>
                pep->status = 0x0001U;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	73a3      	strb	r3, [r4, #14]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f104 010e 	add.w	r1, r4, #14
 8004cdc:	4628      	mov	r0, r5
 8004cde:	f000 f8af 	bl	8004e40 <USBD_CtlSendData>
              break;
 8004ce2:	e7cd      	b.n	8004c80 <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 8004ce4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	d02e      	beq.n	8004d4c <USBD_StdEPReq+0xf8>
 8004cee:	2a03      	cmp	r2, #3
 8004cf0:	d1be      	bne.n	8004c70 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004cf2:	8863      	ldrh	r3, [r4, #2]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1c3      	bne.n	8004c80 <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 8004cf8:	064b      	lsls	r3, r1, #25
 8004cfa:	d151      	bne.n	8004da0 <USBD_StdEPReq+0x14c>
                (void)USBD_CtlSendStatus(pdev);
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	9101      	str	r1, [sp, #4]
 8004d00:	f000 f8cc 	bl	8004e9c <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8004d04:	9901      	ldr	r1, [sp, #4]
 8004d06:	4628      	mov	r0, r5
 8004d08:	f7ff fdb0 	bl	800486c <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8004d0c:	2800      	cmp	r0, #0
 8004d0e:	d1b7      	bne.n	8004c80 <USBD_StdEPReq+0x2c>
                  if (pdev->pClass[idx]->Setup != NULL)
 8004d10:	f8d5 32b8 	ldr.w	r3, [r5, #696]	@ 0x2b8
                  pdev->classId = idx;
 8004d14:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0b0      	beq.n	8004c80 <USBD_StdEPReq+0x2c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
}
 8004d22:	b003      	add	sp, #12
 8004d24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8004d28:	4718      	bx	r3
          switch (pdev->dev_state)
 8004d2a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	d00b      	beq.n	8004d4c <USBD_StdEPReq+0xf8>
 8004d34:	2a03      	cmp	r2, #3
 8004d36:	d19b      	bne.n	8004c70 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004d38:	8863      	ldrh	r3, [r4, #2]
 8004d3a:	b91b      	cbnz	r3, 8004d44 <USBD_StdEPReq+0xf0>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8004d3c:	0648      	lsls	r0, r1, #25
 8004d3e:	d001      	beq.n	8004d44 <USBD_StdEPReq+0xf0>
 8004d40:	88e3      	ldrh	r3, [r4, #6]
 8004d42:	b3a3      	cbz	r3, 8004dae <USBD_StdEPReq+0x15a>
              (void)USBD_CtlSendStatus(pdev);
 8004d44:	4628      	mov	r0, r5
 8004d46:	f000 f8a9 	bl	8004e9c <USBD_CtlSendStatus>
              break;
 8004d4a:	e799      	b.n	8004c80 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004d4c:	064a      	lsls	r2, r1, #25
 8004d4e:	d08f      	beq.n	8004c70 <USBD_StdEPReq+0x1c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8004d50:	f000 fabc 	bl	80052cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8004d54:	2180      	movs	r1, #128	@ 0x80
 8004d56:	4628      	mov	r0, r5
 8004d58:	f000 fab8 	bl	80052cc <USBD_LL_StallEP>
 8004d5c:	e790      	b.n	8004c80 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004d5e:	0648      	lsls	r0, r1, #25
 8004d60:	d186      	bne.n	8004c70 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d62:	0611      	lsls	r1, r2, #24
 8004d64:	bf4c      	ite	mi
 8004d66:	f105 0114 	addmi.w	r1, r5, #20
 8004d6a:	f505 71aa 	addpl.w	r1, r5, #340	@ 0x154
              pep->status = 0x0000U;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f801 3f0e 	strb.w	r3, [r1, #14]!
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8004d74:	2202      	movs	r2, #2
 8004d76:	4628      	mov	r0, r5
 8004d78:	f000 f862 	bl	8004e40 <USBD_CtlSendData>
              break;
 8004d7c:	e780      	b.n	8004c80 <USBD_StdEPReq+0x2c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8004d7e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f43f af74 	beq.w	8004c70 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d88:	f001 047f 	and.w	r4, r1, #127	@ 0x7f
 8004d8c:	3401      	adds	r4, #1
 8004d8e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8004d92:	2980      	cmp	r1, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d94:	eb05 0484 	add.w	r4, r5, r4, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8004d98:	d196      	bne.n	8004cc8 <USBD_StdEPReq+0x74>
                pep->status = 0x0000U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	73a3      	strb	r3, [r4, #14]
 8004d9e:	e79a      	b.n	8004cd6 <USBD_StdEPReq+0x82>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8004da0:	9101      	str	r1, [sp, #4]
 8004da2:	f000 fa9f 	bl	80052e4 <USBD_LL_ClearStallEP>
 8004da6:	9901      	ldr	r1, [sp, #4]
 8004da8:	e7a8      	b.n	8004cfc <USBD_StdEPReq+0xa8>
                pep->status = 0x0000U;
 8004daa:	73a0      	strb	r0, [r4, #14]
 8004dac:	e793      	b.n	8004cd6 <USBD_StdEPReq+0x82>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8004dae:	4628      	mov	r0, r5
 8004db0:	f000 fa8c 	bl	80052cc <USBD_LL_StallEP>
 8004db4:	e7c6      	b.n	8004d44 <USBD_StdEPReq+0xf0>
 8004db6:	bf00      	nop

08004db8 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8004db8:	780b      	ldrb	r3, [r1, #0]
 8004dba:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8004dbc:	784b      	ldrb	r3, [r1, #1]
 8004dbe:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 8004dc0:	884b      	ldrh	r3, [r1, #2]
 8004dc2:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 8004dc4:	888b      	ldrh	r3, [r1, #4]
 8004dc6:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 8004dc8:	88cb      	ldrh	r3, [r1, #6]
 8004dca:	80c3      	strh	r3, [r0, #6]
}
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop

08004dd0 <USBD_CtlError>:
{
 8004dd0:	b510      	push	{r4, lr}
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004dd2:	2180      	movs	r1, #128	@ 0x80
{
 8004dd4:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004dd6:	f000 fa79 	bl	80052cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004dda:	4620      	mov	r0, r4
 8004ddc:	2100      	movs	r1, #0
}
 8004dde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 8004de2:	f000 ba73 	b.w	80052cc <USBD_LL_StallEP>
 8004de6:	bf00      	nop

08004de8 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 8004de8:	b330      	cbz	r0, 8004e38 <USBD_GetString+0x50>
{
 8004dea:	b570      	push	{r4, r5, r6, lr}
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8004dec:	7803      	ldrb	r3, [r0, #0]
 8004dee:	460e      	mov	r6, r1
 8004df0:	4614      	mov	r4, r2
 8004df2:	4605      	mov	r5, r0
 8004df4:	b30b      	cbz	r3, 8004e3a <USBD_GetString+0x52>
  uint8_t *pbuff = buf;
 8004df6:	4603      	mov	r3, r0
  while (*pbuff != (uint8_t)'\0')
 8004df8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004dfc:	2900      	cmp	r1, #0
 8004dfe:	d1fb      	bne.n	8004df8 <USBD_GetString+0x10>
 8004e00:	1c68      	adds	r0, r5, #1
 8004e02:	f7fb f9f5 	bl	80001f0 <strlen>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8004e06:	1c43      	adds	r3, r0, #1
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	8023      	strh	r3, [r4, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8004e12:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 8004e14:	7032      	strb	r2, [r6, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8004e16:	7073      	strb	r3, [r6, #1]
  while (*pdesc != (uint8_t)'\0')
 8004e18:	782c      	ldrb	r4, [r5, #0]
 8004e1a:	b164      	cbz	r4, 8004e36 <USBD_GetString+0x4e>
 8004e1c:	4628      	mov	r0, r5
  idx++;
 8004e1e:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8004e20:	2100      	movs	r1, #0
    idx++;
 8004e22:	1c5a      	adds	r2, r3, #1
    unicode[idx] = 0U;
 8004e24:	b2d2      	uxtb	r2, r2
    unicode[idx] = *pdesc;
 8004e26:	54f4      	strb	r4, [r6, r3]
    unicode[idx] = 0U;
 8004e28:	54b1      	strb	r1, [r6, r2]
  while (*pdesc != (uint8_t)'\0')
 8004e2a:	f810 4f01 	ldrb.w	r4, [r0, #1]!
    idx++;
 8004e2e:	3302      	adds	r3, #2
 8004e30:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8004e32:	2c00      	cmp	r4, #0
 8004e34:	d1f5      	bne.n	8004e22 <USBD_GetString+0x3a>
}
 8004e36:	bd70      	pop	{r4, r5, r6, pc}
 8004e38:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	e7e7      	b.n	8004e10 <USBD_GetString+0x28>

08004e40 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8004e40:	b508      	push	{r3, lr}
 8004e42:	4613      	mov	r3, r2
 8004e44:	460a      	mov	r2, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8004e46:	2102      	movs	r1, #2
  pdev->ep_in[0].total_length = len;
 8004e48:	e9c0 3305 	strd	r3, r3, [r0, #20]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8004e4c:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->ep_in[0].pbuffer = pbuf;
 8004e50:	6242      	str	r2, [r0, #36]	@ 0x24
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004e52:	2100      	movs	r1, #0
 8004e54:	f000 fa72 	bl	800533c <USBD_LL_Transmit>

  return USBD_OK;
}
 8004e58:	2000      	movs	r0, #0
 8004e5a:	bd08      	pop	{r3, pc}

08004e5c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8004e5c:	b508      	push	{r3, lr}
 8004e5e:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004e60:	460a      	mov	r2, r1
 8004e62:	2100      	movs	r1, #0
 8004e64:	f000 fa6a 	bl	800533c <USBD_LL_Transmit>

  return USBD_OK;
}
 8004e68:	2000      	movs	r0, #0
 8004e6a:	bd08      	pop	{r3, pc}

08004e6c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8004e6c:	b508      	push	{r3, lr}
 8004e6e:	4613      	mov	r3, r2
 8004e70:	460a      	mov	r2, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8004e72:	2103      	movs	r1, #3
  pdev->ep_out[0].total_length = len;
 8004e74:	e9c0 3355 	strd	r3, r3, [r0, #340]	@ 0x154
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8004e78:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->ep_out[0].pbuffer = pbuf;
 8004e7c:	f8c0 2164 	str.w	r2, [r0, #356]	@ 0x164
#else
  pdev->ep_out[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004e80:	2100      	movs	r1, #0
 8004e82:	f000 fa67 	bl	8005354 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004e86:	2000      	movs	r0, #0
 8004e88:	bd08      	pop	{r3, pc}
 8004e8a:	bf00      	nop

08004e8c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8004e8c:	b508      	push	{r3, lr}
 8004e8e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004e90:	460a      	mov	r2, r1
 8004e92:	2100      	movs	r1, #0
 8004e94:	f000 fa5e 	bl	8005354 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004e98:	2000      	movs	r0, #0
 8004e9a:	bd08      	pop	{r3, pc}

08004e9c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8004e9c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004e9e:	2104      	movs	r1, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004ea0:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004ea2:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	f000 fa47 	bl	800533c <USBD_LL_Transmit>

  return USBD_OK;
}
 8004eae:	2000      	movs	r0, #0
 8004eb0:	bd08      	pop	{r3, pc}
 8004eb2:	bf00      	nop

08004eb4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8004eb4:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004eb6:	2105      	movs	r1, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004eb8:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004eba:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	f000 fa47 	bl	8005354 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	bd08      	pop	{r3, pc}
 8004eca:	bf00      	nop

08004ecc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8004ecc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8004ece:	4918      	ldr	r1, [pc, #96]	@ (8004f30 <MX_USB_DEVICE_Init+0x64>)
 8004ed0:	4818      	ldr	r0, [pc, #96]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f7ff fb1e 	bl	8004514 <USBD_Init>
 8004ed8:	b970      	cbnz	r0, 8004ef8 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 8004eda:	4917      	ldr	r1, [pc, #92]	@ (8004f38 <MX_USB_DEVICE_Init+0x6c>)
 8004edc:	4815      	ldr	r0, [pc, #84]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004ede:	f7ff fb2d 	bl	800453c <USBD_RegisterClass>
 8004ee2:	b988      	cbnz	r0, 8004f08 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 8004ee4:	4915      	ldr	r1, [pc, #84]	@ (8004f3c <MX_USB_DEVICE_Init+0x70>)
 8004ee6:	4813      	ldr	r0, [pc, #76]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004ee8:	f7ff fb08 	bl	80044fc <USBD_AUDIO_RegisterInterface>
 8004eec:	b9a0      	cbnz	r0, 8004f18 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8004eee:	4811      	ldr	r0, [pc, #68]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004ef0:	f7ff fb40 	bl	8004574 <USBD_Start>
 8004ef4:	b9b8      	cbnz	r0, 8004f26 <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8004ef6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004ef8:	f7fb fc8a 	bl	8000810 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 8004efc:	490e      	ldr	r1, [pc, #56]	@ (8004f38 <MX_USB_DEVICE_Init+0x6c>)
 8004efe:	480d      	ldr	r0, [pc, #52]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004f00:	f7ff fb1c 	bl	800453c <USBD_RegisterClass>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	d0ed      	beq.n	8004ee4 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8004f08:	f7fb fc82 	bl	8000810 <Error_Handler>
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 8004f0c:	490b      	ldr	r1, [pc, #44]	@ (8004f3c <MX_USB_DEVICE_Init+0x70>)
 8004f0e:	4809      	ldr	r0, [pc, #36]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004f10:	f7ff faf4 	bl	80044fc <USBD_AUDIO_RegisterInterface>
 8004f14:	2800      	cmp	r0, #0
 8004f16:	d0ea      	beq.n	8004eee <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8004f18:	f7fb fc7a 	bl	8000810 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8004f1c:	4805      	ldr	r0, [pc, #20]	@ (8004f34 <MX_USB_DEVICE_Init+0x68>)
 8004f1e:	f7ff fb29 	bl	8004574 <USBD_Start>
 8004f22:	2800      	cmp	r0, #0
 8004f24:	d0e7      	beq.n	8004ef6 <MX_USB_DEVICE_Init+0x2a>
}
 8004f26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004f2a:	f7fb bc71 	b.w	8000810 <Error_Handler>
 8004f2e:	bf00      	nop
 8004f30:	20000110 	.word	0x20000110
 8004f34:	200004d0 	.word	0x200004d0
 8004f38:	20000088 	.word	0x20000088
 8004f3c:	200000c0 	.word	0x200000c0

08004f40 <AUDIO_Init_FS>:
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
  /* USER CODE END 0 */
}
 8004f40:	2000      	movs	r0, #0
 8004f42:	4770      	bx	lr

08004f44 <AUDIO_DeInit_FS>:
{
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
  /* USER CODE END 1 */
}
 8004f44:	2000      	movs	r0, #0
 8004f46:	4770      	bx	lr

08004f48 <AUDIO_VolumeCtl_FS>:
{
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
  /* USER CODE END 3 */
}
 8004f48:	2000      	movs	r0, #0
 8004f4a:	4770      	bx	lr

08004f4c <AUDIO_PeriodicTC_FS>:
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
  /* USER CODE END 5 */
}
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	4770      	bx	lr

08004f50 <AUDIO_GetState_FS>:
static int8_t AUDIO_GetState_FS(void)
{
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8004f50:	2000      	movs	r0, #0
 8004f52:	4770      	bx	lr

08004f54 <AUDIO_AudioCmd_FS>:
	switch(cmd)
 8004f54:	2a01      	cmp	r2, #1
{
 8004f56:	b508      	push	{r3, lr}
	switch(cmd)
 8004f58:	d008      	beq.n	8004f6c <AUDIO_AudioCmd_FS+0x18>
 8004f5a:	2a03      	cmp	r2, #3
 8004f5c:	d001      	beq.n	8004f62 <AUDIO_AudioCmd_FS+0xe>
}
 8004f5e:	2000      	movs	r0, #0
 8004f60:	bd08      	pop	{r3, pc}
	       HAL_I2S_DMAStop(&hi2s3);
 8004f62:	4807      	ldr	r0, [pc, #28]	@ (8004f80 <AUDIO_AudioCmd_FS+0x2c>)
 8004f64:	f7fc fd56 	bl	8001a14 <HAL_I2S_DMAStop>
}
 8004f68:	2000      	movs	r0, #0
 8004f6a:	bd08      	pop	{r3, pc}
 8004f6c:	4603      	mov	r3, r0
	      HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)pbuf, size / 2);
 8004f6e:	f3c1 024f 	ubfx	r2, r1, #1, #16
 8004f72:	4803      	ldr	r0, [pc, #12]	@ (8004f80 <AUDIO_AudioCmd_FS+0x2c>)
 8004f74:	4619      	mov	r1, r3
 8004f76:	f7fc fcf1 	bl	800195c <HAL_I2S_Transmit_DMA>
}
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	bd08      	pop	{r3, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000254 	.word	0x20000254

08004f84 <AUDIO_MuteCtl_FS>:
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
 8004f84:	2000      	movs	r0, #0
 8004f86:	4770      	bx	lr

08004f88 <HAL_I2S_TxHalfCpltCallback>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

// STM32のDMA転送が半分終わったら呼ばれる（前半50%完了）
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
    if(hi2s->Instance == SPI3) {
 8004f88:	4b04      	ldr	r3, [pc, #16]	@ (8004f9c <HAL_I2S_TxHalfCpltCallback+0x14>)
 8004f8a:	6802      	ldr	r2, [r0, #0]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d000      	beq.n	8004f92 <HAL_I2S_TxHalfCpltCallback+0xa>
        HalfTransfer_CallBack_FS(); // 正解はこれ一本！
    }
}
 8004f90:	4770      	bx	lr
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
 8004f92:	4803      	ldr	r0, [pc, #12]	@ (8004fa0 <HAL_I2S_TxHalfCpltCallback+0x18>)
 8004f94:	2101      	movs	r1, #1
 8004f96:	f7ff ba69 	b.w	800446c <USBD_AUDIO_Sync>
 8004f9a:	bf00      	nop
 8004f9c:	40003c00 	.word	0x40003c00
 8004fa0:	200004d0 	.word	0x200004d0

08004fa4 <HAL_I2S_TxCpltCallback>:

// STM32のDMA転送が全部終わったら呼ばれる（後半100%完了）
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
    if(hi2s->Instance == SPI3) {
 8004fa4:	4b04      	ldr	r3, [pc, #16]	@ (8004fb8 <HAL_I2S_TxCpltCallback+0x14>)
 8004fa6:	6802      	ldr	r2, [r0, #0]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d000      	beq.n	8004fae <HAL_I2S_TxCpltCallback+0xa>
        TransferComplete_CallBack_FS(); // 正解はこれ一本！
    }
}
 8004fac:	4770      	bx	lr
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_FULL);
 8004fae:	4803      	ldr	r0, [pc, #12]	@ (8004fbc <HAL_I2S_TxCpltCallback+0x18>)
 8004fb0:	2102      	movs	r1, #2
 8004fb2:	f7ff ba5b 	b.w	800446c <USBD_AUDIO_Sync>
 8004fb6:	bf00      	nop
 8004fb8:	40003c00 	.word	0x40003c00
 8004fbc:	200004d0 	.word	0x200004d0

08004fc0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004fc0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8004fc2:	4801      	ldr	r0, [pc, #4]	@ (8004fc8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8004fc4:	800b      	strh	r3, [r1, #0]
}
 8004fc6:	4770      	bx	lr
 8004fc8:	200000fc 	.word	0x200000fc

08004fcc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004fcc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8004fce:	4801      	ldr	r0, [pc, #4]	@ (8004fd4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8004fd0:	800b      	strh	r3, [r1, #0]
}
 8004fd2:	4770      	bx	lr
 8004fd4:	200000f8 	.word	0x200000f8

08004fd8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004fd8:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004fda:	4c04      	ldr	r4, [pc, #16]	@ (8004fec <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8004fdc:	4804      	ldr	r0, [pc, #16]	@ (8004ff0 <USBD_FS_ManufacturerStrDescriptor+0x18>)
{
 8004fde:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004fe0:	4621      	mov	r1, r4
 8004fe2:	f7ff ff01 	bl	8004de8 <USBD_GetString>
  return USBD_StrDesc;
}
 8004fe6:	4620      	mov	r0, r4
 8004fe8:	bd10      	pop	{r4, pc}
 8004fea:	bf00      	nop
 8004fec:	200007ac 	.word	0x200007ac
 8004ff0:	08005c1c 	.word	0x08005c1c

08004ff4 <USBD_FS_ProductStrDescriptor>:
{
 8004ff4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004ff6:	4c04      	ldr	r4, [pc, #16]	@ (8005008 <USBD_FS_ProductStrDescriptor+0x14>)
 8004ff8:	4804      	ldr	r0, [pc, #16]	@ (800500c <USBD_FS_ProductStrDescriptor+0x18>)
{
 8004ffa:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	f7ff fef3 	bl	8004de8 <USBD_GetString>
}
 8005002:	4620      	mov	r0, r4
 8005004:	bd10      	pop	{r4, pc}
 8005006:	bf00      	nop
 8005008:	200007ac 	.word	0x200007ac
 800500c:	08005c30 	.word	0x08005c30

08005010 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005010:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005012:	4c04      	ldr	r4, [pc, #16]	@ (8005024 <USBD_FS_ConfigStrDescriptor+0x14>)
 8005014:	4804      	ldr	r0, [pc, #16]	@ (8005028 <USBD_FS_ConfigStrDescriptor+0x18>)
{
 8005016:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005018:	4621      	mov	r1, r4
 800501a:	f7ff fee5 	bl	8004de8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800501e:	4620      	mov	r0, r4
 8005020:	bd10      	pop	{r4, pc}
 8005022:	bf00      	nop
 8005024:	200007ac 	.word	0x200007ac
 8005028:	08005c44 	.word	0x08005c44

0800502c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800502c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800502e:	4c04      	ldr	r4, [pc, #16]	@ (8005040 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8005030:	4804      	ldr	r0, [pc, #16]	@ (8005044 <USBD_FS_InterfaceStrDescriptor+0x18>)
{
 8005032:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005034:	4621      	mov	r1, r4
 8005036:	f7ff fed7 	bl	8004de8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800503a:	4620      	mov	r0, r4
 800503c:	bd10      	pop	{r4, pc}
 800503e:	bf00      	nop
 8005040:	200007ac 	.word	0x200007ac
 8005044:	08005c54 	.word	0x08005c54

08005048 <USBD_FS_SerialStrDescriptor>:
{
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8005048:	481b      	ldr	r0, [pc, #108]	@ (80050b8 <USBD_FS_SerialStrDescriptor+0x70>)
 800504a:	f8d0 3a10 	ldr.w	r3, [r0, #2576]	@ 0xa10
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 800504e:	f8d0 2a18 	ldr.w	r2, [r0, #2584]	@ 0xa18
{
 8005052:	b510      	push	{r4, lr}

  if (deviceserial0 != 0)
 8005054:	189b      	adds	r3, r3, r2
  *length = USB_SIZ_STRING_SERIAL;
 8005056:	f04f 041a 	mov.w	r4, #26
 800505a:	800c      	strh	r4, [r1, #0]
  if (deviceserial0 != 0)
 800505c:	d101      	bne.n	8005062 <USBD_FS_SerialStrDescriptor+0x1a>
}
 800505e:	4817      	ldr	r0, [pc, #92]	@ (80050bc <USBD_FS_SerialStrDescriptor+0x74>)
 8005060:	bd10      	pop	{r4, pc}
 8005062:	4a16      	ldr	r2, [pc, #88]	@ (80050bc <USBD_FS_SerialStrDescriptor+0x74>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8005064:	f8d0 0a14 	ldr.w	r0, [r0, #2580]	@ 0xa14
 8005068:	f102 0410 	add.w	r4, r2, #16
 800506c:	4611      	mov	r1, r2
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800506e:	f04f 0e00 	mov.w	lr, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8005072:	ea4f 7c13 	mov.w	ip, r3, lsr #28
    if (((value >> 28)) < 0xA)
 8005076:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 800507a:	bf34      	ite	cc
 800507c:	f10c 0c30 	addcc.w	ip, ip, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8005080:	f10c 0c37 	addcs.w	ip, ip, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8005084:	f881 c002 	strb.w	ip, [r1, #2]
    pbuf[2 * idx + 1] = 0;
 8005088:	f881 e003 	strb.w	lr, [r1, #3]
  for (idx = 0; idx < len; idx++)
 800508c:	3102      	adds	r1, #2
 800508e:	428c      	cmp	r4, r1
    value = value << 4;
 8005090:	ea4f 1303 	mov.w	r3, r3, lsl #4
  for (idx = 0; idx < len; idx++)
 8005094:	d1ed      	bne.n	8005072 <USBD_FS_SerialStrDescriptor+0x2a>
 8005096:	4c0a      	ldr	r4, [pc, #40]	@ (80050c0 <USBD_FS_SerialStrDescriptor+0x78>)
    pbuf[2 * idx + 1] = 0;
 8005098:	2100      	movs	r1, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800509a:	0f03      	lsrs	r3, r0, #28
    if (((value >> 28)) < 0xA)
 800509c:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 80050a0:	bf34      	ite	cc
 80050a2:	3330      	addcc	r3, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80050a4:	3337      	addcs	r3, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80050a6:	7493      	strb	r3, [r2, #18]
    pbuf[2 * idx + 1] = 0;
 80050a8:	74d1      	strb	r1, [r2, #19]
  for (idx = 0; idx < len; idx++)
 80050aa:	3202      	adds	r2, #2
 80050ac:	4294      	cmp	r4, r2
    value = value << 4;
 80050ae:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 80050b2:	d1f2      	bne.n	800509a <USBD_FS_SerialStrDescriptor+0x52>
}
 80050b4:	4801      	ldr	r0, [pc, #4]	@ (80050bc <USBD_FS_SerialStrDescriptor+0x74>)
 80050b6:	bd10      	pop	{r4, pc}
 80050b8:	1fff7000 	.word	0x1fff7000
 80050bc:	200000dc 	.word	0x200000dc
 80050c0:	200000e4 	.word	0x200000e4

080050c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80050c4:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 80050c6:	6803      	ldr	r3, [r0, #0]
{
 80050c8:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ca:	2400      	movs	r4, #0
  if(pcdHandle->Instance==USB_OTG_FS)
 80050cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80050d4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80050d8:	9406      	str	r4, [sp, #24]
  if(pcdHandle->Instance==USB_OTG_FS)
 80050da:	d001      	beq.n	80050e0 <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80050dc:	b009      	add	sp, #36	@ 0x24
 80050de:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e0:	4d1c      	ldr	r5, [pc, #112]	@ (8005154 <HAL_PCD_MspInit+0x90>)
 80050e2:	9400      	str	r4, [sp, #0]
 80050e4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050e6:	481c      	ldr	r0, [pc, #112]	@ (8005158 <HAL_PCD_MspInit+0x94>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e8:	f043 0301 	orr.w	r3, r3, #1
 80050ec:	632b      	str	r3, [r5, #48]	@ 0x30
 80050ee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80050f6:	f44f 52e8 	mov.w	r2, #7424	@ 0x1d00
 80050fa:	2302      	movs	r3, #2
 80050fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005100:	9900      	ldr	r1, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005102:	2203      	movs	r2, #3
 8005104:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005106:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005108:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800510c:	f7fc fa3c 	bl	8001588 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8005110:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005114:	2300      	movs	r3, #0
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8005116:	a902      	add	r1, sp, #8
 8005118:	480f      	ldr	r0, [pc, #60]	@ (8005158 <HAL_PCD_MspInit+0x94>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800511c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8005120:	f7fc fa32 	bl	8001588 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005124:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800512a:	636b      	str	r3, [r5, #52]	@ 0x34
 800512c:	9401      	str	r4, [sp, #4]
 800512e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8005130:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005134:	646b      	str	r3, [r5, #68]	@ 0x44
 8005136:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8005138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800513c:	2105      	movs	r1, #5
 800513e:	4622      	mov	r2, r4
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005140:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8005142:	2043      	movs	r0, #67	@ 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005144:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8005146:	f7fb fddd 	bl	8000d04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800514a:	2043      	movs	r0, #67	@ 0x43
 800514c:	f7fb fe16 	bl	8000d7c <HAL_NVIC_EnableIRQ>
}
 8005150:	b009      	add	sp, #36	@ 0x24
 8005152:	bd30      	pop	{r4, r5, pc}
 8005154:	40023800 	.word	0x40023800
 8005158:	40020000 	.word	0x40020000

0800515c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800515c:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8005160:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005164:	f7ff ba1a 	b.w	800459c <USBD_LL_SetupStage>

08005168 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005168:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800516c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005170:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005174:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8005178:	f7ff ba40 	b.w	80045fc <USBD_LL_DataOutStage>

0800517c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800517c:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8005180:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005184:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005188:	6a1a      	ldr	r2, [r3, #32]
 800518a:	f7ff ba77 	b.w	800467c <USBD_LL_DataInStage>
 800518e:	bf00      	nop

08005190 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005190:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005194:	f7ff bb18 	b.w	80047c8 <USBD_LL_SOF>

08005198 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005198:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800519a:	79c1      	ldrb	r1, [r0, #7]
{
 800519c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800519e:	b111      	cbz	r1, 80051a6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80051a0:	2902      	cmp	r1, #2
 80051a2:	d10a      	bne.n	80051ba <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 80051a4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80051a6:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80051aa:	f7ff faef 	bl	800478c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80051ae:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
}
 80051b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80051b6:	f7ff babb 	b.w	8004730 <USBD_LL_Reset>
    Error_Handler();
 80051ba:	f7fb fb29 	bl	8000810 <Error_Handler>
    speed = USBD_SPEED_FULL;
 80051be:	2101      	movs	r1, #1
 80051c0:	e7f1      	b.n	80051a6 <HAL_PCD_ResetCallback+0xe>
 80051c2:	bf00      	nop

080051c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80051c4:	b510      	push	{r4, lr}
 80051c6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80051c8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80051cc:	f7ff fae2 	bl	8004794 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80051d0:	6822      	ldr	r2, [r4, #0]
 80051d2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80051de:	7ae3      	ldrb	r3, [r4, #11]
 80051e0:	b123      	cbz	r3, 80051ec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80051e2:	4a03      	ldr	r2, [pc, #12]	@ (80051f0 <HAL_PCD_SuspendCallback+0x2c>)
 80051e4:	6913      	ldr	r3, [r2, #16]
 80051e6:	f043 0306 	orr.w	r3, r3, #6
 80051ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80051ec:	bd10      	pop	{r4, pc}
 80051ee:	bf00      	nop
 80051f0:	e000ed00 	.word	0xe000ed00

080051f4 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80051f4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80051f8:	f7ff bada 	b.w	80047b0 <USBD_LL_Resume>

080051fc <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80051fc:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005200:	f7ff bb08 	b.w	8004814 <USBD_LL_IsoOUTIncomplete>

08005204 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005204:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005208:	f7ff baee 	b.w	80047e8 <USBD_LL_IsoINIncomplete>

0800520c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800520c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005210:	f7ff bb16 	b.w	8004840 <USBD_LL_DevConnected>

08005214 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8005214:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005218:	f7ff bb14 	b.w	8004844 <USBD_LL_DevDisconnected>

0800521c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800521c:	7802      	ldrb	r2, [r0, #0]
 800521e:	b10a      	cbz	r2, 8005224 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x100); // 0x100 (256 words) に変更！
    HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
    HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x00); // 使わないので0にする
  }
  return USBD_OK;
}
 8005220:	2000      	movs	r0, #0
 8005222:	4770      	bx	lr
{
 8005224:	b508      	push	{r3, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 8005226:	4b15      	ldr	r3, [pc, #84]	@ (800527c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005228:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
  hpcd_USB_OTG_FS.pData = pdev;
 800522c:	f8c3 04e0 	str.w	r0, [r3, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8005230:	f8c0 32c8 	str.w	r3, [r0, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005234:	f44f 7000 	mov.w	r0, #512	@ 0x200
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8005238:	f04f 0c04 	mov.w	ip, #4
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800523c:	6019      	str	r1, [r3, #0]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800523e:	80d8      	strh	r0, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005240:	2102      	movs	r1, #2
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005242:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8005244:	f883 c004 	strb.w	ip, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005248:	f8c3 1009 	str.w	r1, [r3, #9]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800524c:	81da      	strh	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800524e:	f7fc fedb 	bl	8002008 <HAL_PCD_Init>
 8005252:	b980      	cbnz	r0, 8005276 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x100); // 0x100 (256 words) に変更！
 8005254:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005258:	4808      	ldr	r0, [pc, #32]	@ (800527c <USBD_LL_Init+0x60>)
 800525a:	f7fd fc77 	bl	8002b4c <HAL_PCDEx_SetRxFiFo>
    HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800525e:	2240      	movs	r2, #64	@ 0x40
 8005260:	2100      	movs	r1, #0
 8005262:	4806      	ldr	r0, [pc, #24]	@ (800527c <USBD_LL_Init+0x60>)
 8005264:	f7fd fc4c 	bl	8002b00 <HAL_PCDEx_SetTxFiFo>
    HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x00); // 使わないので0にする
 8005268:	2200      	movs	r2, #0
 800526a:	2101      	movs	r1, #1
 800526c:	4803      	ldr	r0, [pc, #12]	@ (800527c <USBD_LL_Init+0x60>)
 800526e:	f7fd fc47 	bl	8002b00 <HAL_PCDEx_SetTxFiFo>
}
 8005272:	2000      	movs	r0, #0
 8005274:	bd08      	pop	{r3, pc}
    Error_Handler( );
 8005276:	f7fb facb 	bl	8000810 <Error_Handler>
 800527a:	e7eb      	b.n	8005254 <USBD_LL_Init+0x38>
 800527c:	20004600 	.word	0x20004600

08005280 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005280:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8005282:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8005286:	f7fc ff2b 	bl	80020e0 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800528a:	b118      	cbz	r0, 8005294 <USBD_LL_Start+0x14>
 800528c:	2802      	cmp	r0, #2
 800528e:	bf0c      	ite	eq
 8005290:	2001      	moveq	r0, #1
 8005292:	2003      	movne	r0, #3
}
 8005294:	bd08      	pop	{r3, pc}
 8005296:	bf00      	nop

08005298 <USBD_LL_OpenEP>:
{
 8005298:	4694      	mov	ip, r2
 800529a:	b508      	push	{r3, lr}
 800529c:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800529e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80052a2:	4663      	mov	r3, ip
 80052a4:	f7fd faee 	bl	8002884 <HAL_PCD_EP_Open>
  switch (hal_status)
 80052a8:	b118      	cbz	r0, 80052b2 <USBD_LL_OpenEP+0x1a>
 80052aa:	2802      	cmp	r0, #2
 80052ac:	bf0c      	ite	eq
 80052ae:	2001      	moveq	r0, #1
 80052b0:	2003      	movne	r0, #3
}
 80052b2:	bd08      	pop	{r3, pc}

080052b4 <USBD_LL_CloseEP>:
{
 80052b4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80052b6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80052ba:	f7fd fb23 	bl	8002904 <HAL_PCD_EP_Close>
  switch (hal_status)
 80052be:	b118      	cbz	r0, 80052c8 <USBD_LL_CloseEP+0x14>
 80052c0:	2802      	cmp	r0, #2
 80052c2:	bf0c      	ite	eq
 80052c4:	2001      	moveq	r0, #1
 80052c6:	2003      	movne	r0, #3
}
 80052c8:	bd08      	pop	{r3, pc}
 80052ca:	bf00      	nop

080052cc <USBD_LL_StallEP>:
{
 80052cc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80052ce:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80052d2:	f7fd fb9b 	bl	8002a0c <HAL_PCD_EP_SetStall>
  switch (hal_status)
 80052d6:	b118      	cbz	r0, 80052e0 <USBD_LL_StallEP+0x14>
 80052d8:	2802      	cmp	r0, #2
 80052da:	bf0c      	ite	eq
 80052dc:	2001      	moveq	r0, #1
 80052de:	2003      	movne	r0, #3
}
 80052e0:	bd08      	pop	{r3, pc}
 80052e2:	bf00      	nop

080052e4 <USBD_LL_ClearStallEP>:
{
 80052e4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80052e6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80052ea:	f7fd fbd1 	bl	8002a90 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 80052ee:	b118      	cbz	r0, 80052f8 <USBD_LL_ClearStallEP+0x14>
 80052f0:	2802      	cmp	r0, #2
 80052f2:	bf0c      	ite	eq
 80052f4:	2001      	moveq	r0, #1
 80052f6:	2003      	movne	r0, #3
}
 80052f8:	bd08      	pop	{r3, pc}
 80052fa:	bf00      	nop

080052fc <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 80052fc:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80052fe:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 8005302:	d406      	bmi.n	8005312 <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005304:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8005308:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800530c:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
}
 8005310:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005312:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8005316:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800531a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800531e:	7d98      	ldrb	r0, [r3, #22]
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop

08005324 <USBD_LL_SetUSBAddress>:
{
 8005324:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005326:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800532a:	f7fd fa97 	bl	800285c <HAL_PCD_SetAddress>
  switch (hal_status)
 800532e:	b118      	cbz	r0, 8005338 <USBD_LL_SetUSBAddress+0x14>
 8005330:	2802      	cmp	r0, #2
 8005332:	bf0c      	ite	eq
 8005334:	2001      	moveq	r0, #1
 8005336:	2003      	movne	r0, #3
}
 8005338:	bd08      	pop	{r3, pc}
 800533a:	bf00      	nop

0800533c <USBD_LL_Transmit>:
{
 800533c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800533e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8005342:	f7fd fb3f 	bl	80029c4 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8005346:	b118      	cbz	r0, 8005350 <USBD_LL_Transmit+0x14>
 8005348:	2802      	cmp	r0, #2
 800534a:	bf0c      	ite	eq
 800534c:	2001      	moveq	r0, #1
 800534e:	2003      	movne	r0, #3
}
 8005350:	bd08      	pop	{r3, pc}
 8005352:	bf00      	nop

08005354 <USBD_LL_PrepareReceive>:
{
 8005354:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005356:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800535a:	f7fd fb07 	bl	800296c <HAL_PCD_EP_Receive>
  switch (hal_status)
 800535e:	b118      	cbz	r0, 8005368 <USBD_LL_PrepareReceive+0x14>
 8005360:	2802      	cmp	r0, #2
 8005362:	bf0c      	ite	eq
 8005364:	2001      	moveq	r0, #1
 8005366:	2003      	movne	r0, #3
}
 8005368:	bd08      	pop	{r3, pc}
 800536a:	bf00      	nop

0800536c <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800536c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8005370:	f7fd bb1e 	b.w	80029b0 <HAL_PCD_EP_GetRxCount>

08005374 <USBD_static_malloc>:
}
 8005374:	4800      	ldr	r0, [pc, #0]	@ (8005378 <USBD_static_malloc+0x4>)
 8005376:	4770      	bx	lr
 8005378:	200009ac 	.word	0x200009ac

0800537c <USBD_static_free>:
}
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop

08005380 <std>:
 8005380:	2300      	movs	r3, #0
 8005382:	b510      	push	{r4, lr}
 8005384:	4604      	mov	r4, r0
 8005386:	e9c0 3300 	strd	r3, r3, [r0]
 800538a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800538e:	6083      	str	r3, [r0, #8]
 8005390:	8181      	strh	r1, [r0, #12]
 8005392:	6643      	str	r3, [r0, #100]	@ 0x64
 8005394:	81c2      	strh	r2, [r0, #14]
 8005396:	6183      	str	r3, [r0, #24]
 8005398:	4619      	mov	r1, r3
 800539a:	2208      	movs	r2, #8
 800539c:	305c      	adds	r0, #92	@ 0x5c
 800539e:	f000 f9b0 	bl	8005702 <memset>
 80053a2:	4b0d      	ldr	r3, [pc, #52]	@ (80053d8 <std+0x58>)
 80053a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <std+0x5c>)
 80053a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053aa:	4b0d      	ldr	r3, [pc, #52]	@ (80053e0 <std+0x60>)
 80053ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053ae:	4b0d      	ldr	r3, [pc, #52]	@ (80053e4 <std+0x64>)
 80053b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <std+0x68>)
 80053b4:	6224      	str	r4, [r4, #32]
 80053b6:	429c      	cmp	r4, r3
 80053b8:	d006      	beq.n	80053c8 <std+0x48>
 80053ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053be:	4294      	cmp	r4, r2
 80053c0:	d002      	beq.n	80053c8 <std+0x48>
 80053c2:	33d0      	adds	r3, #208	@ 0xd0
 80053c4:	429c      	cmp	r4, r3
 80053c6:	d105      	bne.n	80053d4 <std+0x54>
 80053c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d0:	f000 ba10 	b.w	80057f4 <__retarget_lock_init_recursive>
 80053d4:	bd10      	pop	{r4, pc}
 80053d6:	bf00      	nop
 80053d8:	0800567d 	.word	0x0800567d
 80053dc:	0800569f 	.word	0x0800569f
 80053e0:	080056d7 	.word	0x080056d7
 80053e4:	080056fb 	.word	0x080056fb
 80053e8:	20004ae4 	.word	0x20004ae4

080053ec <stdio_exit_handler>:
 80053ec:	4a02      	ldr	r2, [pc, #8]	@ (80053f8 <stdio_exit_handler+0xc>)
 80053ee:	4903      	ldr	r1, [pc, #12]	@ (80053fc <stdio_exit_handler+0x10>)
 80053f0:	4803      	ldr	r0, [pc, #12]	@ (8005400 <stdio_exit_handler+0x14>)
 80053f2:	f000 b869 	b.w	80054c8 <_fwalk_sglue>
 80053f6:	bf00      	nop
 80053f8:	2000012c 	.word	0x2000012c
 80053fc:	08005b05 	.word	0x08005b05
 8005400:	2000013c 	.word	0x2000013c

08005404 <cleanup_stdio>:
 8005404:	6841      	ldr	r1, [r0, #4]
 8005406:	4b0c      	ldr	r3, [pc, #48]	@ (8005438 <cleanup_stdio+0x34>)
 8005408:	4299      	cmp	r1, r3
 800540a:	b510      	push	{r4, lr}
 800540c:	4604      	mov	r4, r0
 800540e:	d001      	beq.n	8005414 <cleanup_stdio+0x10>
 8005410:	f000 fb78 	bl	8005b04 <_fflush_r>
 8005414:	68a1      	ldr	r1, [r4, #8]
 8005416:	4b09      	ldr	r3, [pc, #36]	@ (800543c <cleanup_stdio+0x38>)
 8005418:	4299      	cmp	r1, r3
 800541a:	d002      	beq.n	8005422 <cleanup_stdio+0x1e>
 800541c:	4620      	mov	r0, r4
 800541e:	f000 fb71 	bl	8005b04 <_fflush_r>
 8005422:	68e1      	ldr	r1, [r4, #12]
 8005424:	4b06      	ldr	r3, [pc, #24]	@ (8005440 <cleanup_stdio+0x3c>)
 8005426:	4299      	cmp	r1, r3
 8005428:	d004      	beq.n	8005434 <cleanup_stdio+0x30>
 800542a:	4620      	mov	r0, r4
 800542c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005430:	f000 bb68 	b.w	8005b04 <_fflush_r>
 8005434:	bd10      	pop	{r4, pc}
 8005436:	bf00      	nop
 8005438:	20004ae4 	.word	0x20004ae4
 800543c:	20004b4c 	.word	0x20004b4c
 8005440:	20004bb4 	.word	0x20004bb4

08005444 <global_stdio_init.part.0>:
 8005444:	b510      	push	{r4, lr}
 8005446:	4b0b      	ldr	r3, [pc, #44]	@ (8005474 <global_stdio_init.part.0+0x30>)
 8005448:	4c0b      	ldr	r4, [pc, #44]	@ (8005478 <global_stdio_init.part.0+0x34>)
 800544a:	4a0c      	ldr	r2, [pc, #48]	@ (800547c <global_stdio_init.part.0+0x38>)
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	4620      	mov	r0, r4
 8005450:	2200      	movs	r2, #0
 8005452:	2104      	movs	r1, #4
 8005454:	f7ff ff94 	bl	8005380 <std>
 8005458:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800545c:	2201      	movs	r2, #1
 800545e:	2109      	movs	r1, #9
 8005460:	f7ff ff8e 	bl	8005380 <std>
 8005464:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005468:	2202      	movs	r2, #2
 800546a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800546e:	2112      	movs	r1, #18
 8005470:	f7ff bf86 	b.w	8005380 <std>
 8005474:	20004c1c 	.word	0x20004c1c
 8005478:	20004ae4 	.word	0x20004ae4
 800547c:	080053ed 	.word	0x080053ed

08005480 <__sfp_lock_acquire>:
 8005480:	4801      	ldr	r0, [pc, #4]	@ (8005488 <__sfp_lock_acquire+0x8>)
 8005482:	f000 b9b8 	b.w	80057f6 <__retarget_lock_acquire_recursive>
 8005486:	bf00      	nop
 8005488:	20004c25 	.word	0x20004c25

0800548c <__sfp_lock_release>:
 800548c:	4801      	ldr	r0, [pc, #4]	@ (8005494 <__sfp_lock_release+0x8>)
 800548e:	f000 b9b3 	b.w	80057f8 <__retarget_lock_release_recursive>
 8005492:	bf00      	nop
 8005494:	20004c25 	.word	0x20004c25

08005498 <__sinit>:
 8005498:	b510      	push	{r4, lr}
 800549a:	4604      	mov	r4, r0
 800549c:	f7ff fff0 	bl	8005480 <__sfp_lock_acquire>
 80054a0:	6a23      	ldr	r3, [r4, #32]
 80054a2:	b11b      	cbz	r3, 80054ac <__sinit+0x14>
 80054a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a8:	f7ff bff0 	b.w	800548c <__sfp_lock_release>
 80054ac:	4b04      	ldr	r3, [pc, #16]	@ (80054c0 <__sinit+0x28>)
 80054ae:	6223      	str	r3, [r4, #32]
 80054b0:	4b04      	ldr	r3, [pc, #16]	@ (80054c4 <__sinit+0x2c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1f5      	bne.n	80054a4 <__sinit+0xc>
 80054b8:	f7ff ffc4 	bl	8005444 <global_stdio_init.part.0>
 80054bc:	e7f2      	b.n	80054a4 <__sinit+0xc>
 80054be:	bf00      	nop
 80054c0:	08005405 	.word	0x08005405
 80054c4:	20004c1c 	.word	0x20004c1c

080054c8 <_fwalk_sglue>:
 80054c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054cc:	4607      	mov	r7, r0
 80054ce:	4688      	mov	r8, r1
 80054d0:	4614      	mov	r4, r2
 80054d2:	2600      	movs	r6, #0
 80054d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054d8:	f1b9 0901 	subs.w	r9, r9, #1
 80054dc:	d505      	bpl.n	80054ea <_fwalk_sglue+0x22>
 80054de:	6824      	ldr	r4, [r4, #0]
 80054e0:	2c00      	cmp	r4, #0
 80054e2:	d1f7      	bne.n	80054d4 <_fwalk_sglue+0xc>
 80054e4:	4630      	mov	r0, r6
 80054e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ea:	89ab      	ldrh	r3, [r5, #12]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d907      	bls.n	8005500 <_fwalk_sglue+0x38>
 80054f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054f4:	3301      	adds	r3, #1
 80054f6:	d003      	beq.n	8005500 <_fwalk_sglue+0x38>
 80054f8:	4629      	mov	r1, r5
 80054fa:	4638      	mov	r0, r7
 80054fc:	47c0      	blx	r8
 80054fe:	4306      	orrs	r6, r0
 8005500:	3568      	adds	r5, #104	@ 0x68
 8005502:	e7e9      	b.n	80054d8 <_fwalk_sglue+0x10>

08005504 <setbuf>:
 8005504:	fab1 f281 	clz	r2, r1
 8005508:	0952      	lsrs	r2, r2, #5
 800550a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800550e:	0052      	lsls	r2, r2, #1
 8005510:	f000 b800 	b.w	8005514 <setvbuf>

08005514 <setvbuf>:
 8005514:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005518:	461d      	mov	r5, r3
 800551a:	4b57      	ldr	r3, [pc, #348]	@ (8005678 <setvbuf+0x164>)
 800551c:	681f      	ldr	r7, [r3, #0]
 800551e:	4604      	mov	r4, r0
 8005520:	460e      	mov	r6, r1
 8005522:	4690      	mov	r8, r2
 8005524:	b127      	cbz	r7, 8005530 <setvbuf+0x1c>
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	b913      	cbnz	r3, 8005530 <setvbuf+0x1c>
 800552a:	4638      	mov	r0, r7
 800552c:	f7ff ffb4 	bl	8005498 <__sinit>
 8005530:	f1b8 0f02 	cmp.w	r8, #2
 8005534:	d006      	beq.n	8005544 <setvbuf+0x30>
 8005536:	f1b8 0f01 	cmp.w	r8, #1
 800553a:	f200 809a 	bhi.w	8005672 <setvbuf+0x15e>
 800553e:	2d00      	cmp	r5, #0
 8005540:	f2c0 8097 	blt.w	8005672 <setvbuf+0x15e>
 8005544:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005546:	07d9      	lsls	r1, r3, #31
 8005548:	d405      	bmi.n	8005556 <setvbuf+0x42>
 800554a:	89a3      	ldrh	r3, [r4, #12]
 800554c:	059a      	lsls	r2, r3, #22
 800554e:	d402      	bmi.n	8005556 <setvbuf+0x42>
 8005550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005552:	f000 f950 	bl	80057f6 <__retarget_lock_acquire_recursive>
 8005556:	4621      	mov	r1, r4
 8005558:	4638      	mov	r0, r7
 800555a:	f000 fad3 	bl	8005b04 <_fflush_r>
 800555e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005560:	b141      	cbz	r1, 8005574 <setvbuf+0x60>
 8005562:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005566:	4299      	cmp	r1, r3
 8005568:	d002      	beq.n	8005570 <setvbuf+0x5c>
 800556a:	4638      	mov	r0, r7
 800556c:	f000 f946 	bl	80057fc <_free_r>
 8005570:	2300      	movs	r3, #0
 8005572:	6363      	str	r3, [r4, #52]	@ 0x34
 8005574:	2300      	movs	r3, #0
 8005576:	61a3      	str	r3, [r4, #24]
 8005578:	6063      	str	r3, [r4, #4]
 800557a:	89a3      	ldrh	r3, [r4, #12]
 800557c:	061b      	lsls	r3, r3, #24
 800557e:	d503      	bpl.n	8005588 <setvbuf+0x74>
 8005580:	6921      	ldr	r1, [r4, #16]
 8005582:	4638      	mov	r0, r7
 8005584:	f000 f93a 	bl	80057fc <_free_r>
 8005588:	89a3      	ldrh	r3, [r4, #12]
 800558a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800558e:	f023 0303 	bic.w	r3, r3, #3
 8005592:	f1b8 0f02 	cmp.w	r8, #2
 8005596:	81a3      	strh	r3, [r4, #12]
 8005598:	d061      	beq.n	800565e <setvbuf+0x14a>
 800559a:	ab01      	add	r3, sp, #4
 800559c:	466a      	mov	r2, sp
 800559e:	4621      	mov	r1, r4
 80055a0:	4638      	mov	r0, r7
 80055a2:	f000 fad7 	bl	8005b54 <__swhatbuf_r>
 80055a6:	89a3      	ldrh	r3, [r4, #12]
 80055a8:	4318      	orrs	r0, r3
 80055aa:	81a0      	strh	r0, [r4, #12]
 80055ac:	bb2d      	cbnz	r5, 80055fa <setvbuf+0xe6>
 80055ae:	9d00      	ldr	r5, [sp, #0]
 80055b0:	4628      	mov	r0, r5
 80055b2:	f000 f96d 	bl	8005890 <malloc>
 80055b6:	4606      	mov	r6, r0
 80055b8:	2800      	cmp	r0, #0
 80055ba:	d152      	bne.n	8005662 <setvbuf+0x14e>
 80055bc:	f8dd 9000 	ldr.w	r9, [sp]
 80055c0:	45a9      	cmp	r9, r5
 80055c2:	d140      	bne.n	8005646 <setvbuf+0x132>
 80055c4:	f04f 35ff 	mov.w	r5, #4294967295
 80055c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055cc:	f043 0202 	orr.w	r2, r3, #2
 80055d0:	81a2      	strh	r2, [r4, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	60a2      	str	r2, [r4, #8]
 80055d6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80055da:	6022      	str	r2, [r4, #0]
 80055dc:	6122      	str	r2, [r4, #16]
 80055de:	2201      	movs	r2, #1
 80055e0:	6162      	str	r2, [r4, #20]
 80055e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055e4:	07d6      	lsls	r6, r2, #31
 80055e6:	d404      	bmi.n	80055f2 <setvbuf+0xde>
 80055e8:	0598      	lsls	r0, r3, #22
 80055ea:	d402      	bmi.n	80055f2 <setvbuf+0xde>
 80055ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ee:	f000 f903 	bl	80057f8 <__retarget_lock_release_recursive>
 80055f2:	4628      	mov	r0, r5
 80055f4:	b003      	add	sp, #12
 80055f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055fa:	2e00      	cmp	r6, #0
 80055fc:	d0d8      	beq.n	80055b0 <setvbuf+0x9c>
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	b913      	cbnz	r3, 8005608 <setvbuf+0xf4>
 8005602:	4638      	mov	r0, r7
 8005604:	f7ff ff48 	bl	8005498 <__sinit>
 8005608:	f1b8 0f01 	cmp.w	r8, #1
 800560c:	bf08      	it	eq
 800560e:	89a3      	ldrheq	r3, [r4, #12]
 8005610:	6026      	str	r6, [r4, #0]
 8005612:	bf04      	itt	eq
 8005614:	f043 0301 	orreq.w	r3, r3, #1
 8005618:	81a3      	strheq	r3, [r4, #12]
 800561a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800561e:	f013 0208 	ands.w	r2, r3, #8
 8005622:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005626:	d01e      	beq.n	8005666 <setvbuf+0x152>
 8005628:	07d9      	lsls	r1, r3, #31
 800562a:	bf41      	itttt	mi
 800562c:	2200      	movmi	r2, #0
 800562e:	426d      	negmi	r5, r5
 8005630:	60a2      	strmi	r2, [r4, #8]
 8005632:	61a5      	strmi	r5, [r4, #24]
 8005634:	bf58      	it	pl
 8005636:	60a5      	strpl	r5, [r4, #8]
 8005638:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800563a:	07d2      	lsls	r2, r2, #31
 800563c:	d401      	bmi.n	8005642 <setvbuf+0x12e>
 800563e:	059b      	lsls	r3, r3, #22
 8005640:	d513      	bpl.n	800566a <setvbuf+0x156>
 8005642:	2500      	movs	r5, #0
 8005644:	e7d5      	b.n	80055f2 <setvbuf+0xde>
 8005646:	4648      	mov	r0, r9
 8005648:	f000 f922 	bl	8005890 <malloc>
 800564c:	4606      	mov	r6, r0
 800564e:	2800      	cmp	r0, #0
 8005650:	d0b8      	beq.n	80055c4 <setvbuf+0xb0>
 8005652:	89a3      	ldrh	r3, [r4, #12]
 8005654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005658:	81a3      	strh	r3, [r4, #12]
 800565a:	464d      	mov	r5, r9
 800565c:	e7cf      	b.n	80055fe <setvbuf+0xea>
 800565e:	2500      	movs	r5, #0
 8005660:	e7b2      	b.n	80055c8 <setvbuf+0xb4>
 8005662:	46a9      	mov	r9, r5
 8005664:	e7f5      	b.n	8005652 <setvbuf+0x13e>
 8005666:	60a2      	str	r2, [r4, #8]
 8005668:	e7e6      	b.n	8005638 <setvbuf+0x124>
 800566a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800566c:	f000 f8c4 	bl	80057f8 <__retarget_lock_release_recursive>
 8005670:	e7e7      	b.n	8005642 <setvbuf+0x12e>
 8005672:	f04f 35ff 	mov.w	r5, #4294967295
 8005676:	e7bc      	b.n	80055f2 <setvbuf+0xde>
 8005678:	20000138 	.word	0x20000138

0800567c <__sread>:
 800567c:	b510      	push	{r4, lr}
 800567e:	460c      	mov	r4, r1
 8005680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005684:	f000 f868 	bl	8005758 <_read_r>
 8005688:	2800      	cmp	r0, #0
 800568a:	bfab      	itete	ge
 800568c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800568e:	89a3      	ldrhlt	r3, [r4, #12]
 8005690:	181b      	addge	r3, r3, r0
 8005692:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005696:	bfac      	ite	ge
 8005698:	6563      	strge	r3, [r4, #84]	@ 0x54
 800569a:	81a3      	strhlt	r3, [r4, #12]
 800569c:	bd10      	pop	{r4, pc}

0800569e <__swrite>:
 800569e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a2:	461f      	mov	r7, r3
 80056a4:	898b      	ldrh	r3, [r1, #12]
 80056a6:	05db      	lsls	r3, r3, #23
 80056a8:	4605      	mov	r5, r0
 80056aa:	460c      	mov	r4, r1
 80056ac:	4616      	mov	r6, r2
 80056ae:	d505      	bpl.n	80056bc <__swrite+0x1e>
 80056b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b4:	2302      	movs	r3, #2
 80056b6:	2200      	movs	r2, #0
 80056b8:	f000 f83c 	bl	8005734 <_lseek_r>
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056c6:	81a3      	strh	r3, [r4, #12]
 80056c8:	4632      	mov	r2, r6
 80056ca:	463b      	mov	r3, r7
 80056cc:	4628      	mov	r0, r5
 80056ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056d2:	f000 b853 	b.w	800577c <_write_r>

080056d6 <__sseek>:
 80056d6:	b510      	push	{r4, lr}
 80056d8:	460c      	mov	r4, r1
 80056da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056de:	f000 f829 	bl	8005734 <_lseek_r>
 80056e2:	1c43      	adds	r3, r0, #1
 80056e4:	89a3      	ldrh	r3, [r4, #12]
 80056e6:	bf15      	itete	ne
 80056e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056f2:	81a3      	strheq	r3, [r4, #12]
 80056f4:	bf18      	it	ne
 80056f6:	81a3      	strhne	r3, [r4, #12]
 80056f8:	bd10      	pop	{r4, pc}

080056fa <__sclose>:
 80056fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056fe:	f000 b809 	b.w	8005714 <_close_r>

08005702 <memset>:
 8005702:	4402      	add	r2, r0
 8005704:	4603      	mov	r3, r0
 8005706:	4293      	cmp	r3, r2
 8005708:	d100      	bne.n	800570c <memset+0xa>
 800570a:	4770      	bx	lr
 800570c:	f803 1b01 	strb.w	r1, [r3], #1
 8005710:	e7f9      	b.n	8005706 <memset+0x4>
	...

08005714 <_close_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	4d06      	ldr	r5, [pc, #24]	@ (8005730 <_close_r+0x1c>)
 8005718:	2300      	movs	r3, #0
 800571a:	4604      	mov	r4, r0
 800571c:	4608      	mov	r0, r1
 800571e:	602b      	str	r3, [r5, #0]
 8005720:	f7fb fa1a 	bl	8000b58 <_close>
 8005724:	1c43      	adds	r3, r0, #1
 8005726:	d102      	bne.n	800572e <_close_r+0x1a>
 8005728:	682b      	ldr	r3, [r5, #0]
 800572a:	b103      	cbz	r3, 800572e <_close_r+0x1a>
 800572c:	6023      	str	r3, [r4, #0]
 800572e:	bd38      	pop	{r3, r4, r5, pc}
 8005730:	20004c20 	.word	0x20004c20

08005734 <_lseek_r>:
 8005734:	b538      	push	{r3, r4, r5, lr}
 8005736:	4d07      	ldr	r5, [pc, #28]	@ (8005754 <_lseek_r+0x20>)
 8005738:	4604      	mov	r4, r0
 800573a:	4608      	mov	r0, r1
 800573c:	4611      	mov	r1, r2
 800573e:	2200      	movs	r2, #0
 8005740:	602a      	str	r2, [r5, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	f7fb fa12 	bl	8000b6c <_lseek>
 8005748:	1c43      	adds	r3, r0, #1
 800574a:	d102      	bne.n	8005752 <_lseek_r+0x1e>
 800574c:	682b      	ldr	r3, [r5, #0]
 800574e:	b103      	cbz	r3, 8005752 <_lseek_r+0x1e>
 8005750:	6023      	str	r3, [r4, #0]
 8005752:	bd38      	pop	{r3, r4, r5, pc}
 8005754:	20004c20 	.word	0x20004c20

08005758 <_read_r>:
 8005758:	b538      	push	{r3, r4, r5, lr}
 800575a:	4d07      	ldr	r5, [pc, #28]	@ (8005778 <_read_r+0x20>)
 800575c:	4604      	mov	r4, r0
 800575e:	4608      	mov	r0, r1
 8005760:	4611      	mov	r1, r2
 8005762:	2200      	movs	r2, #0
 8005764:	602a      	str	r2, [r5, #0]
 8005766:	461a      	mov	r2, r3
 8005768:	f7fb f9e8 	bl	8000b3c <_read>
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d102      	bne.n	8005776 <_read_r+0x1e>
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	b103      	cbz	r3, 8005776 <_read_r+0x1e>
 8005774:	6023      	str	r3, [r4, #0]
 8005776:	bd38      	pop	{r3, r4, r5, pc}
 8005778:	20004c20 	.word	0x20004c20

0800577c <_write_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	4d07      	ldr	r5, [pc, #28]	@ (800579c <_write_r+0x20>)
 8005780:	4604      	mov	r4, r0
 8005782:	4608      	mov	r0, r1
 8005784:	4611      	mov	r1, r2
 8005786:	2200      	movs	r2, #0
 8005788:	602a      	str	r2, [r5, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	f7fa fece 	bl	800052c <_write>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d102      	bne.n	800579a <_write_r+0x1e>
 8005794:	682b      	ldr	r3, [r5, #0]
 8005796:	b103      	cbz	r3, 800579a <_write_r+0x1e>
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	bd38      	pop	{r3, r4, r5, pc}
 800579c:	20004c20 	.word	0x20004c20

080057a0 <__errno>:
 80057a0:	4b01      	ldr	r3, [pc, #4]	@ (80057a8 <__errno+0x8>)
 80057a2:	6818      	ldr	r0, [r3, #0]
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	20000138 	.word	0x20000138

080057ac <__libc_init_array>:
 80057ac:	b570      	push	{r4, r5, r6, lr}
 80057ae:	4d0d      	ldr	r5, [pc, #52]	@ (80057e4 <__libc_init_array+0x38>)
 80057b0:	4c0d      	ldr	r4, [pc, #52]	@ (80057e8 <__libc_init_array+0x3c>)
 80057b2:	1b64      	subs	r4, r4, r5
 80057b4:	10a4      	asrs	r4, r4, #2
 80057b6:	2600      	movs	r6, #0
 80057b8:	42a6      	cmp	r6, r4
 80057ba:	d109      	bne.n	80057d0 <__libc_init_array+0x24>
 80057bc:	4d0b      	ldr	r5, [pc, #44]	@ (80057ec <__libc_init_array+0x40>)
 80057be:	4c0c      	ldr	r4, [pc, #48]	@ (80057f0 <__libc_init_array+0x44>)
 80057c0:	f000 fa10 	bl	8005be4 <_init>
 80057c4:	1b64      	subs	r4, r4, r5
 80057c6:	10a4      	asrs	r4, r4, #2
 80057c8:	2600      	movs	r6, #0
 80057ca:	42a6      	cmp	r6, r4
 80057cc:	d105      	bne.n	80057da <__libc_init_array+0x2e>
 80057ce:	bd70      	pop	{r4, r5, r6, pc}
 80057d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057d4:	4798      	blx	r3
 80057d6:	3601      	adds	r6, #1
 80057d8:	e7ee      	b.n	80057b8 <__libc_init_array+0xc>
 80057da:	f855 3b04 	ldr.w	r3, [r5], #4
 80057de:	4798      	blx	r3
 80057e0:	3601      	adds	r6, #1
 80057e2:	e7f2      	b.n	80057ca <__libc_init_array+0x1e>
 80057e4:	08005c6c 	.word	0x08005c6c
 80057e8:	08005c6c 	.word	0x08005c6c
 80057ec:	08005c6c 	.word	0x08005c6c
 80057f0:	08005c70 	.word	0x08005c70

080057f4 <__retarget_lock_init_recursive>:
 80057f4:	4770      	bx	lr

080057f6 <__retarget_lock_acquire_recursive>:
 80057f6:	4770      	bx	lr

080057f8 <__retarget_lock_release_recursive>:
 80057f8:	4770      	bx	lr
	...

080057fc <_free_r>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	4605      	mov	r5, r0
 8005800:	2900      	cmp	r1, #0
 8005802:	d041      	beq.n	8005888 <_free_r+0x8c>
 8005804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005808:	1f0c      	subs	r4, r1, #4
 800580a:	2b00      	cmp	r3, #0
 800580c:	bfb8      	it	lt
 800580e:	18e4      	addlt	r4, r4, r3
 8005810:	f000 f8e8 	bl	80059e4 <__malloc_lock>
 8005814:	4a1d      	ldr	r2, [pc, #116]	@ (800588c <_free_r+0x90>)
 8005816:	6813      	ldr	r3, [r2, #0]
 8005818:	b933      	cbnz	r3, 8005828 <_free_r+0x2c>
 800581a:	6063      	str	r3, [r4, #4]
 800581c:	6014      	str	r4, [r2, #0]
 800581e:	4628      	mov	r0, r5
 8005820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005824:	f000 b8e4 	b.w	80059f0 <__malloc_unlock>
 8005828:	42a3      	cmp	r3, r4
 800582a:	d908      	bls.n	800583e <_free_r+0x42>
 800582c:	6820      	ldr	r0, [r4, #0]
 800582e:	1821      	adds	r1, r4, r0
 8005830:	428b      	cmp	r3, r1
 8005832:	bf01      	itttt	eq
 8005834:	6819      	ldreq	r1, [r3, #0]
 8005836:	685b      	ldreq	r3, [r3, #4]
 8005838:	1809      	addeq	r1, r1, r0
 800583a:	6021      	streq	r1, [r4, #0]
 800583c:	e7ed      	b.n	800581a <_free_r+0x1e>
 800583e:	461a      	mov	r2, r3
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	b10b      	cbz	r3, 8005848 <_free_r+0x4c>
 8005844:	42a3      	cmp	r3, r4
 8005846:	d9fa      	bls.n	800583e <_free_r+0x42>
 8005848:	6811      	ldr	r1, [r2, #0]
 800584a:	1850      	adds	r0, r2, r1
 800584c:	42a0      	cmp	r0, r4
 800584e:	d10b      	bne.n	8005868 <_free_r+0x6c>
 8005850:	6820      	ldr	r0, [r4, #0]
 8005852:	4401      	add	r1, r0
 8005854:	1850      	adds	r0, r2, r1
 8005856:	4283      	cmp	r3, r0
 8005858:	6011      	str	r1, [r2, #0]
 800585a:	d1e0      	bne.n	800581e <_free_r+0x22>
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	6053      	str	r3, [r2, #4]
 8005862:	4408      	add	r0, r1
 8005864:	6010      	str	r0, [r2, #0]
 8005866:	e7da      	b.n	800581e <_free_r+0x22>
 8005868:	d902      	bls.n	8005870 <_free_r+0x74>
 800586a:	230c      	movs	r3, #12
 800586c:	602b      	str	r3, [r5, #0]
 800586e:	e7d6      	b.n	800581e <_free_r+0x22>
 8005870:	6820      	ldr	r0, [r4, #0]
 8005872:	1821      	adds	r1, r4, r0
 8005874:	428b      	cmp	r3, r1
 8005876:	bf04      	itt	eq
 8005878:	6819      	ldreq	r1, [r3, #0]
 800587a:	685b      	ldreq	r3, [r3, #4]
 800587c:	6063      	str	r3, [r4, #4]
 800587e:	bf04      	itt	eq
 8005880:	1809      	addeq	r1, r1, r0
 8005882:	6021      	streq	r1, [r4, #0]
 8005884:	6054      	str	r4, [r2, #4]
 8005886:	e7ca      	b.n	800581e <_free_r+0x22>
 8005888:	bd38      	pop	{r3, r4, r5, pc}
 800588a:	bf00      	nop
 800588c:	20004c2c 	.word	0x20004c2c

08005890 <malloc>:
 8005890:	4b02      	ldr	r3, [pc, #8]	@ (800589c <malloc+0xc>)
 8005892:	4601      	mov	r1, r0
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	f000 b825 	b.w	80058e4 <_malloc_r>
 800589a:	bf00      	nop
 800589c:	20000138 	.word	0x20000138

080058a0 <sbrk_aligned>:
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	4e0f      	ldr	r6, [pc, #60]	@ (80058e0 <sbrk_aligned+0x40>)
 80058a4:	460c      	mov	r4, r1
 80058a6:	6831      	ldr	r1, [r6, #0]
 80058a8:	4605      	mov	r5, r0
 80058aa:	b911      	cbnz	r1, 80058b2 <sbrk_aligned+0x12>
 80058ac:	f000 f98a 	bl	8005bc4 <_sbrk_r>
 80058b0:	6030      	str	r0, [r6, #0]
 80058b2:	4621      	mov	r1, r4
 80058b4:	4628      	mov	r0, r5
 80058b6:	f000 f985 	bl	8005bc4 <_sbrk_r>
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	d103      	bne.n	80058c6 <sbrk_aligned+0x26>
 80058be:	f04f 34ff 	mov.w	r4, #4294967295
 80058c2:	4620      	mov	r0, r4
 80058c4:	bd70      	pop	{r4, r5, r6, pc}
 80058c6:	1cc4      	adds	r4, r0, #3
 80058c8:	f024 0403 	bic.w	r4, r4, #3
 80058cc:	42a0      	cmp	r0, r4
 80058ce:	d0f8      	beq.n	80058c2 <sbrk_aligned+0x22>
 80058d0:	1a21      	subs	r1, r4, r0
 80058d2:	4628      	mov	r0, r5
 80058d4:	f000 f976 	bl	8005bc4 <_sbrk_r>
 80058d8:	3001      	adds	r0, #1
 80058da:	d1f2      	bne.n	80058c2 <sbrk_aligned+0x22>
 80058dc:	e7ef      	b.n	80058be <sbrk_aligned+0x1e>
 80058de:	bf00      	nop
 80058e0:	20004c28 	.word	0x20004c28

080058e4 <_malloc_r>:
 80058e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e8:	1ccd      	adds	r5, r1, #3
 80058ea:	f025 0503 	bic.w	r5, r5, #3
 80058ee:	3508      	adds	r5, #8
 80058f0:	2d0c      	cmp	r5, #12
 80058f2:	bf38      	it	cc
 80058f4:	250c      	movcc	r5, #12
 80058f6:	2d00      	cmp	r5, #0
 80058f8:	4606      	mov	r6, r0
 80058fa:	db01      	blt.n	8005900 <_malloc_r+0x1c>
 80058fc:	42a9      	cmp	r1, r5
 80058fe:	d904      	bls.n	800590a <_malloc_r+0x26>
 8005900:	230c      	movs	r3, #12
 8005902:	6033      	str	r3, [r6, #0]
 8005904:	2000      	movs	r0, #0
 8005906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800590a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059e0 <_malloc_r+0xfc>
 800590e:	f000 f869 	bl	80059e4 <__malloc_lock>
 8005912:	f8d8 3000 	ldr.w	r3, [r8]
 8005916:	461c      	mov	r4, r3
 8005918:	bb44      	cbnz	r4, 800596c <_malloc_r+0x88>
 800591a:	4629      	mov	r1, r5
 800591c:	4630      	mov	r0, r6
 800591e:	f7ff ffbf 	bl	80058a0 <sbrk_aligned>
 8005922:	1c43      	adds	r3, r0, #1
 8005924:	4604      	mov	r4, r0
 8005926:	d158      	bne.n	80059da <_malloc_r+0xf6>
 8005928:	f8d8 4000 	ldr.w	r4, [r8]
 800592c:	4627      	mov	r7, r4
 800592e:	2f00      	cmp	r7, #0
 8005930:	d143      	bne.n	80059ba <_malloc_r+0xd6>
 8005932:	2c00      	cmp	r4, #0
 8005934:	d04b      	beq.n	80059ce <_malloc_r+0xea>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	4639      	mov	r1, r7
 800593a:	4630      	mov	r0, r6
 800593c:	eb04 0903 	add.w	r9, r4, r3
 8005940:	f000 f940 	bl	8005bc4 <_sbrk_r>
 8005944:	4581      	cmp	r9, r0
 8005946:	d142      	bne.n	80059ce <_malloc_r+0xea>
 8005948:	6821      	ldr	r1, [r4, #0]
 800594a:	1a6d      	subs	r5, r5, r1
 800594c:	4629      	mov	r1, r5
 800594e:	4630      	mov	r0, r6
 8005950:	f7ff ffa6 	bl	80058a0 <sbrk_aligned>
 8005954:	3001      	adds	r0, #1
 8005956:	d03a      	beq.n	80059ce <_malloc_r+0xea>
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	442b      	add	r3, r5
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	f8d8 3000 	ldr.w	r3, [r8]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	bb62      	cbnz	r2, 80059c0 <_malloc_r+0xdc>
 8005966:	f8c8 7000 	str.w	r7, [r8]
 800596a:	e00f      	b.n	800598c <_malloc_r+0xa8>
 800596c:	6822      	ldr	r2, [r4, #0]
 800596e:	1b52      	subs	r2, r2, r5
 8005970:	d420      	bmi.n	80059b4 <_malloc_r+0xd0>
 8005972:	2a0b      	cmp	r2, #11
 8005974:	d917      	bls.n	80059a6 <_malloc_r+0xc2>
 8005976:	1961      	adds	r1, r4, r5
 8005978:	42a3      	cmp	r3, r4
 800597a:	6025      	str	r5, [r4, #0]
 800597c:	bf18      	it	ne
 800597e:	6059      	strne	r1, [r3, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	bf08      	it	eq
 8005984:	f8c8 1000 	streq.w	r1, [r8]
 8005988:	5162      	str	r2, [r4, r5]
 800598a:	604b      	str	r3, [r1, #4]
 800598c:	4630      	mov	r0, r6
 800598e:	f000 f82f 	bl	80059f0 <__malloc_unlock>
 8005992:	f104 000b 	add.w	r0, r4, #11
 8005996:	1d23      	adds	r3, r4, #4
 8005998:	f020 0007 	bic.w	r0, r0, #7
 800599c:	1ac2      	subs	r2, r0, r3
 800599e:	bf1c      	itt	ne
 80059a0:	1a1b      	subne	r3, r3, r0
 80059a2:	50a3      	strne	r3, [r4, r2]
 80059a4:	e7af      	b.n	8005906 <_malloc_r+0x22>
 80059a6:	6862      	ldr	r2, [r4, #4]
 80059a8:	42a3      	cmp	r3, r4
 80059aa:	bf0c      	ite	eq
 80059ac:	f8c8 2000 	streq.w	r2, [r8]
 80059b0:	605a      	strne	r2, [r3, #4]
 80059b2:	e7eb      	b.n	800598c <_malloc_r+0xa8>
 80059b4:	4623      	mov	r3, r4
 80059b6:	6864      	ldr	r4, [r4, #4]
 80059b8:	e7ae      	b.n	8005918 <_malloc_r+0x34>
 80059ba:	463c      	mov	r4, r7
 80059bc:	687f      	ldr	r7, [r7, #4]
 80059be:	e7b6      	b.n	800592e <_malloc_r+0x4a>
 80059c0:	461a      	mov	r2, r3
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	42a3      	cmp	r3, r4
 80059c6:	d1fb      	bne.n	80059c0 <_malloc_r+0xdc>
 80059c8:	2300      	movs	r3, #0
 80059ca:	6053      	str	r3, [r2, #4]
 80059cc:	e7de      	b.n	800598c <_malloc_r+0xa8>
 80059ce:	230c      	movs	r3, #12
 80059d0:	6033      	str	r3, [r6, #0]
 80059d2:	4630      	mov	r0, r6
 80059d4:	f000 f80c 	bl	80059f0 <__malloc_unlock>
 80059d8:	e794      	b.n	8005904 <_malloc_r+0x20>
 80059da:	6005      	str	r5, [r0, #0]
 80059dc:	e7d6      	b.n	800598c <_malloc_r+0xa8>
 80059de:	bf00      	nop
 80059e0:	20004c2c 	.word	0x20004c2c

080059e4 <__malloc_lock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	@ (80059ec <__malloc_lock+0x8>)
 80059e6:	f7ff bf06 	b.w	80057f6 <__retarget_lock_acquire_recursive>
 80059ea:	bf00      	nop
 80059ec:	20004c24 	.word	0x20004c24

080059f0 <__malloc_unlock>:
 80059f0:	4801      	ldr	r0, [pc, #4]	@ (80059f8 <__malloc_unlock+0x8>)
 80059f2:	f7ff bf01 	b.w	80057f8 <__retarget_lock_release_recursive>
 80059f6:	bf00      	nop
 80059f8:	20004c24 	.word	0x20004c24

080059fc <__sflush_r>:
 80059fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a04:	0716      	lsls	r6, r2, #28
 8005a06:	4605      	mov	r5, r0
 8005a08:	460c      	mov	r4, r1
 8005a0a:	d454      	bmi.n	8005ab6 <__sflush_r+0xba>
 8005a0c:	684b      	ldr	r3, [r1, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	dc02      	bgt.n	8005a18 <__sflush_r+0x1c>
 8005a12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	dd48      	ble.n	8005aaa <__sflush_r+0xae>
 8005a18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a1a:	2e00      	cmp	r6, #0
 8005a1c:	d045      	beq.n	8005aaa <__sflush_r+0xae>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a24:	682f      	ldr	r7, [r5, #0]
 8005a26:	6a21      	ldr	r1, [r4, #32]
 8005a28:	602b      	str	r3, [r5, #0]
 8005a2a:	d030      	beq.n	8005a8e <__sflush_r+0x92>
 8005a2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a2e:	89a3      	ldrh	r3, [r4, #12]
 8005a30:	0759      	lsls	r1, r3, #29
 8005a32:	d505      	bpl.n	8005a40 <__sflush_r+0x44>
 8005a34:	6863      	ldr	r3, [r4, #4]
 8005a36:	1ad2      	subs	r2, r2, r3
 8005a38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a3a:	b10b      	cbz	r3, 8005a40 <__sflush_r+0x44>
 8005a3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a3e:	1ad2      	subs	r2, r2, r3
 8005a40:	2300      	movs	r3, #0
 8005a42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a44:	6a21      	ldr	r1, [r4, #32]
 8005a46:	4628      	mov	r0, r5
 8005a48:	47b0      	blx	r6
 8005a4a:	1c43      	adds	r3, r0, #1
 8005a4c:	89a3      	ldrh	r3, [r4, #12]
 8005a4e:	d106      	bne.n	8005a5e <__sflush_r+0x62>
 8005a50:	6829      	ldr	r1, [r5, #0]
 8005a52:	291d      	cmp	r1, #29
 8005a54:	d82b      	bhi.n	8005aae <__sflush_r+0xb2>
 8005a56:	4a2a      	ldr	r2, [pc, #168]	@ (8005b00 <__sflush_r+0x104>)
 8005a58:	40ca      	lsrs	r2, r1
 8005a5a:	07d6      	lsls	r6, r2, #31
 8005a5c:	d527      	bpl.n	8005aae <__sflush_r+0xb2>
 8005a5e:	2200      	movs	r2, #0
 8005a60:	6062      	str	r2, [r4, #4]
 8005a62:	04d9      	lsls	r1, r3, #19
 8005a64:	6922      	ldr	r2, [r4, #16]
 8005a66:	6022      	str	r2, [r4, #0]
 8005a68:	d504      	bpl.n	8005a74 <__sflush_r+0x78>
 8005a6a:	1c42      	adds	r2, r0, #1
 8005a6c:	d101      	bne.n	8005a72 <__sflush_r+0x76>
 8005a6e:	682b      	ldr	r3, [r5, #0]
 8005a70:	b903      	cbnz	r3, 8005a74 <__sflush_r+0x78>
 8005a72:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a76:	602f      	str	r7, [r5, #0]
 8005a78:	b1b9      	cbz	r1, 8005aaa <__sflush_r+0xae>
 8005a7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a7e:	4299      	cmp	r1, r3
 8005a80:	d002      	beq.n	8005a88 <__sflush_r+0x8c>
 8005a82:	4628      	mov	r0, r5
 8005a84:	f7ff feba 	bl	80057fc <_free_r>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a8c:	e00d      	b.n	8005aaa <__sflush_r+0xae>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	4628      	mov	r0, r5
 8005a92:	47b0      	blx	r6
 8005a94:	4602      	mov	r2, r0
 8005a96:	1c50      	adds	r0, r2, #1
 8005a98:	d1c9      	bne.n	8005a2e <__sflush_r+0x32>
 8005a9a:	682b      	ldr	r3, [r5, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0c6      	beq.n	8005a2e <__sflush_r+0x32>
 8005aa0:	2b1d      	cmp	r3, #29
 8005aa2:	d001      	beq.n	8005aa8 <__sflush_r+0xac>
 8005aa4:	2b16      	cmp	r3, #22
 8005aa6:	d11e      	bne.n	8005ae6 <__sflush_r+0xea>
 8005aa8:	602f      	str	r7, [r5, #0]
 8005aaa:	2000      	movs	r0, #0
 8005aac:	e022      	b.n	8005af4 <__sflush_r+0xf8>
 8005aae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ab2:	b21b      	sxth	r3, r3
 8005ab4:	e01b      	b.n	8005aee <__sflush_r+0xf2>
 8005ab6:	690f      	ldr	r7, [r1, #16]
 8005ab8:	2f00      	cmp	r7, #0
 8005aba:	d0f6      	beq.n	8005aaa <__sflush_r+0xae>
 8005abc:	0793      	lsls	r3, r2, #30
 8005abe:	680e      	ldr	r6, [r1, #0]
 8005ac0:	bf08      	it	eq
 8005ac2:	694b      	ldreq	r3, [r1, #20]
 8005ac4:	600f      	str	r7, [r1, #0]
 8005ac6:	bf18      	it	ne
 8005ac8:	2300      	movne	r3, #0
 8005aca:	eba6 0807 	sub.w	r8, r6, r7
 8005ace:	608b      	str	r3, [r1, #8]
 8005ad0:	f1b8 0f00 	cmp.w	r8, #0
 8005ad4:	dde9      	ble.n	8005aaa <__sflush_r+0xae>
 8005ad6:	6a21      	ldr	r1, [r4, #32]
 8005ad8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ada:	4643      	mov	r3, r8
 8005adc:	463a      	mov	r2, r7
 8005ade:	4628      	mov	r0, r5
 8005ae0:	47b0      	blx	r6
 8005ae2:	2800      	cmp	r0, #0
 8005ae4:	dc08      	bgt.n	8005af8 <__sflush_r+0xfc>
 8005ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aee:	81a3      	strh	r3, [r4, #12]
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295
 8005af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005af8:	4407      	add	r7, r0
 8005afa:	eba8 0800 	sub.w	r8, r8, r0
 8005afe:	e7e7      	b.n	8005ad0 <__sflush_r+0xd4>
 8005b00:	20400001 	.word	0x20400001

08005b04 <_fflush_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	690b      	ldr	r3, [r1, #16]
 8005b08:	4605      	mov	r5, r0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	b913      	cbnz	r3, 8005b14 <_fflush_r+0x10>
 8005b0e:	2500      	movs	r5, #0
 8005b10:	4628      	mov	r0, r5
 8005b12:	bd38      	pop	{r3, r4, r5, pc}
 8005b14:	b118      	cbz	r0, 8005b1e <_fflush_r+0x1a>
 8005b16:	6a03      	ldr	r3, [r0, #32]
 8005b18:	b90b      	cbnz	r3, 8005b1e <_fflush_r+0x1a>
 8005b1a:	f7ff fcbd 	bl	8005498 <__sinit>
 8005b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0f3      	beq.n	8005b0e <_fflush_r+0xa>
 8005b26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b28:	07d0      	lsls	r0, r2, #31
 8005b2a:	d404      	bmi.n	8005b36 <_fflush_r+0x32>
 8005b2c:	0599      	lsls	r1, r3, #22
 8005b2e:	d402      	bmi.n	8005b36 <_fflush_r+0x32>
 8005b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b32:	f7ff fe60 	bl	80057f6 <__retarget_lock_acquire_recursive>
 8005b36:	4628      	mov	r0, r5
 8005b38:	4621      	mov	r1, r4
 8005b3a:	f7ff ff5f 	bl	80059fc <__sflush_r>
 8005b3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b40:	07da      	lsls	r2, r3, #31
 8005b42:	4605      	mov	r5, r0
 8005b44:	d4e4      	bmi.n	8005b10 <_fflush_r+0xc>
 8005b46:	89a3      	ldrh	r3, [r4, #12]
 8005b48:	059b      	lsls	r3, r3, #22
 8005b4a:	d4e1      	bmi.n	8005b10 <_fflush_r+0xc>
 8005b4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b4e:	f7ff fe53 	bl	80057f8 <__retarget_lock_release_recursive>
 8005b52:	e7dd      	b.n	8005b10 <_fflush_r+0xc>

08005b54 <__swhatbuf_r>:
 8005b54:	b570      	push	{r4, r5, r6, lr}
 8005b56:	460c      	mov	r4, r1
 8005b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5c:	2900      	cmp	r1, #0
 8005b5e:	b096      	sub	sp, #88	@ 0x58
 8005b60:	4615      	mov	r5, r2
 8005b62:	461e      	mov	r6, r3
 8005b64:	da0d      	bge.n	8005b82 <__swhatbuf_r+0x2e>
 8005b66:	89a3      	ldrh	r3, [r4, #12]
 8005b68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005b6c:	f04f 0100 	mov.w	r1, #0
 8005b70:	bf14      	ite	ne
 8005b72:	2340      	movne	r3, #64	@ 0x40
 8005b74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005b78:	2000      	movs	r0, #0
 8005b7a:	6031      	str	r1, [r6, #0]
 8005b7c:	602b      	str	r3, [r5, #0]
 8005b7e:	b016      	add	sp, #88	@ 0x58
 8005b80:	bd70      	pop	{r4, r5, r6, pc}
 8005b82:	466a      	mov	r2, sp
 8005b84:	f000 f80c 	bl	8005ba0 <_fstat_r>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	dbec      	blt.n	8005b66 <__swhatbuf_r+0x12>
 8005b8c:	9901      	ldr	r1, [sp, #4]
 8005b8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005b92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005b96:	4259      	negs	r1, r3
 8005b98:	4159      	adcs	r1, r3
 8005b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b9e:	e7eb      	b.n	8005b78 <__swhatbuf_r+0x24>

08005ba0 <_fstat_r>:
 8005ba0:	b538      	push	{r3, r4, r5, lr}
 8005ba2:	4d07      	ldr	r5, [pc, #28]	@ (8005bc0 <_fstat_r+0x20>)
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	4608      	mov	r0, r1
 8005baa:	4611      	mov	r1, r2
 8005bac:	602b      	str	r3, [r5, #0]
 8005bae:	f7fa ffd7 	bl	8000b60 <_fstat>
 8005bb2:	1c43      	adds	r3, r0, #1
 8005bb4:	d102      	bne.n	8005bbc <_fstat_r+0x1c>
 8005bb6:	682b      	ldr	r3, [r5, #0]
 8005bb8:	b103      	cbz	r3, 8005bbc <_fstat_r+0x1c>
 8005bba:	6023      	str	r3, [r4, #0]
 8005bbc:	bd38      	pop	{r3, r4, r5, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20004c20 	.word	0x20004c20

08005bc4 <_sbrk_r>:
 8005bc4:	b538      	push	{r3, r4, r5, lr}
 8005bc6:	4d06      	ldr	r5, [pc, #24]	@ (8005be0 <_sbrk_r+0x1c>)
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4604      	mov	r4, r0
 8005bcc:	4608      	mov	r0, r1
 8005bce:	602b      	str	r3, [r5, #0]
 8005bd0:	f7fa ffce 	bl	8000b70 <_sbrk>
 8005bd4:	1c43      	adds	r3, r0, #1
 8005bd6:	d102      	bne.n	8005bde <_sbrk_r+0x1a>
 8005bd8:	682b      	ldr	r3, [r5, #0]
 8005bda:	b103      	cbz	r3, 8005bde <_sbrk_r+0x1a>
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	bd38      	pop	{r3, r4, r5, pc}
 8005be0:	20004c20 	.word	0x20004c20

08005be4 <_init>:
 8005be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005be6:	bf00      	nop
 8005be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bea:	bc08      	pop	{r3}
 8005bec:	469e      	mov	lr, r3
 8005bee:	4770      	bx	lr

08005bf0 <_fini>:
 8005bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bf2:	bf00      	nop
 8005bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bf6:	bc08      	pop	{r3}
 8005bf8:	469e      	mov	lr, r3
 8005bfa:	4770      	bx	lr
